
LoRa+GPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001619c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  08016370  08016370  00017370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016be8  08016be8  0001831c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016be8  08016be8  00017be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016bf0  08016bf0  0001831c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016bf0  08016bf0  00017bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016bf4  08016bf4  00017bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08016bf8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001dc  08016dd4  000181dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000027c  08016e74  0001827c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000b1cc  20000320  08016f14  00018320  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  2000b4ec  08016f14  000184ec  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001831c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003b6d3  00000000  00000000  0001834c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000922c  00000000  00000000  00053a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000030f0  00000000  00000000  0005cc50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000025a5  00000000  00000000  0005fd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000372bf  00000000  00000000  000622e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004626e  00000000  00000000  000995a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001289d5  00000000  00000000  000df812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002081e7  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000e15c  00000000  00000000  0020822c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000062  00000000  00000000  00216388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08016354 	.word	0x08016354

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	08016354 	.word	0x08016354

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001060:	b4b0      	push	{r4, r5, r7}
 8001062:	b08f      	sub	sp, #60	@ 0x3c
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001068:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800106c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800106e:	2307      	movs	r3, #7
 8001070:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8001074:	2307      	movs	r3, #7
 8001076:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 800107a:	2301      	movs	r3, #1
 800107c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8001080:	23ff      	movs	r3, #255	@ 0xff
 8001082:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8001086:	2364      	movs	r3, #100	@ 0x64
 8001088:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 800108c:	2308      	movs	r3, #8
 800108e:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	461d      	mov	r5, r3
 8001094:	f107 040c 	add.w	r4, r7, #12
 8001098:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800109c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	373c      	adds	r7, #60	@ 0x3c
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bcb0      	pop	{r4, r5, r7}
 80010b0:	4770      	bx	lr

080010b2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010bc:	2101      	movs	r1, #1
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f000 f9ff 	bl	80014c2 <LoRa_read>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d107      	bne.n	80010e2 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	f023 0307 	bic.w	r3, r3, #7
 80010d8:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	61da      	str	r2, [r3, #28]
 80010e0:	e03e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d10c      	bne.n	8001102 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 80010e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010ec:	f023 0307 	bic.w	r3, r3, #7
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2201      	movs	r2, #1
 80010fe:	61da      	str	r2, [r3, #28]
 8001100:	e02e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b03      	cmp	r3, #3
 8001106:	d10c      	bne.n	8001122 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001108:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800110c:	f023 0307 	bic.w	r3, r3, #7
 8001110:	b25b      	sxtb	r3, r3
 8001112:	f043 0303 	orr.w	r3, r3, #3
 8001116:	b25b      	sxtb	r3, r3
 8001118:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	61da      	str	r2, [r3, #28]
 8001120:	e01e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b05      	cmp	r3, #5
 8001126:	d10c      	bne.n	8001142 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001128:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800112c:	f023 0307 	bic.w	r3, r3, #7
 8001130:	b25b      	sxtb	r3, r3
 8001132:	f043 0305 	orr.w	r3, r3, #5
 8001136:	b25b      	sxtb	r3, r3
 8001138:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2205      	movs	r2, #5
 800113e:	61da      	str	r2, [r3, #28]
 8001140:	e00e      	b.n	8001160 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	2b06      	cmp	r3, #6
 8001146:	d10b      	bne.n	8001160 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8001148:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800114c:	f023 0307 	bic.w	r3, r3, #7
 8001150:	b25b      	sxtb	r3, r3
 8001152:	f043 0306 	orr.w	r3, r3, #6
 8001156:	b25b      	sxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2206      	movs	r2, #6
 800115e:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	461a      	mov	r2, r3
 8001164:	2101      	movs	r1, #1
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f9c5 	bl	80014f6 <LoRa_write>
	//HAL_Delay(10);
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4613      	mov	r3, r2
 8001182:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	889b      	ldrh	r3, [r3, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	4619      	mov	r1, r3
 8001190:	f005 fc70 	bl	8006a74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	6998      	ldr	r0, [r3, #24]
 8001198:	88fa      	ldrh	r2, [r7, #6]
 800119a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800119e:	68b9      	ldr	r1, [r7, #8]
 80011a0:	f009 fb33 	bl	800a80a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011a4:	bf00      	nop
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f009 fffa 	bl	800b1a4 <HAL_SPI_GetState>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d1f7      	bne.n	80011a6 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6998      	ldr	r0, [r3, #24]
 80011ba:	8b3a      	ldrh	r2, [r7, #24]
 80011bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011c0:	6839      	ldr	r1, [r7, #0]
 80011c2:	f009 fc98 	bl	800aaf6 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011c6:	bf00      	nop
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f009 ffe9 	bl	800b1a4 <HAL_SPI_GetState>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d1f7      	bne.n	80011c8 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	889b      	ldrh	r3, [r3, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	4619      	mov	r1, r3
 80011e4:	f005 fc46 	bl	8006a74 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	603b      	str	r3, [r7, #0]
 80011fc:	4613      	mov	r3, r2
 80011fe:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	889b      	ldrh	r3, [r3, #4]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f005 fc32 	bl	8006a74 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6998      	ldr	r0, [r3, #24]
 8001214:	88fa      	ldrh	r2, [r7, #6]
 8001216:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800121a:	68b9      	ldr	r1, [r7, #8]
 800121c:	f009 faf5 	bl	800a80a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001220:	bf00      	nop
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4618      	mov	r0, r3
 8001228:	f009 ffbc 	bl	800b1a4 <HAL_SPI_GetState>
 800122c:	4603      	mov	r3, r0
 800122e:	2b01      	cmp	r3, #1
 8001230:	d1f7      	bne.n	8001222 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6998      	ldr	r0, [r3, #24]
 8001236:	8b3a      	ldrh	r2, [r7, #24]
 8001238:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	f009 fae4 	bl	800a80a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001242:	bf00      	nop
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4618      	mov	r0, r3
 800124a:	f009 ffab 	bl	800b1a4 <HAL_SPI_GetState>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	d1f7      	bne.n	8001244 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6818      	ldr	r0, [r3, #0]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	889b      	ldrh	r3, [r3, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	4619      	mov	r1, r3
 8001260:	f005 fc08 	bl	8006a74 <HAL_GPIO_WritePin>
}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8001278:	2126      	movs	r1, #38	@ 0x26
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 f921 	bl	80014c2 <LoRa_read>
 8001280:	4603      	mov	r3, r0
 8001282:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d004      	beq.n	8001294 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 800128a:	7bbb      	ldrb	r3, [r7, #14]
 800128c:	f043 0308 	orr.w	r3, r3, #8
 8001290:	73fb      	strb	r3, [r7, #15]
 8001292:	e003      	b.n	800129c <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8001294:	7bbb      	ldrb	r3, [r7, #14]
 8001296:	f023 0308 	bic.w	r3, r3, #8
 800129a:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	461a      	mov	r2, r3
 80012a0:	2126      	movs	r1, #38	@ 0x26
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f927 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80012a8:	200a      	movs	r0, #10
 80012aa:	f003 feaf 	bl	800500c <HAL_Delay>
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b096      	sub	sp, #88	@ 0x58
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 80012c0:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <LoRa_setAutoLDO+0x68>)
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	4611      	mov	r1, r2
 80012c8:	2250      	movs	r2, #80	@ 0x50
 80012ca:	4618      	mov	r0, r3
 80012cc:	f012 fc0f 	bl	8013aee <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012d6:	461a      	mov	r2, r3
 80012d8:	2301      	movs	r3, #1
 80012da:	4093      	lsls	r3, r2
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f941 	bl	8000564 <__aeabi_i2d>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	3358      	adds	r3, #88	@ 0x58
 80012ec:	443b      	add	r3, r7
 80012ee:	3b50      	subs	r3, #80	@ 0x50
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff faca 	bl	800088c <__aeabi_ddiv>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc4a 	bl	8000b98 <__aeabi_d2iz>
 8001304:	4603      	mov	r3, r0
 8001306:	2b10      	cmp	r3, #16
 8001308:	bfcc      	ite	gt
 800130a:	2301      	movgt	r3, #1
 800130c:	2300      	movle	r3, #0
 800130e:	b2db      	uxtb	r3, r3
 8001310:	4619      	mov	r1, r3
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ffaa 	bl	800126c <LoRa_setLowDaraRateOptimization>
}
 8001318:	bf00      	nop
 800131a:	3758      	adds	r7, #88	@ 0x58
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	08016370 	.word	0x08016370

08001324 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	04db      	lsls	r3, r3, #19
 8001332:	115b      	asrs	r3, r3, #5
 8001334:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	0c1b      	lsrs	r3, r3, #16
 800133a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800133c:	7afb      	ldrb	r3, [r7, #11]
 800133e:	461a      	mov	r2, r3
 8001340:	2106      	movs	r1, #6
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f8d7 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001348:	2005      	movs	r0, #5
 800134a:	f003 fe5f 	bl	800500c <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001354:	7afb      	ldrb	r3, [r7, #11]
 8001356:	461a      	mov	r2, r3
 8001358:	2107      	movs	r1, #7
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f000 f8cb 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001360:	2005      	movs	r0, #5
 8001362:	f003 fe53 	bl	800500c <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800136a:	7afb      	ldrb	r3, [r7, #11]
 800136c:	461a      	mov	r2, r3
 800136e:	2108      	movs	r1, #8
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f000 f8c0 	bl	80014f6 <LoRa_write>
	HAL_Delay(5);
 8001376:	2005      	movs	r0, #5
 8001378:	f003 fe48 	bl	800500c <HAL_Delay>
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	2b0c      	cmp	r3, #12
 8001392:	dd01      	ble.n	8001398 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001394:	230c      	movs	r3, #12
 8001396:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	2b06      	cmp	r3, #6
 800139c:	dc01      	bgt.n	80013a2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 800139e:	2307      	movs	r3, #7
 80013a0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013a2:	211e      	movs	r1, #30
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f88c 	bl	80014c2 <LoRa_read>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013ae:	200a      	movs	r0, #10
 80013b0:	f003 fe2c 	bl	800500c <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4413      	add	r3, r2
 80013c6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80013c8:	7bbb      	ldrb	r3, [r7, #14]
 80013ca:	461a      	mov	r2, r3
 80013cc:	211e      	movs	r1, #30
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f891 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80013d4:	200a      	movs	r0, #10
 80013d6:	f003 fe19 	bl	800500c <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ff6c 	bl	80012b8 <LoRa_setAutoLDO>
}
 80013e0:	bf00      	nop
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	461a      	mov	r2, r3
 80013f8:	2109      	movs	r1, #9
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f000 f87b 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 8001400:	200a      	movs	r0, #10
 8001402:	f003 fe03 	bl	800500c <HAL_Delay>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001420:	78fb      	ldrb	r3, [r7, #3]
 8001422:	2b2c      	cmp	r3, #44	@ 0x2c
 8001424:	d801      	bhi.n	800142a <LoRa_setOCP+0x1a>
		current = 45;
 8001426:	232d      	movs	r3, #45	@ 0x2d
 8001428:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800142a:	78fb      	ldrb	r3, [r7, #3]
 800142c:	2bf0      	cmp	r3, #240	@ 0xf0
 800142e:	d901      	bls.n	8001434 <LoRa_setOCP+0x24>
		current = 240;
 8001430:	23f0      	movs	r3, #240	@ 0xf0
 8001432:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	2b78      	cmp	r3, #120	@ 0x78
 8001438:	d809      	bhi.n	800144e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	3b2d      	subs	r3, #45	@ 0x2d
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <LoRa_setOCP+0x78>)
 8001440:	fb82 1203 	smull	r1, r2, r2, r3
 8001444:	1052      	asrs	r2, r2, #1
 8001446:	17db      	asrs	r3, r3, #31
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	73fb      	strb	r3, [r7, #15]
 800144c:	e00b      	b.n	8001466 <LoRa_setOCP+0x56>
	else if(current <= 240)
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	2bf0      	cmp	r3, #240	@ 0xf0
 8001452:	d808      	bhi.n	8001466 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	331e      	adds	r3, #30
 8001458:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <LoRa_setOCP+0x78>)
 800145a:	fb82 1203 	smull	r1, r2, r2, r3
 800145e:	1092      	asrs	r2, r2, #2
 8001460:	17db      	asrs	r3, r3, #31
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	3320      	adds	r3, #32
 800146a:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	461a      	mov	r2, r3
 8001470:	210b      	movs	r1, #11
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 f83f 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 8001478:	200a      	movs	r0, #10
 800147a:	f003 fdc7 	bl	800500c <HAL_Delay>
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	66666667 	.word	0x66666667

0800148c <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001494:	211e      	movs	r1, #30
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f000 f813 	bl	80014c2 <LoRa_read>
 800149c:	4603      	mov	r3, r0
 800149e:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	f043 0307 	orr.w	r3, r3, #7
 80014a6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	461a      	mov	r2, r3
 80014ac:	211e      	movs	r1, #30
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f821 	bl	80014f6 <LoRa_write>
	HAL_Delay(10);
 80014b4:	200a      	movs	r0, #10
 80014b6:	f003 fda9 	bl	800500c <HAL_Delay>
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af02      	add	r7, sp, #8
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	460b      	mov	r3, r1
 80014cc:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 80014d8:	f107 030f 	add.w	r3, r7, #15
 80014dc:	f107 010e 	add.w	r1, r7, #14
 80014e0:	2201      	movs	r2, #1
 80014e2:	9200      	str	r2, [sp, #0]
 80014e4:	2201      	movs	r2, #1
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff fe44 	bl	8001174 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af02      	add	r7, sp, #8
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	70fb      	strb	r3, [r7, #3]
 8001502:	4613      	mov	r3, r2
 8001504:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800150c:	b2db      	uxtb	r3, r3
 800150e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001510:	78bb      	ldrb	r3, [r7, #2]
 8001512:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001514:	f107 030f 	add.w	r3, r7, #15
 8001518:	f107 010e 	add.w	r1, r7, #14
 800151c:	2201      	movs	r2, #1
 800151e:	9200      	str	r2, [sp, #0]
 8001520:	2201      	movs	r2, #1
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fe64 	bl	80011f0 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	607a      	str	r2, [r7, #4]
 800153a:	461a      	mov	r2, r3
 800153c:	460b      	mov	r3, r1
 800153e:	72fb      	strb	r3, [r7, #11]
 8001540:	4613      	mov	r3, r2
 8001542:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001544:	7afb      	ldrb	r3, [r7, #11]
 8001546:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800154a:	b2db      	uxtb	r3, r3
 800154c:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	889b      	ldrh	r3, [r3, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	4619      	mov	r1, r3
 800155a:	f005 fa8b 	bl	8006a74 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6998      	ldr	r0, [r3, #24]
 8001562:	f107 0117 	add.w	r1, r7, #23
 8001566:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800156a:	2201      	movs	r2, #1
 800156c:	f009 f94d 	bl	800a80a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001570:	bf00      	nop
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	4618      	mov	r0, r3
 8001578:	f009 fe14 	bl	800b1a4 <HAL_SPI_GetState>
 800157c:	4603      	mov	r3, r0
 800157e:	2b01      	cmp	r3, #1
 8001580:	d1f7      	bne.n	8001572 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6998      	ldr	r0, [r3, #24]
 8001586:	7abb      	ldrb	r3, [r7, #10]
 8001588:	b29a      	uxth	r2, r3
 800158a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	f009 f93b 	bl	800a80a <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001594:	bf00      	nop
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	4618      	mov	r0, r3
 800159c:	f009 fe02 	bl	800b1a4 <HAL_SPI_GetState>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d1f7      	bne.n	8001596 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6818      	ldr	r0, [r3, #0]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	889b      	ldrh	r3, [r3, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	4619      	mov	r1, r3
 80015b2:	f005 fa5f 	bl	8006a74 <HAL_GPIO_WritePin>
}
 80015b6:	bf00      	nop
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]

	return 1;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	4611      	mov	r1, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	460b      	mov	r3, r1
 80015e4:	71fb      	strb	r3, [r7, #7]
 80015e6:	4613      	mov	r3, r2
 80015e8:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80015f0:	2101      	movs	r1, #1
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f7ff fd5d 	bl	80010b2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 80015f8:	210e      	movs	r1, #14
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f7ff ff61 	bl	80014c2 <LoRa_read>
 8001600:	4603      	mov	r3, r0
 8001602:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001604:	7cfb      	ldrb	r3, [r7, #19]
 8001606:	461a      	mov	r2, r3
 8001608:	210d      	movs	r1, #13
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f7ff ff73 	bl	80014f6 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	461a      	mov	r2, r3
 8001614:	2122      	movs	r1, #34	@ 0x22
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f7ff ff6d 	bl	80014f6 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	2100      	movs	r1, #0
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	f7ff ff84 	bl	8001530 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001628:	2103      	movs	r1, #3
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f7ff fd41 	bl	80010b2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001630:	2112      	movs	r1, #18
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	f7ff ff45 	bl	80014c2 <LoRa_read>
 8001638:	4603      	mov	r3, r0
 800163a:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800163c:	7cfb      	ldrb	r3, [r7, #19]
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00a      	beq.n	800165c <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001646:	22ff      	movs	r2, #255	@ 0xff
 8001648:	2112      	movs	r1, #18
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff ff53 	bl	80014f6 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001650:	6979      	ldr	r1, [r7, #20]
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f7ff fd2d 	bl	80010b2 <LoRa_gotoMode>
			return 1;
 8001658:	2301      	movs	r3, #1
 800165a:	e00f      	b.n	800167c <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800165c:	88bb      	ldrh	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	80bb      	strh	r3, [r7, #4]
 8001662:	88bb      	ldrh	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d105      	bne.n	8001674 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001668:	6979      	ldr	r1, [r7, #20]
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f7ff fd21 	bl	80010b2 <LoRa_gotoMode>
				return 0;
 8001670:	2300      	movs	r3, #0
 8001672:	e003      	b.n	800167c <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8001674:	2001      	movs	r0, #1
 8001676:	f003 fcc9 	bl	800500c <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 800167a:	e7d9      	b.n	8001630 <LoRa_transmit+0x5c>
	}
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ff96 	bl	80015be <LoRa_isvalid>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 8096 	beq.w	80017c6 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800169a:	2100      	movs	r1, #0
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff fd08 	bl	80010b2 <LoRa_gotoMode>
			HAL_Delay(10);
 80016a2:	200a      	movs	r0, #10
 80016a4:	f003 fcb2 	bl	800500c <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80016a8:	2101      	movs	r1, #1
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ff09 	bl	80014c2 <LoRa_read>
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80016b4:	200a      	movs	r0, #10
 80016b6:	f003 fca9 	bl	800500c <HAL_Delay>
			data = read | 0x80;
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016c0:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80016c2:	7bbb      	ldrb	r3, [r7, #14]
 80016c4:	461a      	mov	r2, r3
 80016c6:	2101      	movs	r1, #1
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff ff14 	bl	80014f6 <LoRa_write>
			HAL_Delay(100);
 80016ce:	2064      	movs	r0, #100	@ 0x64
 80016d0:	f003 fc9c 	bl	800500c <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	4619      	mov	r1, r3
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fe22 	bl	8001324 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fe7d 	bl	80013e8 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80016f4:	4619      	mov	r1, r3
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fe8a 	bl	8001410 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80016fc:	2223      	movs	r2, #35	@ 0x23
 80016fe:	210c      	movs	r1, #12
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fef8 	bl	80014f6 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff fec0 	bl	800148c <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff fe35 	bl	8001384 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800171a:	22ff      	movs	r2, #255	@ 0xff
 800171c:	211f      	movs	r1, #31
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff fee9 	bl	80014f6 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	b2da      	uxtb	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	b2db      	uxtb	r3, r3
 800173c:	4413      	add	r3, r2
 800173e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001740:	7bbb      	ldrb	r3, [r7, #14]
 8001742:	461a      	mov	r2, r3
 8001744:	211d      	movs	r1, #29
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fed5 	bl	80014f6 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff fdb3 	bl	80012b8 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001756:	0a1b      	lsrs	r3, r3, #8
 8001758:	b29b      	uxth	r3, r3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	461a      	mov	r2, r3
 800175e:	2120      	movs	r1, #32
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fec8 	bl	80014f6 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800176a:	b2db      	uxtb	r3, r3
 800176c:	461a      	mov	r2, r3
 800176e:	2121      	movs	r1, #33	@ 0x21
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fec0 	bl	80014f6 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001776:	2140      	movs	r1, #64	@ 0x40
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fea2 	bl	80014c2 <LoRa_read>
 800177e:	4603      	mov	r3, r0
 8001780:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001788:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800178a:	7bbb      	ldrb	r3, [r7, #14]
 800178c:	461a      	mov	r2, r3
 800178e:	2140      	movs	r1, #64	@ 0x40
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff feb0 	bl	80014f6 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001796:	2101      	movs	r1, #1
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff fc8a 	bl	80010b2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80017a4:	200a      	movs	r0, #10
 80017a6:	f003 fc31 	bl	800500c <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80017aa:	2142      	movs	r1, #66	@ 0x42
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff fe88 	bl	80014c2 <LoRa_read>
 80017b2:	4603      	mov	r3, r0
 80017b4:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	2b12      	cmp	r3, #18
 80017ba:	d101      	bne.n	80017c0 <LoRa_init+0x13c>
				return LORA_OK;
 80017bc:	23c8      	movs	r3, #200	@ 0xc8
 80017be:	e004      	b.n	80017ca <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80017c0:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80017c4:	e001      	b.n	80017ca <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80017c6:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017da:	463b      	mov	r3, r7
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <MX_ADC3_Init+0x98>)
 80017e8:	4a21      	ldr	r2, [pc, #132]	@ (8001870 <MX_ADC3_Init+0x9c>)
 80017ea:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017ec:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <MX_ADC3_Init+0x98>)
 80017ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017f2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <MX_ADC3_Init+0x98>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	@ (800186c <MX_ADC3_Init+0x98>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <MX_ADC3_Init+0x98>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001806:	4b19      	ldr	r3, [pc, #100]	@ (800186c <MX_ADC3_Init+0x98>)
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800180e:	4b17      	ldr	r3, [pc, #92]	@ (800186c <MX_ADC3_Init+0x98>)
 8001810:	2200      	movs	r2, #0
 8001812:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001814:	4b15      	ldr	r3, [pc, #84]	@ (800186c <MX_ADC3_Init+0x98>)
 8001816:	4a17      	ldr	r2, [pc, #92]	@ (8001874 <MX_ADC3_Init+0xa0>)
 8001818:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800181a:	4b14      	ldr	r3, [pc, #80]	@ (800186c <MX_ADC3_Init+0x98>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <MX_ADC3_Init+0x98>)
 8001822:	2201      	movs	r2, #1
 8001824:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <MX_ADC3_Init+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800182e:	4b0f      	ldr	r3, [pc, #60]	@ (800186c <MX_ADC3_Init+0x98>)
 8001830:	2201      	movs	r2, #1
 8001832:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001834:	480d      	ldr	r0, [pc, #52]	@ (800186c <MX_ADC3_Init+0x98>)
 8001836:	f003 fc0d 	bl	8005054 <HAL_ADC_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001840:	f002 f88a 	bl	8003958 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001844:	2304      	movs	r3, #4
 8001846:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001848:	2301      	movs	r3, #1
 800184a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001850:	463b      	mov	r3, r7
 8001852:	4619      	mov	r1, r3
 8001854:	4805      	ldr	r0, [pc, #20]	@ (800186c <MX_ADC3_Init+0x98>)
 8001856:	f003 fc41 	bl	80050dc <HAL_ADC_ConfigChannel>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001860:	f002 f87a 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	2000033c 	.word	0x2000033c
 8001870:	40012200 	.word	0x40012200
 8001874:	0f000001 	.word	0x0f000001

08001878 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	@ 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a15      	ldr	r2, [pc, #84]	@ (80018ec <HAL_ADC_MspInit+0x74>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d123      	bne.n	80018e2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	4a14      	ldr	r2, [pc, #80]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018a6:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018b2:	4b0f      	ldr	r3, [pc, #60]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a0e      	ldr	r2, [pc, #56]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018b8:	f043 0320 	orr.w	r3, r3, #32
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <HAL_ADC_MspInit+0x78>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0320 	and.w	r3, r3, #32
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF7     ------> ADC3_IN5
    PF6     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin;
 80018ca:	23c0      	movs	r3, #192	@ 0xc0
 80018cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ce:	2303      	movs	r3, #3
 80018d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <HAL_ADC_MspInit+0x7c>)
 80018de:	f004 ff05 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80018e2:	bf00      	nop
 80018e4:	3728      	adds	r7, #40	@ 0x28
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40012200 	.word	0x40012200
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40021400 	.word	0x40021400

080018f8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80018fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001934 <MX_CRC_Init+0x3c>)
 80018fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001938 <MX_CRC_Init+0x40>)
 8001900:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001902:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001904:	2200      	movs	r2, #0
 8001906:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001908:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <MX_CRC_Init+0x3c>)
 800190a:	2200      	movs	r2, #0
 800190c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001910:	2200      	movs	r2, #0
 8001912:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001914:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800191a:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <MX_CRC_Init+0x3c>)
 800191c:	2201      	movs	r2, #1
 800191e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001920:	4804      	ldr	r0, [pc, #16]	@ (8001934 <MX_CRC_Init+0x3c>)
 8001922:	f003 ff11 	bl	8005748 <HAL_CRC_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800192c:	f002 f814 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000384 	.word	0x20000384
 8001938:	40023000 	.word	0x40023000

0800193c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_CRC_MspInit+0x38>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d10b      	bne.n	8001966 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	4a09      	ldr	r2, [pc, #36]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 8001954:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001958:	6313      	str	r3, [r2, #48]	@ 0x30
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <HAL_CRC_MspInit+0x3c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40023000 	.word	0x40023000
 8001978:	40023800 	.word	0x40023800

0800197c <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001982:	4a17      	ldr	r2, [pc, #92]	@ (80019e0 <MX_DCMI_Init+0x64>)
 8001984:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <MX_DCMI_Init+0x60>)
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <MX_DCMI_Init+0x60>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <MX_DCMI_Init+0x60>)
 800199a:	2200      	movs	r2, #0
 800199c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80019bc:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019be:	2200      	movs	r2, #0
 80019c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80019c8:	4804      	ldr	r0, [pc, #16]	@ (80019dc <MX_DCMI_Init+0x60>)
 80019ca:	f003 ffaf 	bl	800592c <HAL_DCMI_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80019d4:	f001 ffc0 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200003a8 	.word	0x200003a8
 80019e0:	50050000 	.word	0x50050000

080019e4 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08e      	sub	sp, #56	@ 0x38
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a50      	ldr	r2, [pc, #320]	@ (8001b44 <HAL_DCMI_MspInit+0x160>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	f040 809a 	bne.w	8001b3c <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001a08:	4b4f      	ldr	r3, [pc, #316]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	6353      	str	r3, [r2, #52]	@ 0x34
 8001a14:	4b4c      	ldr	r3, [pc, #304]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	623b      	str	r3, [r7, #32]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a20:	4b49      	ldr	r3, [pc, #292]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a24:	4a48      	ldr	r2, [pc, #288]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a26:	f043 0310 	orr.w	r3, r3, #16
 8001a2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2c:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a30:	f003 0310 	and.w	r3, r3, #16
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a38:	4b43      	ldr	r3, [pc, #268]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3c:	4a42      	ldr	r2, [pc, #264]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a44:	4b40      	ldr	r3, [pc, #256]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	61bb      	str	r3, [r7, #24]
 8001a4e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a50:	4b3d      	ldr	r3, [pc, #244]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a54:	4a3c      	ldr	r2, [pc, #240]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a68:	4b37      	ldr	r3, [pc, #220]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6c:	4a36      	ldr	r2, [pc, #216]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a74:	4b34      	ldr	r3, [pc, #208]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	4b31      	ldr	r3, [pc, #196]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	4a30      	ldr	r2, [pc, #192]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001b48 <HAL_DCMI_MspInit+0x164>)
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001a98:	2360      	movs	r3, #96	@ 0x60
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001aa8:	230d      	movs	r3, #13
 8001aaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4826      	ldr	r0, [pc, #152]	@ (8001b4c <HAL_DCMI_MspInit+0x168>)
 8001ab4:	f004 fe1a 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001ab8:	2308      	movs	r3, #8
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ac8:	230d      	movs	r3, #13
 8001aca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	481f      	ldr	r0, [pc, #124]	@ (8001b50 <HAL_DCMI_MspInit+0x16c>)
 8001ad4:	f004 fe0a 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001ad8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001aea:	230d      	movs	r3, #13
 8001aec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af2:	4619      	mov	r1, r3
 8001af4:	4817      	ldr	r0, [pc, #92]	@ (8001b54 <HAL_DCMI_MspInit+0x170>)
 8001af6:	f004 fdf9 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001afa:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b0c:	230d      	movs	r3, #13
 8001b0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b14:	4619      	mov	r1, r3
 8001b16:	4810      	ldr	r0, [pc, #64]	@ (8001b58 <HAL_DCMI_MspInit+0x174>)
 8001b18:	f004 fde8 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001b1c:	2350      	movs	r3, #80	@ 0x50
 8001b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b2c:	230d      	movs	r3, #13
 8001b2e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b34:	4619      	mov	r1, r3
 8001b36:	4809      	ldr	r0, [pc, #36]	@ (8001b5c <HAL_DCMI_MspInit+0x178>)
 8001b38:	f004 fdd8 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3738      	adds	r7, #56	@ 0x38
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	50050000 	.word	0x50050000
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40020c00 	.word	0x40020c00
 8001b54:	40021800 	.word	0x40021800
 8001b58:	40021c00 	.word	0x40021c00
 8001b5c:	40020000 	.word	0x40020000

08001b60 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001b64:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b66:	4a16      	ldr	r2, [pc, #88]	@ (8001bc0 <MX_DMA2D_Init+0x60>)
 8001b68:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001b6a:	4b14      	ldr	r3, [pc, #80]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001b70:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001b76:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001b94:	4809      	ldr	r0, [pc, #36]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001b96:	f004 f86f 	bl	8005c78 <HAL_DMA2D_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001ba0:	f001 feda 	bl	8003958 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	4805      	ldr	r0, [pc, #20]	@ (8001bbc <MX_DMA2D_Init+0x5c>)
 8001ba8:	f004 f9c0 	bl	8005f2c <HAL_DMA2D_ConfigLayer>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001bb2:	f001 fed1 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200003f8 	.word	0x200003f8
 8001bc0:	4002b000 	.word	0x4002b000

08001bc4 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c08 <HAL_DMA2D_MspInit+0x44>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d113      	bne.n	8001bfe <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	4a0c      	ldr	r2, [pc, #48]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001bdc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_DMA2D_MspInit+0x48>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2105      	movs	r1, #5
 8001bf2:	205a      	movs	r0, #90	@ 0x5a
 8001bf4:	f003 fd7e 	bl	80056f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001bf8:	205a      	movs	r0, #90	@ 0x5a
 8001bfa:	f003 fd97 	bl	800572c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	4002b000 	.word	0x4002b000
 8001c0c:	40023800 	.word	0x40023800

08001c10 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001c14:	4b1f      	ldr	r3, [pc, #124]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c16:	4a20      	ldr	r2, [pc, #128]	@ (8001c98 <MX_ETH_Init+0x88>)
 8001c18:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001c1a:	4b20      	ldr	r3, [pc, #128]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001c20:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c22:	2280      	movs	r2, #128	@ 0x80
 8001c24:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001c26:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c28:	22e1      	movs	r2, #225	@ 0xe1
 8001c2a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001c32:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c40:	4a16      	ldr	r2, [pc, #88]	@ (8001c9c <MX_ETH_Init+0x8c>)
 8001c42:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c46:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c4a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c4e:	4a14      	ldr	r2, [pc, #80]	@ (8001ca0 <MX_ETH_Init+0x90>)
 8001c50:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001c52:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c54:	4a13      	ldr	r2, [pc, #76]	@ (8001ca4 <MX_ETH_Init+0x94>)
 8001c56:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001c58:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c5a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001c5e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001c60:	480c      	ldr	r0, [pc, #48]	@ (8001c94 <MX_ETH_Init+0x84>)
 8001c62:	f004 f9f5 	bl	8006050 <HAL_ETH_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001c6c:	f001 fe74 	bl	8003958 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001c70:	2238      	movs	r2, #56	@ 0x38
 8001c72:	2100      	movs	r1, #0
 8001c74:	480c      	ldr	r0, [pc, #48]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c76:	f011 fde1 	bl	801383c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c7c:	2221      	movs	r2, #33	@ 0x21
 8001c7e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001c80:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c82:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001c86:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001c88:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <MX_ETH_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000470 	.word	0x20000470
 8001c98:	40028000 	.word	0x40028000
 8001c9c:	20000520 	.word	0x20000520
 8001ca0:	2000027c 	.word	0x2000027c
 8001ca4:	200001dc 	.word	0x200001dc
 8001ca8:	20000438 	.word	0x20000438

08001cac <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08e      	sub	sp, #56	@ 0x38
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a3f      	ldr	r2, [pc, #252]	@ (8001dc8 <HAL_ETH_MspInit+0x11c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d178      	bne.n	8001dc0 <HAL_ETH_MspInit+0x114>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001cce:	4b3f      	ldr	r3, [pc, #252]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a3e      	ldr	r2, [pc, #248]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b3c      	ldr	r3, [pc, #240]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	623b      	str	r3, [r7, #32]
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	4b39      	ldr	r3, [pc, #228]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a38      	ldr	r2, [pc, #224]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b36      	ldr	r3, [pc, #216]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cfa:	61fb      	str	r3, [r7, #28]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	4b33      	ldr	r3, [pc, #204]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a32      	ldr	r2, [pc, #200]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d04:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b30      	ldr	r3, [pc, #192]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d12:	61bb      	str	r3, [r7, #24]
 8001d14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d16:	4b2d      	ldr	r3, [pc, #180]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a2c      	ldr	r2, [pc, #176]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b2a      	ldr	r3, [pc, #168]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	4b27      	ldr	r3, [pc, #156]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a26      	ldr	r2, [pc, #152]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d34:	f043 0304 	orr.w	r3, r3, #4
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b24      	ldr	r3, [pc, #144]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a20      	ldr	r2, [pc, #128]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <HAL_ETH_MspInit+0x120>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001d5e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d64:	2302      	movs	r3, #2
 8001d66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d70:	230b      	movs	r3, #11
 8001d72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4815      	ldr	r0, [pc, #84]	@ (8001dd0 <HAL_ETH_MspInit+0x124>)
 8001d7c:	f004 fcb6 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001d80:	2332      	movs	r3, #50	@ 0x32
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d90:	230b      	movs	r3, #11
 8001d92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480e      	ldr	r0, [pc, #56]	@ (8001dd4 <HAL_ETH_MspInit+0x128>)
 8001d9c:	f004 fca6 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001da0:	2386      	movs	r3, #134	@ 0x86
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da4:	2302      	movs	r3, #2
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dac:	2303      	movs	r3, #3
 8001dae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001db0:	230b      	movs	r3, #11
 8001db2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db8:	4619      	mov	r1, r3
 8001dba:	4807      	ldr	r0, [pc, #28]	@ (8001dd8 <HAL_ETH_MspInit+0x12c>)
 8001dbc:	f004 fc96 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	3738      	adds	r7, #56	@ 0x38
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40028000 	.word	0x40028000
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40021800 	.word	0x40021800
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40020000 	.word	0x40020000

08001ddc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
 8001df0:	615a      	str	r2, [r3, #20]
 8001df2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001df6:	4a20      	ldr	r2, [pc, #128]	@ (8001e78 <MX_FMC_Init+0x9c>)
 8001df8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001e00:	4b1c      	ldr	r3, [pc, #112]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001e06:	4b1b      	ldr	r3, [pc, #108]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e08:	2204      	movs	r2, #4
 8001e0a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001e0c:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e0e:	2210      	movs	r2, #16
 8001e10:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001e12:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e14:	2240      	movs	r2, #64	@ 0x40
 8001e16:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001e18:	4b16      	ldr	r3, [pc, #88]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e1a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e1e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001e20:	4b14      	ldr	r3, [pc, #80]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001e26:	4b13      	ldr	r3, [pc, #76]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e2c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e34:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001e40:	2307      	movs	r3, #7
 8001e42:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001e44:	2304      	movs	r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001e48:	2307      	movs	r3, #7
 8001e4a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <MX_FMC_Init+0x98>)
 8001e5e:	f008 fb98 	bl	800a592 <HAL_SDRAM_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001e68:	f001 fd76 	bl	8003958 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001e6c:	bf00      	nop
 8001e6e:	3720      	adds	r7, #32
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000528 	.word	0x20000528
 8001e78:	a0000140 	.word	0xa0000140

08001e7c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001e90:	4b3a      	ldr	r3, [pc, #232]	@ (8001f7c <HAL_FMC_MspInit+0x100>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d16d      	bne.n	8001f74 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8001e98:	4b38      	ldr	r3, [pc, #224]	@ (8001f7c <HAL_FMC_MspInit+0x100>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e9e:	4b38      	ldr	r3, [pc, #224]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea2:	4a37      	ldr	r2, [pc, #220]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001eaa:	4b35      	ldr	r3, [pc, #212]	@ (8001f80 <HAL_FMC_MspInit+0x104>)
 8001eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001eb6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001eba:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ec8:	230c      	movs	r3, #12
 8001eca:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	4619      	mov	r1, r3
 8001ed0:	482c      	ldr	r0, [pc, #176]	@ (8001f84 <HAL_FMC_MspInit+0x108>)
 8001ed2:	f004 fc0b 	bl	80066ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001ed6:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001eda:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ee8:	230c      	movs	r3, #12
 8001eea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4825      	ldr	r0, [pc, #148]	@ (8001f88 <HAL_FMC_MspInit+0x10c>)
 8001ef2:	f004 fbfb 	bl	80066ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001ef6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001efa:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f08:	230c      	movs	r3, #12
 8001f0a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f0c:	1d3b      	adds	r3, r7, #4
 8001f0e:	4619      	mov	r1, r3
 8001f10:	481e      	ldr	r0, [pc, #120]	@ (8001f8c <HAL_FMC_MspInit+0x110>)
 8001f12:	f004 fbeb 	bl	80066ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001f16:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001f1a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f24:	2303      	movs	r3, #3
 8001f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f28:	230c      	movs	r3, #12
 8001f2a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4817      	ldr	r0, [pc, #92]	@ (8001f90 <HAL_FMC_MspInit+0x114>)
 8001f32:	f004 fbdb 	bl	80066ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001f36:	2328      	movs	r3, #40	@ 0x28
 8001f38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f42:	2303      	movs	r3, #3
 8001f44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f46:	230c      	movs	r3, #12
 8001f48:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4811      	ldr	r0, [pc, #68]	@ (8001f94 <HAL_FMC_MspInit+0x118>)
 8001f50:	f004 fbcc 	bl	80066ec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001f54:	2308      	movs	r3, #8
 8001f56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f60:	2303      	movs	r3, #3
 8001f62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f64:	230c      	movs	r3, #12
 8001f66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480a      	ldr	r0, [pc, #40]	@ (8001f98 <HAL_FMC_MspInit+0x11c>)
 8001f6e:	f004 fbbd 	bl	80066ec <HAL_GPIO_Init>
 8001f72:	e000      	b.n	8001f76 <HAL_FMC_MspInit+0xfa>
    return;
 8001f74:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	2000055c 	.word	0x2000055c
 8001f80:	40023800 	.word	0x40023800
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40021800 	.word	0x40021800
 8001f8c:	40020c00 	.word	0x40020c00
 8001f90:	40021400 	.word	0x40021400
 8001f94:	40021c00 	.word	0x40021c00
 8001f98:	40020800 	.word	0x40020800

08001f9c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001fa4:	f7ff ff6a 	bl	8001e7c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <vApplicationIdleHook>:
void vApplicationIdleHook(void);
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook(void) {
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask,
		signed char *pcTaskName) {
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void) {
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
	 demo application. If heap_1.c or heap_2.c are used, then the size of the
	 heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	 FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	 to query the size of free heap space that remains (although it does not
	 provide information on how the remaining heap might be fragmented). */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4a07      	ldr	r2, [pc, #28]	@ (8002010 <vApplicationGetIdleTaskMemory+0x2c>)
 8001ff4:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	4a06      	ldr	r2, [pc, #24]	@ (8002014 <vApplicationGetIdleTaskMemory+0x30>)
 8001ffa:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2280      	movs	r2, #128	@ 0x80
 8002000:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	2000272c 	.word	0x2000272c
 8002014:	200027d0 	.word	0x200027d0

08002018 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b098      	sub	sp, #96	@ 0x60
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of printf_mutex */
  osMutexStaticDef(printf_mutex, &printf_mutexControlBlock);
 800201e:	2300      	movs	r3, #0
 8002020:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002022:	4b2d      	ldr	r3, [pc, #180]	@ (80020d8 <MX_FREERTOS_Init+0xc0>)
 8002024:	65fb      	str	r3, [r7, #92]	@ 0x5c
  printf_mutexHandle = osMutexCreate(osMutex(printf_mutex));
 8002026:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800202a:	4618      	mov	r0, r3
 800202c:	f00d f84c 	bl	800f0c8 <osMutexCreate>
 8002030:	4603      	mov	r3, r0
 8002032:	4a2a      	ldr	r2, [pc, #168]	@ (80020dc <MX_FREERTOS_Init+0xc4>)
 8002034:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024, defaultTaskBuffer, &defaultTaskControlBlock);
 8002036:	4b2a      	ldr	r3, [pc, #168]	@ (80020e0 <MX_FREERTOS_Init+0xc8>)
 8002038:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800203c:	461d      	mov	r5, r3
 800203e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002042:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800204a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f00c ffd9 	bl	800f008 <osThreadCreate>
 8002056:	4603      	mov	r3, r0
 8002058:	4a22      	ldr	r2, [pc, #136]	@ (80020e4 <MX_FREERTOS_Init+0xcc>)
 800205a:	6013      	str	r3, [r2, #0]

  /* definition and creation of LoRa_init */
  osThreadStaticDef(LoRa_init, LoRa_init_Task, osPriorityHigh, 0, 1024, LoRa_initBuffer, &LoRa_initControlBlock);
 800205c:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <MX_FREERTOS_Init+0xd0>)
 800205e:	f107 0420 	add.w	r4, r7, #32
 8002062:	461d      	mov	r5, r3
 8002064:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002066:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002068:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800206c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRa_initHandle = osThreadCreate(osThread(LoRa_init), NULL);
 8002070:	f107 0320 	add.w	r3, r7, #32
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f00c ffc6 	bl	800f008 <osThreadCreate>
 800207c:	4603      	mov	r3, r0
 800207e:	4a1b      	ldr	r2, [pc, #108]	@ (80020ec <MX_FREERTOS_Init+0xd4>)
 8002080:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	if (LoRa_initHandle == NULL) {
 8002082:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <MX_FREERTOS_Init+0xd4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d103      	bne.n	8002092 <MX_FREERTOS_Init+0x7a>
		printf("LoRa creation FAILED\r\n");
 800208a:	4819      	ldr	r0, [pc, #100]	@ (80020f0 <MX_FREERTOS_Init+0xd8>)
 800208c:	f011 fac0 	bl	8013610 <puts>
 8002090:	e002      	b.n	8002098 <MX_FREERTOS_Init+0x80>
	} else {
		printf("LoRa created OK\r\n");
 8002092:	4818      	ldr	r0, [pc, #96]	@ (80020f4 <MX_FREERTOS_Init+0xdc>)
 8002094:	f011 fabc 	bl	8013610 <puts>
	}

	osThreadDef(gpsTask, L76_Task, osPriorityHigh, 0, 2048);
 8002098:	4b17      	ldr	r3, [pc, #92]	@ (80020f8 <MX_FREERTOS_Init+0xe0>)
 800209a:	1d3c      	adds	r4, r7, #4
 800209c:	461d      	mov	r5, r3
 800209e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	gpsTaskHandle = osThreadCreate(osThread(gpsTask), &huart6);
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	4913      	ldr	r1, [pc, #76]	@ (80020fc <MX_FREERTOS_Init+0xe4>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f00c ffaa 	bl	800f008 <osThreadCreate>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a12      	ldr	r2, [pc, #72]	@ (8002100 <MX_FREERTOS_Init+0xe8>)
 80020b8:	6013      	str	r3, [r2, #0]
	if (gpsTaskHandle == NULL) {
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <MX_FREERTOS_Init+0xe8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d103      	bne.n	80020ca <MX_FREERTOS_Init+0xb2>
		printf("gpsTask creation FAILED\r\n");
 80020c2:	4810      	ldr	r0, [pc, #64]	@ (8002104 <MX_FREERTOS_Init+0xec>)
 80020c4:	f011 faa4 	bl	8013610 <puts>
		printf("gpsTask created OK\r\n");
	}

  /* USER CODE END RTOS_THREADS */

}
 80020c8:	e002      	b.n	80020d0 <MX_FREERTOS_Init+0xb8>
		printf("gpsTask created OK\r\n");
 80020ca:	480f      	ldr	r0, [pc, #60]	@ (8002108 <MX_FREERTOS_Init+0xf0>)
 80020cc:	f011 faa0 	bl	8013610 <puts>
}
 80020d0:	bf00      	nop
 80020d2:	3760      	adds	r7, #96	@ 0x60
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bdb0      	pop	{r4, r5, r7, pc}
 80020d8:	200026e4 	.word	0x200026e4
 80020dc:	200026e0 	.word	0x200026e0
 80020e0:	08016428 	.word	0x08016428
 80020e4:	20000590 	.word	0x20000590
 80020e8:	08016450 	.word	0x08016450
 80020ec:	20001638 	.word	0x20001638
 80020f0:	080163c0 	.word	0x080163c0
 80020f4:	080163d8 	.word	0x080163d8
 80020f8:	08016474 	.word	0x08016474
 80020fc:	200031b0 	.word	0x200031b0
 8002100:	2000058c 	.word	0x2000058c
 8002104:	080163ec 	.word	0x080163ec
 8002108:	08016408 	.word	0x08016408

0800210c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {

		osDelay(2000);
 8002114:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002118:	f00c ffc2 	bl	800f0a0 <osDelay>
 800211c:	e7fa      	b.n	8002114 <StartDefaultTask+0x8>
	...

08002120 <LoRa_init_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_LoRa_init_Task */
void LoRa_init_Task(void const * argument)
{
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b092      	sub	sp, #72	@ 0x48
 8002124:	af00      	add	r7, sp, #0
 8002126:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN LoRa_init_Task */
	myLoRa = newLoRa(); //cree un objet LoRa
 8002128:	4c36      	ldr	r4, [pc, #216]	@ (8002204 <LoRa_init_Task+0xe4>)
 800212a:	463b      	mov	r3, r7
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe ff97 	bl	8001060 <newLoRa>
 8002132:	4625      	mov	r5, r4
 8002134:	463c      	mov	r4, r7
 8002136:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002138:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002142:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port = GPIOI;
 8002146:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002148:	4a2f      	ldr	r2, [pc, #188]	@ (8002208 <LoRa_init_Task+0xe8>)
 800214a:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin = GPIO_PIN_0;
 800214c:	4b2d      	ldr	r3, [pc, #180]	@ (8002204 <LoRa_init_Task+0xe4>)
 800214e:	2201      	movs	r2, #1
 8002150:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = GPIOF;
 8002152:	4b2c      	ldr	r3, [pc, #176]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002154:	4a2d      	ldr	r2, [pc, #180]	@ (800220c <LoRa_init_Task+0xec>)
 8002156:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin = GPIO_PIN_8;
 8002158:	4b2a      	ldr	r3, [pc, #168]	@ (8002204 <LoRa_init_Task+0xe4>)
 800215a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800215e:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port = GPIOI;
 8002160:	4b28      	ldr	r3, [pc, #160]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002162:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <LoRa_init_Task+0xe8>)
 8002164:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin = GPIO_PIN_3;
 8002166:	4b27      	ldr	r3, [pc, #156]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002168:	2208      	movs	r2, #8
 800216a:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx = &hspi2;
 800216c:	4b25      	ldr	r3, [pc, #148]	@ (8002204 <LoRa_init_Task+0xe4>)
 800216e:	4a28      	ldr	r2, [pc, #160]	@ (8002210 <LoRa_init_Task+0xf0>)
 8002170:	619a      	str	r2, [r3, #24]
	//	myLoRa.bandWidth = BW_250KHz;
	//	myLoRa.crcRate = CR_4_8;
	//	myLoRa.power = POWER_11db;
	//	myLoRa.overCurrentProtection = 130;
	//	myLoRa.preamble = 10;
	myLoRa.frequency = 433;
 8002172:	4b24      	ldr	r3, [pc, #144]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002174:	f240 12b1 	movw	r2, #433	@ 0x1b1
 8002178:	621a      	str	r2, [r3, #32]
	myLoRa.spredingFactor = SF_7;
 800217a:	4b22      	ldr	r3, [pc, #136]	@ (8002204 <LoRa_init_Task+0xe4>)
 800217c:	2207      	movs	r2, #7
 800217e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	myLoRa.bandWidth = BW_125KHz;
 8002182:	4b20      	ldr	r3, [pc, #128]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002184:	2207      	movs	r2, #7
 8002186:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	myLoRa.crcRate = CR_4_5;
 800218a:	4b1e      	ldr	r3, [pc, #120]	@ (8002204 <LoRa_init_Task+0xe4>)
 800218c:	2201      	movs	r2, #1
 800218e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	myLoRa.preamble = 8;
 8002192:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <LoRa_init_Task+0xe4>)
 8002194:	2208      	movs	r2, #8
 8002196:	851a      	strh	r2, [r3, #40]	@ 0x28
	myLoRa.power = POWER_11db;
 8002198:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <LoRa_init_Task+0xe4>)
 800219a:	22f6      	movs	r2, #246	@ 0xf6
 800219c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	uint16_t status = LoRa_init(&myLoRa);
 80021a0:	4818      	ldr	r0, [pc, #96]	@ (8002204 <LoRa_init_Task+0xe4>)
 80021a2:	f7ff fa6f 	bl	8001684 <LoRa_init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	if (status != LORA_OK) {
 80021ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80021b0:	2bc8      	cmp	r3, #200	@ 0xc8
 80021b2:	d006      	beq.n	80021c2 <LoRa_init_Task+0xa2>
		//debug uart error message
		printf("LoRa crashed with output : %d\n", status);
 80021b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80021b8:	4619      	mov	r1, r3
 80021ba:	4816      	ldr	r0, [pc, #88]	@ (8002214 <LoRa_init_Task+0xf4>)
 80021bc:	f011 f9c0 	bl	8013540 <iprintf>
 80021c0:	e002      	b.n	80021c8 <LoRa_init_Task+0xa8>
	} else {
		printf("LoRa OK ! Chip ID 0x12 detected.\n");
 80021c2:	4815      	ldr	r0, [pc, #84]	@ (8002218 <LoRa_init_Task+0xf8>)
 80021c4:	f011 fa24 	bl	8013610 <puts>
	}
	char *send_data = "Hello Kart !";
 80021c8:	4b14      	ldr	r3, [pc, #80]	@ (800221c <LoRa_init_Task+0xfc>)
 80021ca:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Infinite loop */
	for (;;) {
		uint8_t ok = LoRa_transmit(&myLoRa, (uint8_t*) send_data,
 80021cc:	2364      	movs	r3, #100	@ 0x64
 80021ce:	220d      	movs	r2, #13
 80021d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021d2:	480c      	ldr	r0, [pc, #48]	@ (8002204 <LoRa_init_Task+0xe4>)
 80021d4:	f7ff f9fe 	bl	80015d4 <LoRa_transmit>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				sizeof("Hello Kart !"), 100);
		if (ok) {
 80021de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d004      	beq.n	80021f0 <LoRa_init_Task+0xd0>
			printf("LoRa sent : %s\n", send_data);
 80021e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021e8:	480d      	ldr	r0, [pc, #52]	@ (8002220 <LoRa_init_Task+0x100>)
 80021ea:	f011 f9a9 	bl	8013540 <iprintf>
 80021ee:	e002      	b.n	80021f6 <LoRa_init_Task+0xd6>
		} else {
			printf("LoRa timeout !\n");
 80021f0:	480c      	ldr	r0, [pc, #48]	@ (8002224 <LoRa_init_Task+0x104>)
 80021f2:	f011 fa0d 	bl	8013610 <puts>
		}
		L76_PrintExample();
 80021f6:	f000 fad5 	bl	80027a4 <L76_PrintExample>
		osDelay(2000);
 80021fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021fe:	f00c ff4f 	bl	800f0a0 <osDelay>
	for (;;) {
 8002202:	e7e3      	b.n	80021cc <LoRa_init_Task+0xac>
 8002204:	20000560 	.word	0x20000560
 8002208:	40022000 	.word	0x40022000
 800220c:	40021400 	.word	0x40021400
 8002210:	20002eac 	.word	0x20002eac
 8002214:	08016490 	.word	0x08016490
 8002218:	080164b0 	.word	0x080164b0
 800221c:	080164d4 	.word	0x080164d4
 8002220:	080164e4 	.word	0x080164e4
 8002224:	080164f4 	.word	0x080164f4

08002228 <MX_GPIO_Init>:
     PB1   ------> USB_OTG_HS_ULPI_D2
     PB0   ------> USB_OTG_HS_ULPI_D1
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b090      	sub	sp, #64	@ 0x40
 800222c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	60da      	str	r2, [r3, #12]
 800223c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800223e:	4bb0      	ldr	r3, [pc, #704]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	4aaf      	ldr	r2, [pc, #700]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002244:	f043 0310 	orr.w	r3, r3, #16
 8002248:	6313      	str	r3, [r2, #48]	@ 0x30
 800224a:	4bad      	ldr	r3, [pc, #692]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	f003 0310 	and.w	r3, r3, #16
 8002252:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002256:	4baa      	ldr	r3, [pc, #680]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	4aa9      	ldr	r2, [pc, #676]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800225c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002260:	6313      	str	r3, [r2, #48]	@ 0x30
 8002262:	4ba7      	ldr	r3, [pc, #668]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800226a:	627b      	str	r3, [r7, #36]	@ 0x24
 800226c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800226e:	4ba4      	ldr	r3, [pc, #656]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	4aa3      	ldr	r2, [pc, #652]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	6313      	str	r3, [r2, #48]	@ 0x30
 800227a:	4ba1      	ldr	r3, [pc, #644]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	623b      	str	r3, [r7, #32]
 8002284:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002286:	4b9e      	ldr	r3, [pc, #632]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	4a9d      	ldr	r2, [pc, #628]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800228c:	f043 0308 	orr.w	r3, r3, #8
 8002290:	6313      	str	r3, [r2, #48]	@ 0x30
 8002292:	4b9b      	ldr	r3, [pc, #620]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	61fb      	str	r3, [r7, #28]
 800229c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800229e:	4b98      	ldr	r3, [pc, #608]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a97      	ldr	r2, [pc, #604]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b95      	ldr	r3, [pc, #596]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0304 	and.w	r3, r3, #4
 80022b2:	61bb      	str	r3, [r7, #24]
 80022b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	4b92      	ldr	r3, [pc, #584]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a91      	ldr	r2, [pc, #580]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b8f      	ldr	r3, [pc, #572]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80022ce:	4b8c      	ldr	r3, [pc, #560]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a8b      	ldr	r2, [pc, #556]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b89      	ldr	r3, [pc, #548]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80022e6:	4b86      	ldr	r3, [pc, #536]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	4a85      	ldr	r2, [pc, #532]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f2:	4b83      	ldr	r3, [pc, #524]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80022fe:	4b80      	ldr	r3, [pc, #512]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4a7f      	ldr	r2, [pc, #508]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002304:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002308:	6313      	str	r3, [r2, #48]	@ 0x30
 800230a:	4b7d      	ldr	r3, [pc, #500]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002316:	4b7a      	ldr	r3, [pc, #488]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	4a79      	ldr	r2, [pc, #484]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800231c:	f043 0320 	orr.w	r3, r3, #32
 8002320:	6313      	str	r3, [r2, #48]	@ 0x30
 8002322:	4b77      	ldr	r3, [pc, #476]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	f003 0320 	and.w	r3, r3, #32
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800232e:	4b74      	ldr	r3, [pc, #464]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	4a73      	ldr	r2, [pc, #460]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 8002334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002338:	6313      	str	r3, [r2, #48]	@ 0x30
 800233a:	4b71      	ldr	r3, [pc, #452]	@ (8002500 <MX_GPIO_Init+0x2d8>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002346:	2201      	movs	r2, #1
 8002348:	2120      	movs	r1, #32
 800234a:	486e      	ldr	r0, [pc, #440]	@ (8002504 <MX_GPIO_Init+0x2dc>)
 800234c:	f004 fb92 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARDUINO_D8_GPIO_Port, ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8002350:	2200      	movs	r2, #0
 8002352:	2104      	movs	r1, #4
 8002354:	486c      	ldr	r0, [pc, #432]	@ (8002508 <MX_GPIO_Init+0x2e0>)
 8002356:	f004 fb8d 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800235a:	2201      	movs	r2, #1
 800235c:	2108      	movs	r1, #8
 800235e:	486b      	ldr	r0, [pc, #428]	@ (800250c <MX_GPIO_Init+0x2e4>)
 8002360:	f004 fb88 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LCD_DISP_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 8002364:	2201      	movs	r2, #1
 8002366:	f241 0101 	movw	r1, #4097	@ 0x1001
 800236a:	4867      	ldr	r0, [pc, #412]	@ (8002508 <MX_GPIO_Init+0x2e0>)
 800236c:	f004 fb82 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8002370:	2200      	movs	r2, #0
 8002372:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002376:	4866      	ldr	r0, [pc, #408]	@ (8002510 <MX_GPIO_Init+0x2e8>)
 8002378:	f004 fb7c 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800237c:	2200      	movs	r2, #0
 800237e:	21c8      	movs	r1, #200	@ 0xc8
 8002380:	4864      	ldr	r0, [pc, #400]	@ (8002514 <MX_GPIO_Init+0x2ec>)
 8002382:	f004 fb77 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8002386:	2201      	movs	r2, #1
 8002388:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800238c:	4862      	ldr	r0, [pc, #392]	@ (8002518 <MX_GPIO_Init+0x2f0>)
 800238e:	f004 fb71 	bl	8006a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8002392:	2308      	movs	r3, #8
 8002394:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002396:	2300      	movs	r3, #0
 8002398:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800239e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023a2:	4619      	mov	r1, r3
 80023a4:	485d      	ldr	r0, [pc, #372]	@ (800251c <MX_GPIO_Init+0x2f4>)
 80023a6:	f004 f9a1 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80023aa:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80023ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b8:	2303      	movs	r3, #3
 80023ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80023bc:	230a      	movs	r3, #10
 80023be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023c4:	4619      	mov	r1, r3
 80023c6:	4856      	ldr	r0, [pc, #344]	@ (8002520 <MX_GPIO_Init+0x2f8>)
 80023c8:	f004 f990 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80023cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d2:	2300      	movs	r3, #0
 80023d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023de:	4619      	mov	r1, r3
 80023e0:	4850      	ldr	r0, [pc, #320]	@ (8002524 <MX_GPIO_Init+0x2fc>)
 80023e2:	f004 f983 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80023e6:	2340      	movs	r3, #64	@ 0x40
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80023ea:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80023ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80023f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023f8:	4619      	mov	r1, r3
 80023fa:	4842      	ldr	r0, [pc, #264]	@ (8002504 <MX_GPIO_Init+0x2dc>)
 80023fc:	f004 f976 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8002400:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240e:	2303      	movs	r3, #3
 8002410:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002412:	230a      	movs	r3, #10
 8002414:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002416:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800241a:	4619      	mov	r1, r3
 800241c:	4842      	ldr	r0, [pc, #264]	@ (8002528 <MX_GPIO_Init+0x300>)
 800241e:	f004 f965 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002422:	2320      	movs	r3, #32
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002426:	2301      	movs	r3, #1
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002432:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002436:	4619      	mov	r1, r3
 8002438:	4832      	ldr	r0, [pc, #200]	@ (8002504 <MX_GPIO_Init+0x2dc>)
 800243a:	f004 f957 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO0_Pin */
  GPIO_InitStruct.Pin = LORA_DIO0_Pin;
 800243e:	2308      	movs	r3, #8
 8002440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002442:	2300      	movs	r3, #0
 8002444:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LORA_DIO0_GPIO_Port, &GPIO_InitStruct);
 800244a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800244e:	4619      	mov	r1, r3
 8002450:	482d      	ldr	r0, [pc, #180]	@ (8002508 <MX_GPIO_Init+0x2e0>)
 8002452:	f004 f94b 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D8_Pin|LCD_DISP_Pin;
 8002456:	f241 0304 	movw	r3, #4100	@ 0x1004
 800245a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002468:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800246c:	4619      	mov	r1, r3
 800246e:	4826      	ldr	r0, [pc, #152]	@ (8002508 <MX_GPIO_Init+0x2e0>)
 8002470:	f004 f93c 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002474:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800247a:	2300      	movs	r3, #0
 800247c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002482:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002486:	4619      	mov	r1, r3
 8002488:	4828      	ldr	r0, [pc, #160]	@ (800252c <MX_GPIO_Init+0x304>)
 800248a:	f004 f92f 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800248e:	2308      	movs	r3, #8
 8002490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002492:	2301      	movs	r3, #1
 8002494:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002496:	2300      	movs	r3, #0
 8002498:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	2300      	movs	r3, #0
 800249c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800249e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024a2:	4619      	mov	r1, r3
 80024a4:	4819      	ldr	r0, [pc, #100]	@ (800250c <MX_GPIO_Init+0x2e4>)
 80024a6:	f004 f921 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80024aa:	2310      	movs	r3, #16
 80024ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024ae:	2300      	movs	r3, #0
 80024b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024ba:	4619      	mov	r1, r3
 80024bc:	4811      	ldr	r0, [pc, #68]	@ (8002504 <MX_GPIO_Init+0x2dc>)
 80024be:	f004 f915 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80024c2:	f248 0304 	movw	r3, #32772	@ 0x8004
 80024c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024c8:	2300      	movs	r3, #0
 80024ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024d4:	4619      	mov	r1, r3
 80024d6:	480e      	ldr	r0, [pc, #56]	@ (8002510 <MX_GPIO_Init+0x2e8>)
 80024d8:	f004 f908 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80024dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e2:	2301      	movs	r3, #1
 80024e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80024ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024f2:	4619      	mov	r1, r3
 80024f4:	4806      	ldr	r0, [pc, #24]	@ (8002510 <MX_GPIO_Init+0x2e8>)
 80024f6:	f004 f8f9 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NSS_Pin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin;
 80024fa:	2301      	movs	r3, #1
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024fe:	e017      	b.n	8002530 <MX_GPIO_Init+0x308>
 8002500:	40023800 	.word	0x40023800
 8002504:	40020c00 	.word	0x40020c00
 8002508:	40022000 	.word	0x40022000
 800250c:	40022800 	.word	0x40022800
 8002510:	40021c00 	.word	0x40021c00
 8002514:	40021800 	.word	0x40021800
 8002518:	40021400 	.word	0x40021400
 800251c:	40021000 	.word	0x40021000
 8002520:	40020400 	.word	0x40020400
 8002524:	40022400 	.word	0x40022400
 8002528:	40020000 	.word	0x40020000
 800252c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002530:	2301      	movs	r3, #1
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002538:	2303      	movs	r3, #3
 800253a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 800253c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002540:	4619      	mov	r1, r3
 8002542:	4843      	ldr	r0, [pc, #268]	@ (8002650 <MX_GPIO_Init+0x428>)
 8002544:	f004 f8d2 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8002548:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800254c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800254e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002552:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8002558:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800255c:	4619      	mov	r1, r3
 800255e:	483c      	ldr	r0, [pc, #240]	@ (8002650 <MX_GPIO_Init+0x428>)
 8002560:	f004 f8c4 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002564:	2310      	movs	r3, #16
 8002566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002568:	2302      	movs	r3, #2
 800256a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002570:	2303      	movs	r3, #3
 8002572:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002574:	230a      	movs	r3, #10
 8002576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002578:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800257c:	4619      	mov	r1, r3
 800257e:	4835      	ldr	r0, [pc, #212]	@ (8002654 <MX_GPIO_Init+0x42c>)
 8002580:	f004 f8b4 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002584:	23c8      	movs	r3, #200	@ 0xc8
 8002586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002588:	2301      	movs	r3, #1
 800258a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002594:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002598:	4619      	mov	r1, r3
 800259a:	482f      	ldr	r0, [pc, #188]	@ (8002658 <MX_GPIO_Init+0x430>)
 800259c:	f004 f8a6 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin|BTN3_Pin;
 80025a0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025a6:	2300      	movs	r3, #0
 80025a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025b2:	4619      	mov	r1, r3
 80025b4:	4829      	ldr	r0, [pc, #164]	@ (800265c <MX_GPIO_Init+0x434>)
 80025b6:	f004 f899 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_RESET_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin;
 80025ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c0:	2301      	movs	r3, #1
 80025c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025c4:	2301      	movs	r3, #1
 80025c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025c8:	2301      	movs	r3, #1
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LORA_RESET_GPIO_Port, &GPIO_InitStruct);
 80025cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025d0:	4619      	mov	r1, r3
 80025d2:	4822      	ldr	r0, [pc, #136]	@ (800265c <MX_GPIO_Init+0x434>)
 80025d4:	f004 f88a 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 80025d8:	2305      	movs	r3, #5
 80025da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025dc:	2302      	movs	r3, #2
 80025de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025e4:	2303      	movs	r3, #3
 80025e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80025e8:	230a      	movs	r3, #10
 80025ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025f0:	4619      	mov	r1, r3
 80025f2:	481b      	ldr	r0, [pc, #108]	@ (8002660 <MX_GPIO_Init+0x438>)
 80025f4:	f004 f87a 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80025f8:	2304      	movs	r3, #4
 80025fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025fc:	2300      	movs	r3, #0
 80025fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8002604:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002608:	4619      	mov	r1, r3
 800260a:	4813      	ldr	r0, [pc, #76]	@ (8002658 <MX_GPIO_Init+0x430>)
 800260c:	f004 f86e 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8002610:	2301      	movs	r3, #1
 8002612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002614:	2300      	movs	r3, #0
 8002616:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800261c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002620:	4619      	mov	r1, r3
 8002622:	4810      	ldr	r0, [pc, #64]	@ (8002664 <MX_GPIO_Init+0x43c>)
 8002624:	f004 f862 	bl	80066ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002628:	2328      	movs	r3, #40	@ 0x28
 800262a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002634:	2303      	movs	r3, #3
 8002636:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002638:	230a      	movs	r3, #10
 800263a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002640:	4619      	mov	r1, r3
 8002642:	4808      	ldr	r0, [pc, #32]	@ (8002664 <MX_GPIO_Init+0x43c>)
 8002644:	f004 f852 	bl	80066ec <HAL_GPIO_Init>

}
 8002648:	bf00      	nop
 800264a:	3740      	adds	r7, #64	@ 0x40
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40022000 	.word	0x40022000
 8002654:	40021c00 	.word	0x40021c00
 8002658:	40021800 	.word	0x40021800
 800265c:	40021400 	.word	0x40021400
 8002660:	40020800 	.word	0x40020800
 8002664:	40020000 	.word	0x40020000

08002668 <L76_Init>:
static void L76_ParseDate(const char *datestr, uint8_t *day, uint8_t *month,
		uint16_t *year);

/* ========= Public API Functions ========= */

void L76_Init(UART_HandleTypeDef *huart) {
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
	/* Save the UART handle for use in ISR and other functions */
	l76_huart = huart;
 8002670:	4a17      	ldr	r2, [pc, #92]	@ (80026d0 <L76_Init+0x68>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6013      	str	r3, [r2, #0]

	/* Configure the standby pin: ensure the GPS is powered on (STDBY pin high) */
	HAL_GPIO_WritePin(L76_STDBY_GPIO_Port, L76_STDBY_Pin, GPIO_PIN_SET);
 8002676:	2201      	movs	r2, #1
 8002678:	2140      	movs	r1, #64	@ 0x40
 800267a:	4816      	ldr	r0, [pc, #88]	@ (80026d4 <L76_Init+0x6c>)
 800267c:	f004 f9fa 	bl	8006a74 <HAL_GPIO_WritePin>
	/* Small delay to ensure the pin state is registered (if needed) */
	HAL_Delay(10);
 8002680:	200a      	movs	r0, #10
 8002682:	f002 fcc3 	bl	800500c <HAL_Delay>

	/* Create a binary semaphore for line synchronization */
	l76_sem = xSemaphoreCreateBinary();
 8002686:	2203      	movs	r2, #3
 8002688:	2100      	movs	r1, #0
 800268a:	2001      	movs	r0, #1
 800268c:	f00c ffb7 	bl	800f5fe <xQueueGenericCreate>
 8002690:	4603      	mov	r3, r0
 8002692:	4a11      	ldr	r2, [pc, #68]	@ (80026d8 <L76_Init+0x70>)
 8002694:	6013      	str	r3, [r2, #0]
		// Semaphore creation failed (should not happen under normal conditions)
		// In production, you might handle this with an error indicator.
	}

	/* Initialize the GPS data structure to all zeros */
	memset(&l76_data, 0, sizeof(L76_GPS_Data_t));
 8002696:	2230      	movs	r2, #48	@ 0x30
 8002698:	2100      	movs	r1, #0
 800269a:	4810      	ldr	r0, [pc, #64]	@ (80026dc <L76_Init+0x74>)
 800269c:	f011 f8ce 	bl	801383c <memset>
	l76_data.fix_quality = 0;
 80026a0:	4b0e      	ldr	r3, [pc, #56]	@ (80026dc <L76_Init+0x74>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	751a      	strb	r2, [r3, #20]
	l76_readyBuf = -1;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <L76_Init+0x78>)
 80026a8:	22ff      	movs	r2, #255	@ 0xff
 80026aa:	701a      	strb	r2, [r3, #0]
	l76_rxIndex = 0;
 80026ac:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <L76_Init+0x7c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	801a      	strh	r2, [r3, #0]
	l76_currentBuf = 0;
 80026b2:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <L76_Init+0x80>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]

	/* Start UART reception in interrupt mode for one byte at a time */
	//HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
	HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <L76_Init+0x68>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2201      	movs	r2, #1
 80026be:	490b      	ldr	r1, [pc, #44]	@ (80026ec <L76_Init+0x84>)
 80026c0:	4618      	mov	r0, r3
 80026c2:	f00a f954 	bl	800c96e <HAL_UART_Receive_IT>

}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200029d0 	.word	0x200029d0
 80026d4:	40021800 	.word	0x40021800
 80026d8:	200029d4 	.word	0x200029d4
 80026dc:	20002ae0 	.word	0x20002ae0
 80026e0:	20000000 	.word	0x20000000
 80026e4:	20002ad8 	.word	0x20002ad8
 80026e8:	20002ada 	.word	0x20002ada
 80026ec:	20002adb 	.word	0x20002adb

080026f0 <L76_Task>:

void L76_Task(void const *argument) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	/* Initialize the GPS module (UART, pins, etc.) */
	UART_HandleTypeDef *uart = (UART_HandleTypeDef*) argument;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	60bb      	str	r3, [r7, #8]
	L76_Init(uart);
 80026fc:	68b8      	ldr	r0, [r7, #8]
 80026fe:	f7ff ffb3 	bl	8002668 <L76_Init>

	const char *uart_name = "not uart6 !";
 8002702:	4b14      	ldr	r3, [pc, #80]	@ (8002754 <L76_Task+0x64>)
 8002704:	60fb      	str	r3, [r7, #12]

	if (uart == &huart6)
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	4a13      	ldr	r2, [pc, #76]	@ (8002758 <L76_Task+0x68>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d101      	bne.n	8002712 <L76_Task+0x22>
		uart_name = "uart6";
 800270e:	4b13      	ldr	r3, [pc, #76]	@ (800275c <L76_Task+0x6c>)
 8002710:	60fb      	str	r3, [r7, #12]

	printf("L76_Task launched with UART: %s\r\n", uart_name);
 8002712:	68f9      	ldr	r1, [r7, #12]
 8002714:	4812      	ldr	r0, [pc, #72]	@ (8002760 <L76_Task+0x70>)
 8002716:	f010 ff13 	bl	8013540 <iprintf>
	// Alternatively, one can call L76_Init before creating the task and ignore this parameter.

	/* Continuously wait for and process NMEA sentences */
	for (;;) {
		/* Wait indefinitely for a NMEA sentence to be received (signaled by ISR) */
		if (xSemaphoreTake(l76_sem, portMAX_DELAY) == pdTRUE) {
 800271a:	4b12      	ldr	r3, [pc, #72]	@ (8002764 <L76_Task+0x74>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f04f 31ff 	mov.w	r1, #4294967295
 8002722:	4618      	mov	r0, r3
 8002724:	f00d fb48 	bl	800fdb8 <xQueueSemaphoreTake>
 8002728:	4603      	mov	r3, r0
 800272a:	2b01      	cmp	r3, #1
 800272c:	d1f5      	bne.n	800271a <L76_Task+0x2a>
			// A full NMEA sentence has been captured and is ready in one of the buffers.
			if (l76_readyBuf >= 0) {
 800272e:	4b0e      	ldr	r3, [pc, #56]	@ (8002768 <L76_Task+0x78>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	b25b      	sxtb	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	dbf0      	blt.n	800271a <L76_Task+0x2a>
				/* Process the NMEA sentence in the ready buffer */
				L76_ProcessNMEA(l76_rxBuffer[l76_readyBuf]);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <L76_Task+0x78>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	b25b      	sxtb	r3, r3
 800273e:	01db      	lsls	r3, r3, #7
 8002740:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <L76_Task+0x7c>)
 8002742:	4413      	add	r3, r2
 8002744:	4618      	mov	r0, r3
 8002746:	f000 fa1b 	bl	8002b80 <L76_ProcessNMEA>
				/* Mark buffer as processed (readyBuf will be set by ISR for next line) */
				l76_readyBuf = -1;
 800274a:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <L76_Task+0x78>)
 800274c:	22ff      	movs	r2, #255	@ 0xff
 800274e:	701a      	strb	r2, [r3, #0]
		if (xSemaphoreTake(l76_sem, portMAX_DELAY) == pdTRUE) {
 8002750:	e7e3      	b.n	800271a <L76_Task+0x2a>
 8002752:	bf00      	nop
 8002754:	08016504 	.word	0x08016504
 8002758:	200031b0 	.word	0x200031b0
 800275c:	08016510 	.word	0x08016510
 8002760:	08016518 	.word	0x08016518
 8002764:	200029d4 	.word	0x200029d4
 8002768:	20000000 	.word	0x20000000
 800276c:	200029d8 	.word	0x200029d8

08002770 <L76_GetData>:
		}
		// Loop back to wait for the next sentence
	}
}

void L76_GetData(L76_GPS_Data_t *data) {
 8002770:	b5b0      	push	{r4, r5, r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
	/* Copy the latest GPS data in a critical section to ensure consistency */
	taskENTER_CRITICAL();
 8002778:	f00e ffb0 	bl	80116dc <vPortEnterCritical>
	*data = l76_data;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a08      	ldr	r2, [pc, #32]	@ (80027a0 <L76_GetData+0x30>)
 8002780:	461c      	mov	r4, r3
 8002782:	4615      	mov	r5, r2
 8002784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800278a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800278c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002790:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	taskEXIT_CRITICAL();
 8002794:	f00e ffd8 	bl	8011748 <vPortExitCritical>
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bdb0      	pop	{r4, r5, r7, pc}
 80027a0:	20002ae0 	.word	0x20002ae0

080027a4 <L76_PrintExample>:
		l76_currentBuf = 0;
		HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
	}
}

void L76_PrintExample(void) {
 80027a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a8:	ed2d 8b02 	vpush	{d8}
 80027ac:	b0eb      	sub	sp, #428	@ 0x1ac
 80027ae:	af16      	add	r7, sp, #88	@ 0x58
	L76_GPS_Data_t data;
	L76_GetData(&data);
 80027b0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ffdb 	bl	8002770 <L76_GetData>

	char buf[256];

	if (data.fix_quality == 0) {
 80027ba:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f040 80af 	bne.w	8002922 <L76_PrintExample+0x17e>
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
				"UTC %02d:%02d:%05.2f, date %02d/%02d/%04d\r\n"
				"[GSV] Satellites in view: %d, Max SNR: %ddB\r\n",
				data.satellites, data.hours, data.minutes, data.seconds,
 80027c4:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027c8:	4698      	mov	r8, r3
				data.satellites, data.hours, data.minutes, data.seconds,
 80027ca:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027ce:	461c      	mov	r4, r3
				data.satellites, data.hours, data.minutes, data.seconds,
 80027d0:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027d4:	461d      	mov	r5, r3
				data.satellites, data.hours, data.minutes, data.seconds,
 80027d6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fd fed4 	bl	8000588 <__aeabi_f2d>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
				data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 80027e4:	f897 1148 	ldrb.w	r1, [r7, #328]	@ 0x148
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027e8:	460e      	mov	r6, r1
				data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 80027ea:	f897 1149 	ldrb.w	r1, [r7, #329]	@ 0x149
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027ee:	61b9      	str	r1, [r7, #24]
				data.day, data.month, data.year, gsv_sat_count, gsv_max_snr);
 80027f0:	f8b7 114a 	ldrh.w	r1, [r7, #330]	@ 0x14a
		snprintf(buf, sizeof(buf), "[GPS] No fix: %d satellites used, "
 80027f4:	6179      	str	r1, [r7, #20]
 80027f6:	497f      	ldr	r1, [pc, #508]	@ (80029f4 <L76_PrintExample+0x250>)
 80027f8:	7809      	ldrb	r1, [r1, #0]
 80027fa:	60b9      	str	r1, [r7, #8]
 80027fc:	497e      	ldr	r1, [pc, #504]	@ (80029f8 <L76_PrintExample+0x254>)
 80027fe:	7809      	ldrb	r1, [r1, #0]
 8002800:	f107 0020 	add.w	r0, r7, #32
 8002804:	9108      	str	r1, [sp, #32]
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	9107      	str	r1, [sp, #28]
 800280a:	6979      	ldr	r1, [r7, #20]
 800280c:	9106      	str	r1, [sp, #24]
 800280e:	69b9      	ldr	r1, [r7, #24]
 8002810:	9105      	str	r1, [sp, #20]
 8002812:	9604      	str	r6, [sp, #16]
 8002814:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002818:	9501      	str	r5, [sp, #4]
 800281a:	9400      	str	r4, [sp, #0]
 800281c:	4643      	mov	r3, r8
 800281e:	4a77      	ldr	r2, [pc, #476]	@ (80029fc <L76_PrintExample+0x258>)
 8002820:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002824:	f010 fefc 	bl	8013620 <sniprintf>

		if (gsv_sat_count == 0 && data.hours == 0 && data.minutes == 0) {
 8002828:	4b72      	ldr	r3, [pc, #456]	@ (80029f4 <L76_PrintExample+0x250>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d12c      	bne.n	800288a <L76_PrintExample+0xe6>
 8002830:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 8002834:	2b00      	cmp	r3, #0
 8002836:	d128      	bne.n	800288a <L76_PrintExample+0xe6>
 8002838:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 800283c:	2b00      	cmp	r3, #0
 800283e:	d124      	bne.n	800288a <L76_PrintExample+0xe6>
			strcat(buf, "[GPS] Cold start likely (no GNSS signal)\r\n");
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	4618      	mov	r0, r3
 8002846:	f7fd fd33 	bl	80002b0 <strlen>
 800284a:	4603      	mov	r3, r0
 800284c:	461a      	mov	r2, r3
 800284e:	f107 0320 	add.w	r3, r7, #32
 8002852:	4413      	add	r3, r2
 8002854:	4a6a      	ldr	r2, [pc, #424]	@ (8002a00 <L76_PrintExample+0x25c>)
 8002856:	4614      	mov	r4, r2
 8002858:	469c      	mov	ip, r3
 800285a:	f104 0e20 	add.w	lr, r4, #32
 800285e:	4665      	mov	r5, ip
 8002860:	4626      	mov	r6, r4
 8002862:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002864:	6028      	str	r0, [r5, #0]
 8002866:	6069      	str	r1, [r5, #4]
 8002868:	60aa      	str	r2, [r5, #8]
 800286a:	60eb      	str	r3, [r5, #12]
 800286c:	3410      	adds	r4, #16
 800286e:	f10c 0c10 	add.w	ip, ip, #16
 8002872:	4574      	cmp	r4, lr
 8002874:	d1f3      	bne.n	800285e <L76_PrintExample+0xba>
 8002876:	4662      	mov	r2, ip
 8002878:	4623      	mov	r3, r4
 800287a:	cb03      	ldmia	r3!, {r0, r1}
 800287c:	6010      	str	r0, [r2, #0]
 800287e:	6051      	str	r1, [r2, #4]
 8002880:	8819      	ldrh	r1, [r3, #0]
 8002882:	789b      	ldrb	r3, [r3, #2]
 8002884:	8111      	strh	r1, [r2, #8]
 8002886:	7293      	strb	r3, [r2, #10]
 8002888:	e0a5      	b.n	80029d6 <L76_PrintExample+0x232>
		} else if (gsv_sat_count < 4) {
 800288a:	4b5a      	ldr	r3, [pc, #360]	@ (80029f4 <L76_PrintExample+0x250>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b03      	cmp	r3, #3
 8002890:	d824      	bhi.n	80028dc <L76_PrintExample+0x138>
			strcat(buf, "[GPS] Acquiring satellites (weak signal)\r\n");
 8002892:	f107 0320 	add.w	r3, r7, #32
 8002896:	4618      	mov	r0, r3
 8002898:	f7fd fd0a 	bl	80002b0 <strlen>
 800289c:	4603      	mov	r3, r0
 800289e:	461a      	mov	r2, r3
 80028a0:	f107 0320 	add.w	r3, r7, #32
 80028a4:	4413      	add	r3, r2
 80028a6:	4a57      	ldr	r2, [pc, #348]	@ (8002a04 <L76_PrintExample+0x260>)
 80028a8:	4614      	mov	r4, r2
 80028aa:	469c      	mov	ip, r3
 80028ac:	f104 0e20 	add.w	lr, r4, #32
 80028b0:	4665      	mov	r5, ip
 80028b2:	4626      	mov	r6, r4
 80028b4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80028b6:	6028      	str	r0, [r5, #0]
 80028b8:	6069      	str	r1, [r5, #4]
 80028ba:	60aa      	str	r2, [r5, #8]
 80028bc:	60eb      	str	r3, [r5, #12]
 80028be:	3410      	adds	r4, #16
 80028c0:	f10c 0c10 	add.w	ip, ip, #16
 80028c4:	4574      	cmp	r4, lr
 80028c6:	d1f3      	bne.n	80028b0 <L76_PrintExample+0x10c>
 80028c8:	4662      	mov	r2, ip
 80028ca:	4623      	mov	r3, r4
 80028cc:	cb03      	ldmia	r3!, {r0, r1}
 80028ce:	6010      	str	r0, [r2, #0]
 80028d0:	6051      	str	r1, [r2, #4]
 80028d2:	8819      	ldrh	r1, [r3, #0]
 80028d4:	789b      	ldrb	r3, [r3, #2]
 80028d6:	8111      	strh	r1, [r2, #8]
 80028d8:	7293      	strb	r3, [r2, #10]
 80028da:	e07c      	b.n	80029d6 <L76_PrintExample+0x232>
		} else {
			strcat(buf, "[GPS] Satellites visible but not locked\r\n");
 80028dc:	f107 0320 	add.w	r3, r7, #32
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fd fce5 	bl	80002b0 <strlen>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	f107 0320 	add.w	r3, r7, #32
 80028ee:	4413      	add	r3, r2
 80028f0:	4a45      	ldr	r2, [pc, #276]	@ (8002a08 <L76_PrintExample+0x264>)
 80028f2:	4614      	mov	r4, r2
 80028f4:	469c      	mov	ip, r3
 80028f6:	f104 0e20 	add.w	lr, r4, #32
 80028fa:	4665      	mov	r5, ip
 80028fc:	4626      	mov	r6, r4
 80028fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002900:	6028      	str	r0, [r5, #0]
 8002902:	6069      	str	r1, [r5, #4]
 8002904:	60aa      	str	r2, [r5, #8]
 8002906:	60eb      	str	r3, [r5, #12]
 8002908:	3410      	adds	r4, #16
 800290a:	f10c 0c10 	add.w	ip, ip, #16
 800290e:	4574      	cmp	r4, lr
 8002910:	d1f3      	bne.n	80028fa <L76_PrintExample+0x156>
 8002912:	4662      	mov	r2, ip
 8002914:	4623      	mov	r3, r4
 8002916:	cb03      	ldmia	r3!, {r0, r1}
 8002918:	6010      	str	r0, [r2, #0]
 800291a:	6051      	str	r1, [r2, #4]
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	8113      	strh	r3, [r2, #8]
 8002920:	e059      	b.n	80029d6 <L76_PrintExample+0x232>
		}
	} else {
		snprintf(buf, sizeof(buf),
 8002922:	e9d7 ab48 	ldrd	sl, fp, [r7, #288]	@ 0x120
 8002926:	ed97 8b4a 	vldr	d8, [r7, #296]	@ 0x128
				"[GPS] FIX OK: Lat=%.5f, Lon=%.5f, Alt=%.1fm\r\n"
						"UTC=%02d:%02d:%05.2f, Date=%02d/%02d/%04d\r\n"
						"Speed=%.1f kt, Course=%.1f°, Satellites used=%d\r\n"
						"[GSV] Satellites in view: %d, Max SNR: %ddB\r\n",
				data.latitude, data.longitude, data.altitude, data.hours,
 800292a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
		snprintf(buf, sizeof(buf),
 800292e:	4618      	mov	r0, r3
 8002930:	f7fd fe2a 	bl	8000588 <__aeabi_f2d>
 8002934:	e9c7 0106 	strd	r0, r1, [r7, #24]
				data.latitude, data.longitude, data.altitude, data.hours,
 8002938:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
		snprintf(buf, sizeof(buf),
 800293c:	461e      	mov	r6, r3
				data.minutes, data.seconds, data.day, data.month, data.year,
 800293e:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
		snprintf(buf, sizeof(buf),
 8002942:	617b      	str	r3, [r7, #20]
				data.minutes, data.seconds, data.day, data.month, data.year,
 8002944:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
		snprintf(buf, sizeof(buf),
 8002948:	4618      	mov	r0, r3
 800294a:	f7fd fe1d 	bl	8000588 <__aeabi_f2d>
 800294e:	e9c7 0102 	strd	r0, r1, [r7, #8]
				data.minutes, data.seconds, data.day, data.month, data.year,
 8002952:	f897 3148 	ldrb.w	r3, [r7, #328]	@ 0x148
		snprintf(buf, sizeof(buf),
 8002956:	613b      	str	r3, [r7, #16]
				data.minutes, data.seconds, data.day, data.month, data.year,
 8002958:	f897 3149 	ldrb.w	r3, [r7, #329]	@ 0x149
		snprintf(buf, sizeof(buf),
 800295c:	607b      	str	r3, [r7, #4]
				data.minutes, data.seconds, data.day, data.month, data.year,
 800295e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
		snprintf(buf, sizeof(buf),
 8002962:	603b      	str	r3, [r7, #0]
				data.speed, data.course, data.satellites, gsv_sat_count,
 8002964:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
		snprintf(buf, sizeof(buf),
 8002968:	4618      	mov	r0, r3
 800296a:	f7fd fe0d 	bl	8000588 <__aeabi_f2d>
 800296e:	4680      	mov	r8, r0
 8002970:	4689      	mov	r9, r1
				data.speed, data.course, data.satellites, gsv_sat_count,
 8002972:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
		snprintf(buf, sizeof(buf),
 8002976:	4618      	mov	r0, r3
 8002978:	f7fd fe06 	bl	8000588 <__aeabi_f2d>
 800297c:	4604      	mov	r4, r0
 800297e:	460d      	mov	r5, r1
				data.speed, data.course, data.satellites, gsv_sat_count,
 8002980:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
		snprintf(buf, sizeof(buf),
 8002984:	4619      	mov	r1, r3
 8002986:	4b1b      	ldr	r3, [pc, #108]	@ (80029f4 <L76_PrintExample+0x250>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	4b1a      	ldr	r3, [pc, #104]	@ (80029f8 <L76_PrintExample+0x254>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	f107 0020 	add.w	r0, r7, #32
 8002994:	9314      	str	r3, [sp, #80]	@ 0x50
 8002996:	9213      	str	r2, [sp, #76]	@ 0x4c
 8002998:	9112      	str	r1, [sp, #72]	@ 0x48
 800299a:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 800299e:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	920a      	str	r2, [sp, #40]	@ 0x28
 80029ae:	ed97 7b02 	vldr	d7, [r7, #8]
 80029b2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	9307      	str	r3, [sp, #28]
 80029ba:	9606      	str	r6, [sp, #24]
 80029bc:	ed97 7b06 	vldr	d7, [r7, #24]
 80029c0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80029c4:	ed8d 8b02 	vstr	d8, [sp, #8]
 80029c8:	e9cd ab00 	strd	sl, fp, [sp]
 80029cc:	4a0f      	ldr	r2, [pc, #60]	@ (8002a0c <L76_PrintExample+0x268>)
 80029ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029d2:	f010 fe25 	bl	8013620 <sniprintf>
				gsv_max_snr);
	}

	printf("%s", buf);
 80029d6:	f107 0320 	add.w	r3, r7, #32
 80029da:	4619      	mov	r1, r3
 80029dc:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <L76_PrintExample+0x26c>)
 80029de:	f010 fdaf 	bl	8013540 <iprintf>
}
 80029e2:	bf00      	nop
 80029e4:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 80029e8:	46bd      	mov	sp, r7
 80029ea:	ecbd 8b02 	vpop	{d8}
 80029ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029f2:	bf00      	nop
 80029f4:	20002b10 	.word	0x20002b10
 80029f8:	20002b11 	.word	0x20002b11
 80029fc:	0801653c 	.word	0x0801653c
 8002a00:	080165b8 	.word	0x080165b8
 8002a04:	080165e4 	.word	0x080165e4
 8002a08:	08016610 	.word	0x08016610
 8002a0c:	0801663c 	.word	0x0801663c
 8002a10:	080166f4 	.word	0x080166f4

08002a14 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX Complete Callback (called from HAL IRQ handler when a byte is received).
 * @note This ISR appends incoming characters to a buffer and signals when a full line is received.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60bb      	str	r3, [r7, #8]
	if (huart == l76_huart) {
 8002a20:	4b4f      	ldr	r3, [pc, #316]	@ (8002b60 <HAL_UART_RxCpltCallback+0x14c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	f040 8095 	bne.w	8002b56 <HAL_UART_RxCpltCallback+0x142>
		char c = (char) l76_rxChar;
 8002a2c:	4b4d      	ldr	r3, [pc, #308]	@ (8002b64 <HAL_UART_RxCpltCallback+0x150>)
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	73fb      	strb	r3, [r7, #15]
		//HAL_UART_Transmit(&huart1, (uint8_t*) &c, 1, 1);
		//printf("callback triggered");
		if (c == '$') {
 8002a32:	7bfb      	ldrb	r3, [r7, #15]
 8002a34:	2b24      	cmp	r3, #36	@ 0x24
 8002a36:	d11a      	bne.n	8002a6e <HAL_UART_RxCpltCallback+0x5a>
			/* Start of a new NMEA sentence */
			l76_rxIndex = 0;
 8002a38:	4b4b      	ldr	r3, [pc, #300]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	801a      	strh	r2, [r3, #0]
			l76_currentBuf ^= 1;  // switch to the other buffer for new sentence
 8002a3e:	4b4b      	ldr	r3, [pc, #300]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	f083 0301 	eor.w	r3, r3, #1
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	4b48      	ldr	r3, [pc, #288]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002a4a:	701a      	strb	r2, [r3, #0]
			l76_rxBuffer[l76_currentBuf][l76_rxIndex++] = c;
 8002a4c:	4b47      	ldr	r3, [pc, #284]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	4618      	mov	r0, r3
 8002a52:	4b45      	ldr	r3, [pc, #276]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	1c5a      	adds	r2, r3, #1
 8002a58:	b291      	uxth	r1, r2
 8002a5a:	4a43      	ldr	r2, [pc, #268]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002a5c:	8011      	strh	r1, [r2, #0]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4a43      	ldr	r2, [pc, #268]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002a62:	01c3      	lsls	r3, r0, #7
 8002a64:	4413      	add	r3, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	7bfa      	ldrb	r2, [r7, #15]
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	e06c      	b.n	8002b48 <HAL_UART_RxCpltCallback+0x134>
		} else if (c == '\n') {
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	2b0a      	cmp	r3, #10
 8002a72:	d14e      	bne.n	8002b12 <HAL_UART_RxCpltCallback+0xfe>
			/* End of NMEA sentence (LF detected). Terminate the string. */
			if (l76_rxIndex < L76_NMEA_MAX_LEN) {
 8002a74:	4b3c      	ldr	r3, [pc, #240]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002a76:	881b      	ldrh	r3, [r3, #0]
 8002a78:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a7a:	d80c      	bhi.n	8002a96 <HAL_UART_RxCpltCallback+0x82>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex] = '\0'; // null-terminate line
 8002a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	4b39      	ldr	r3, [pc, #228]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	4619      	mov	r1, r3
 8002a88:	4a39      	ldr	r2, [pc, #228]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002a8a:	01c3      	lsls	r3, r0, #7
 8002a8c:	4413      	add	r3, r2
 8002a8e:	440b      	add	r3, r1
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e007      	b.n	8002aa6 <HAL_UART_RxCpltCallback+0x92>
			} else {
				l76_rxBuffer[l76_currentBuf][L76_NMEA_MAX_LEN - 1] = '\0';
 8002a96:	4b35      	ldr	r3, [pc, #212]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4a35      	ldr	r2, [pc, #212]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002a9c:	01db      	lsls	r3, r3, #7
 8002a9e:	4413      	add	r3, r2
 8002aa0:	337f      	adds	r3, #127	@ 0x7f
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
			}
			// Remove any trailing CR if present (overwrite with null terminator)
			if (l76_rxIndex > 0
 8002aa6:	4b30      	ldr	r3, [pc, #192]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d018      	beq.n	8002ae0 <HAL_UART_RxCpltCallback+0xcc>
					&& l76_rxBuffer[l76_currentBuf][l76_rxIndex - 1] == '\r') {
 8002aae:	4b2f      	ldr	r3, [pc, #188]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	492d      	ldr	r1, [pc, #180]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002abc:	01d2      	lsls	r2, r2, #7
 8002abe:	440a      	add	r2, r1
 8002ac0:	4413      	add	r3, r2
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b0d      	cmp	r3, #13
 8002ac6:	d10b      	bne.n	8002ae0 <HAL_UART_RxCpltCallback+0xcc>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex - 1] = '\0';
 8002ac8:	4b28      	ldr	r3, [pc, #160]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	461a      	mov	r2, r3
 8002ace:	4b26      	ldr	r3, [pc, #152]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	4926      	ldr	r1, [pc, #152]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002ad6:	01d2      	lsls	r2, r2, #7
 8002ad8:	440a      	add	r2, r1
 8002ada:	4413      	add	r3, r2
 8002adc:	2200      	movs	r2, #0
 8002ade:	701a      	strb	r2, [r3, #0]
			}
			/* The buffer l76_currentBuf now holds a complete sentence.
			 Signal the task that a line is ready in the OTHER buffer (the one just filled). */
			l76_readyBuf = l76_currentBuf;
 8002ae0:	4b22      	ldr	r3, [pc, #136]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	b25a      	sxtb	r2, r3
 8002ae6:	4b23      	ldr	r3, [pc, #140]	@ (8002b74 <HAL_UART_RxCpltCallback+0x160>)
 8002ae8:	701a      	strb	r2, [r3, #0]
			// Actually, we've toggled at '$', so at this point l76_currentBuf is the buffer just filled.
			// We will toggle it next time a new '$' comes.
			// So here l76_readyBuf is set to currentBuf, which is the filled buffer.

			/* Give semaphore to unblock the task waiting for a new line */
			xSemaphoreGiveFromISR(l76_sem, &xHigherPriorityTaskWoken);
 8002aea:	4b23      	ldr	r3, [pc, #140]	@ (8002b78 <HAL_UART_RxCpltCallback+0x164>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f107 0208 	add.w	r2, r7, #8
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f00c ffde 	bl	800fab6 <xQueueGiveFromISR>
			/* Optionally, yield to the GPS task immediately if it has higher priority */
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d023      	beq.n	8002b48 <HAL_UART_RxCpltCallback+0x134>
 8002b00:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_UART_RxCpltCallback+0x168>)
 8002b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	f3bf 8f4f 	dsb	sy
 8002b0c:	f3bf 8f6f 	isb	sy
 8002b10:	e01a      	b.n	8002b48 <HAL_UART_RxCpltCallback+0x134>
		} else if (c == '\r') {
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	2b0d      	cmp	r3, #13
 8002b16:	d017      	beq.n	8002b48 <HAL_UART_RxCpltCallback+0x134>
			/* Carriage return: skip it (will handle on '\n') */
			// Do nothing, just ignore the CR
		} else {
			/* Regular character, add to current buffer if space */
			if (l76_rxIndex < (L76_NMEA_MAX_LEN - 1)) {
 8002b18:	4b13      	ldr	r3, [pc, #76]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b1e:	d810      	bhi.n	8002b42 <HAL_UART_RxCpltCallback+0x12e>
				l76_rxBuffer[l76_currentBuf][l76_rxIndex++] = c;
 8002b20:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <HAL_UART_RxCpltCallback+0x158>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	4b10      	ldr	r3, [pc, #64]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	b291      	uxth	r1, r2
 8002b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002b30:	8011      	strh	r1, [r2, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	4a0e      	ldr	r2, [pc, #56]	@ (8002b70 <HAL_UART_RxCpltCallback+0x15c>)
 8002b36:	01c3      	lsls	r3, r0, #7
 8002b38:	4413      	add	r3, r2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	7bfa      	ldrb	r2, [r7, #15]
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	e002      	b.n	8002b48 <HAL_UART_RxCpltCallback+0x134>
			} else {
				/* Buffer overflow - sentence too long, reset index to avoid overflow.
				 (In practice, NMEA sentences should not exceed buffer length.) */
				l76_rxIndex = 0;
 8002b42:	4b09      	ldr	r3, [pc, #36]	@ (8002b68 <HAL_UART_RxCpltCallback+0x154>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	801a      	strh	r2, [r3, #0]
			}
		}
		/* Re-arm the UART receive interrupt for the next character */
		HAL_UART_Receive_IT(l76_huart, &l76_rxChar, 1);
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <HAL_UART_RxCpltCallback+0x14c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	4905      	ldr	r1, [pc, #20]	@ (8002b64 <HAL_UART_RxCpltCallback+0x150>)
 8002b50:	4618      	mov	r0, r3
 8002b52:	f009 ff0c 	bl	800c96e <HAL_UART_Receive_IT>
	}
}
 8002b56:	bf00      	nop
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200029d0 	.word	0x200029d0
 8002b64:	20002adb 	.word	0x20002adb
 8002b68:	20002ad8 	.word	0x20002ad8
 8002b6c:	20002ada 	.word	0x20002ada
 8002b70:	200029d8 	.word	0x200029d8
 8002b74:	20000000 	.word	0x20000000
 8002b78:	200029d4 	.word	0x200029d4
 8002b7c:	e000ed04 	.word	0xe000ed04

08002b80 <L76_ProcessNMEA>:

/**
 * @brief Determine the type of NMEA sentence and parse accordingly.
 * @param nmea Pointer to the NMEA sentence string (null-terminated, starting with '$').
 */
static void L76_ProcessNMEA(char *nmea) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
	if (nmea == NULL || nmea[0] != '$') {
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d076      	beq.n	8002c7c <L76_ProcessNMEA+0xfc>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b24      	cmp	r3, #36	@ 0x24
 8002b94:	d172      	bne.n	8002c7c <L76_ProcessNMEA+0xfc>
		return; // invalid sentence
	}

	// Remove any checksum if present by cutting off at '*'
	char *checksum_start = strchr(nmea, '*');
 8002b96:	212a      	movs	r1, #42	@ 0x2a
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f010 fe57 	bl	801384c <strchr>
 8002b9e:	60f8      	str	r0, [r7, #12]
	if (checksum_start) {
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <L76_ProcessNMEA+0x2c>
		*checksum_start = '\0'; // terminate string at '*' (discard checksum part)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
	}

	// Identify sentence type by the 3-letter identifier after '$xx' (talker ID)
	if (strncmp(nmea + 3, "GGA", 3) == 0) {
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3303      	adds	r3, #3
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	4934      	ldr	r1, [pc, #208]	@ (8002c84 <L76_ProcessNMEA+0x104>)
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f010 fe56 	bl	8013866 <strncmp>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d104      	bne.n	8002bca <L76_ProcessNMEA+0x4a>
		L76_ParseGGA(nmea, &l76_data);
 8002bc0:	4931      	ldr	r1, [pc, #196]	@ (8002c88 <L76_ProcessNMEA+0x108>)
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f86e 	bl	8002ca4 <L76_ParseGGA>
 8002bc8:	e059      	b.n	8002c7e <L76_ProcessNMEA+0xfe>
	} else if (strncmp(nmea + 3, "RMC", 3) == 0) {
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3303      	adds	r3, #3
 8002bce:	2203      	movs	r2, #3
 8002bd0:	492e      	ldr	r1, [pc, #184]	@ (8002c8c <L76_ProcessNMEA+0x10c>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f010 fe47 	bl	8013866 <strncmp>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d104      	bne.n	8002be8 <L76_ProcessNMEA+0x68>
		L76_ParseRMC(nmea, &l76_data);
 8002bde:	492a      	ldr	r1, [pc, #168]	@ (8002c88 <L76_ProcessNMEA+0x108>)
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 f91f 	bl	8002e24 <L76_ParseRMC>
 8002be6:	e04a      	b.n	8002c7e <L76_ProcessNMEA+0xfe>
	} else if (strncmp(nmea, "$GPGSV", 6) == 0
 8002be8:	2206      	movs	r2, #6
 8002bea:	4929      	ldr	r1, [pc, #164]	@ (8002c90 <L76_ProcessNMEA+0x110>)
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f010 fe3a 	bl	8013866 <strncmp>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d007      	beq.n	8002c08 <L76_ProcessNMEA+0x88>
			|| strncmp(nmea, "$GLGSV", 6) == 0) {
 8002bf8:	2206      	movs	r2, #6
 8002bfa:	4926      	ldr	r1, [pc, #152]	@ (8002c94 <L76_ProcessNMEA+0x114>)
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f010 fe32 	bl	8013866 <strncmp>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d13a      	bne.n	8002c7e <L76_ProcessNMEA+0xfe>
		// Display raw GSV line
		//printf("[RAW GSV] %s\r\n", nmea);

		// Basic parsing to count satellites and max SNR
		char *token;
		uint8_t field = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	74fb      	strb	r3, [r7, #19]
		uint8_t sat_seen = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	74bb      	strb	r3, [r7, #18]
		uint8_t max_snr = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	747b      	strb	r3, [r7, #17]

		token = strtok(nmea, ",");
 8002c14:	4920      	ldr	r1, [pc, #128]	@ (8002c98 <L76_ProcessNMEA+0x118>)
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f010 fe38 	bl	801388c <strtok>
 8002c1c:	6178      	str	r0, [r7, #20]
		while (token != NULL) {
 8002c1e:	e023      	b.n	8002c68 <L76_ProcessNMEA+0xe8>
			field++;
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	3301      	adds	r3, #1
 8002c24:	74fb      	strb	r3, [r7, #19]
			if (field == 4) {
 8002c26:	7cfb      	ldrb	r3, [r7, #19]
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d104      	bne.n	8002c36 <L76_ProcessNMEA+0xb6>
				sat_seen = (uint8_t) atoi(token);  // total satellites in view
 8002c2c:	6978      	ldr	r0, [r7, #20]
 8002c2e:	f00f f874 	bl	8011d1a <atoi>
 8002c32:	4603      	mov	r3, r0
 8002c34:	74bb      	strb	r3, [r7, #18]
			}
			if (field >= 8 && ((field - 8) % 4 == 0)) {
 8002c36:	7cfb      	ldrb	r3, [r7, #19]
 8002c38:	2b07      	cmp	r3, #7
 8002c3a:	d910      	bls.n	8002c5e <L76_ProcessNMEA+0xde>
 8002c3c:	7cfb      	ldrb	r3, [r7, #19]
 8002c3e:	3b08      	subs	r3, #8
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10a      	bne.n	8002c5e <L76_ProcessNMEA+0xde>
				uint8_t snr = (uint8_t) atoi(token);
 8002c48:	6978      	ldr	r0, [r7, #20]
 8002c4a:	f00f f866 	bl	8011d1a <atoi>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	72fb      	strb	r3, [r7, #11]
				if (snr > max_snr)
 8002c52:	7afa      	ldrb	r2, [r7, #11]
 8002c54:	7c7b      	ldrb	r3, [r7, #17]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d901      	bls.n	8002c5e <L76_ProcessNMEA+0xde>
					max_snr = snr;
 8002c5a:	7afb      	ldrb	r3, [r7, #11]
 8002c5c:	747b      	strb	r3, [r7, #17]
			}
			token = strtok(NULL, ",");
 8002c5e:	490e      	ldr	r1, [pc, #56]	@ (8002c98 <L76_ProcessNMEA+0x118>)
 8002c60:	2000      	movs	r0, #0
 8002c62:	f010 fe13 	bl	801388c <strtok>
 8002c66:	6178      	str	r0, [r7, #20]
		while (token != NULL) {
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1d8      	bne.n	8002c20 <L76_ProcessNMEA+0xa0>
		}

		// Update global GSV debug values
		gsv_sat_count = sat_seen;
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	@ (8002c9c <L76_ProcessNMEA+0x11c>)
 8002c70:	7cbb      	ldrb	r3, [r7, #18]
 8002c72:	7013      	strb	r3, [r2, #0]
		gsv_max_snr = max_snr;
 8002c74:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca0 <L76_ProcessNMEA+0x120>)
 8002c76:	7c7b      	ldrb	r3, [r7, #17]
 8002c78:	7013      	strb	r3, [r2, #0]
 8002c7a:	e000      	b.n	8002c7e <L76_ProcessNMEA+0xfe>
		return; // invalid sentence
 8002c7c:	bf00      	nop
	}
}
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	080166f8 	.word	0x080166f8
 8002c88:	20002ae0 	.word	0x20002ae0
 8002c8c:	080166fc 	.word	0x080166fc
 8002c90:	08016700 	.word	0x08016700
 8002c94:	08016708 	.word	0x08016708
 8002c98:	08016710 	.word	0x08016710
 8002c9c:	20002b10 	.word	0x20002b10
 8002ca0:	20002b11 	.word	0x20002b11

08002ca4 <L76_ParseGGA>:
/**
 * @brief Parse a $GPGGA or $GNGGA NMEA sentence and update GPS data.
 * @param nmea The NMEA sentence string (null-terminated, without the checksum part).
 * @param data Pointer to GPS data structure to update.
 */
static void L76_ParseGGA(char *nmea, L76_GPS_Data_t *data) {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
	// Example GGA: $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,
	char *token;
	token = strtok(nmea, ",");       // token0: "$GPGGA" (with talker)
 8002cae:	495b      	ldr	r1, [pc, #364]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f010 fdeb 	bl	801388c <strtok>
 8002cb6:	61f8      	str	r0, [r7, #28]
	token = strtok(NULL, ",");       // token1: UTC time (hhmmss.sss)
 8002cb8:	4958      	ldr	r1, [pc, #352]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002cba:	2000      	movs	r0, #0
 8002cbc:	f010 fde6 	bl	801388c <strtok>
 8002cc0:	61f8      	str	r0, [r7, #28]
	if (token != NULL) {
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00a      	beq.n	8002cde <L76_ParseGGA+0x3a>
		L76_ParseTime(token, &data->hours, &data->minutes, &data->seconds);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	f103 0120 	add.w	r1, r3, #32
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	3324      	adds	r3, #36	@ 0x24
 8002cd8:	69f8      	ldr	r0, [r7, #28]
 8002cda:	f000 f9cd 	bl	8003078 <L76_ParseTime>
	}
	token = strtok(NULL, ",");       // token2: latitude (ddmm.mmmm)
 8002cde:	494f      	ldr	r1, [pc, #316]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002ce0:	2000      	movs	r0, #0
 8002ce2:	f010 fdd3 	bl	801388c <strtok>
 8002ce6:	61f8      	str	r0, [r7, #28]
	const char *lat_str = token;
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	61bb      	str	r3, [r7, #24]
	token = strtok(NULL, ",");       // token3: N/S
 8002cec:	494b      	ldr	r1, [pc, #300]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002cee:	2000      	movs	r0, #0
 8002cf0:	f010 fdcc 	bl	801388c <strtok>
 8002cf4:	61f8      	str	r0, [r7, #28]
	char lat_dir = (token != NULL ? token[0] : 0);
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <L76_ParseGGA+0x5e>
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	e000      	b.n	8002d04 <L76_ParseGGA+0x60>
 8002d02:	2300      	movs	r3, #0
 8002d04:	75fb      	strb	r3, [r7, #23]
	token = strtok(NULL, ",");       // token4: longitude (dddmm.mmmm)
 8002d06:	4945      	ldr	r1, [pc, #276]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f010 fdbf 	bl	801388c <strtok>
 8002d0e:	61f8      	str	r0, [r7, #28]
	const char *lon_str = token;
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	613b      	str	r3, [r7, #16]
	token = strtok(NULL, ",");       // token5: E/W
 8002d14:	4941      	ldr	r1, [pc, #260]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d16:	2000      	movs	r0, #0
 8002d18:	f010 fdb8 	bl	801388c <strtok>
 8002d1c:	61f8      	str	r0, [r7, #28]
	char lon_dir = (token != NULL ? token[0] : 0);
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <L76_ParseGGA+0x86>
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	e000      	b.n	8002d2c <L76_ParseGGA+0x88>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
	token = strtok(NULL, ","); // token6: Fix quality (0 = invalid, 1 = GPS fix, 2 = DGPS fix, ...)
 8002d2e:	493b      	ldr	r1, [pc, #236]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d30:	2000      	movs	r0, #0
 8002d32:	f010 fdab 	bl	801388c <strtok>
 8002d36:	61f8      	str	r0, [r7, #28]
	data->fix_quality = (token != NULL ? (uint8_t) atoi(token) : 0);
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d005      	beq.n	8002d4a <L76_ParseGGA+0xa6>
 8002d3e:	69f8      	ldr	r0, [r7, #28]
 8002d40:	f00e ffeb 	bl	8011d1a <atoi>
 8002d44:	4603      	mov	r3, r0
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	e000      	b.n	8002d4c <L76_ParseGGA+0xa8>
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	751a      	strb	r2, [r3, #20]
	token = strtok(NULL, ",");       // token7: Number of satellites
 8002d50:	4932      	ldr	r1, [pc, #200]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d52:	2000      	movs	r0, #0
 8002d54:	f010 fd9a 	bl	801388c <strtok>
 8002d58:	61f8      	str	r0, [r7, #28]
	data->satellites = (token != NULL ? (uint8_t) atoi(token) : 0);
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d005      	beq.n	8002d6c <L76_ParseGGA+0xc8>
 8002d60:	69f8      	ldr	r0, [r7, #28]
 8002d62:	f00e ffda 	bl	8011d1a <atoi>
 8002d66:	4603      	mov	r3, r0
 8002d68:	b2da      	uxtb	r2, r3
 8002d6a:	e000      	b.n	8002d6e <L76_ParseGGA+0xca>
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	755a      	strb	r2, [r3, #21]
	token = strtok(NULL, ",");       // token8: HDOP
 8002d72:	492a      	ldr	r1, [pc, #168]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d74:	2000      	movs	r0, #0
 8002d76:	f010 fd89 	bl	801388c <strtok>
 8002d7a:	61f8      	str	r0, [r7, #28]
	// We can parse HDOP if needed: float hdop = token ? strtof(token, NULL) : 0.0f;
	token = strtok(NULL, ",");       // token9: Altitude
 8002d7c:	4927      	ldr	r1, [pc, #156]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f010 fd84 	bl	801388c <strtok>
 8002d84:	61f8      	str	r0, [r7, #28]
	data->altitude = (token != NULL ? strtof(token, NULL) : 0.0f);
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d006      	beq.n	8002d9a <L76_ParseGGA+0xf6>
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	69f8      	ldr	r0, [r7, #28]
 8002d90:	f00f fdd6 	bl	8012940 <strtof>
 8002d94:	eef0 7a40 	vmov.f32	s15, s0
 8002d98:	e001      	b.n	8002d9e <L76_ParseGGA+0xfa>
 8002d9a:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8002e20 <L76_ParseGGA+0x17c>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	edc3 7a04 	vstr	s15, [r3, #16]
	// token10: Altitude unit (usually "M")
	token = strtok(NULL, ",");
 8002da4:	491d      	ldr	r1, [pc, #116]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002da6:	2000      	movs	r0, #0
 8002da8:	f010 fd70 	bl	801388c <strtok>
 8002dac:	61f8      	str	r0, [r7, #28]
	// token11: Geoidal separation (not used)
	token = strtok(NULL, ",");
 8002dae:	491b      	ldr	r1, [pc, #108]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002db0:	2000      	movs	r0, #0
 8002db2:	f010 fd6b 	bl	801388c <strtok>
 8002db6:	61f8      	str	r0, [r7, #28]
	// token12: Geoidal separation unit (usually "M")
	token = strtok(NULL, ",");
 8002db8:	4918      	ldr	r1, [pc, #96]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f010 fd66 	bl	801388c <strtok>
 8002dc0:	61f8      	str	r0, [r7, #28]
	// token13: DGPS age (if any, not used)
	token = strtok(NULL, ",");
 8002dc2:	4916      	ldr	r1, [pc, #88]	@ (8002e1c <L76_ParseGGA+0x178>)
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f010 fd61 	bl	801388c <strtok>
 8002dca:	61f8      	str	r0, [r7, #28]
	// token14: DGPS reference station ID (if any, not used)
	// (Note: strtok already stopped at '*' if there was a checksum, since we cut it in ProcessNMEA)

	// Convert latitude and longitude to decimal degrees
	if (lat_str && lat_dir) {
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00e      	beq.n	8002df0 <L76_ParseGGA+0x14c>
 8002dd2:	7dfb      	ldrb	r3, [r7, #23]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00b      	beq.n	8002df0 <L76_ParseGGA+0x14c>
		data->latitude = L76_ConvertNMEADegrees(lat_str, lat_dir);
 8002dd8:	7dfb      	ldrb	r3, [r7, #23]
 8002dda:	4619      	mov	r1, r3
 8002ddc:	69b8      	ldr	r0, [r7, #24]
 8002dde:	f000 f8ed 	bl	8002fbc <L76_ConvertNMEADegrees>
 8002de2:	eeb0 7a40 	vmov.f32	s14, s0
 8002de6:	eef0 7a60 	vmov.f32	s15, s1
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	ed83 7b00 	vstr	d7, [r3]
	}
	if (lon_str && lon_dir) {
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00e      	beq.n	8002e14 <L76_ParseGGA+0x170>
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00b      	beq.n	8002e14 <L76_ParseGGA+0x170>
		data->longitude = L76_ConvertNMEADegrees(lon_str, lon_dir);
 8002dfc:	7bfb      	ldrb	r3, [r7, #15]
 8002dfe:	4619      	mov	r1, r3
 8002e00:	6938      	ldr	r0, [r7, #16]
 8002e02:	f000 f8db 	bl	8002fbc <L76_ConvertNMEADegrees>
 8002e06:	eeb0 7a40 	vmov.f32	s14, s0
 8002e0a:	eef0 7a60 	vmov.f32	s15, s1
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	ed83 7b02 	vstr	d7, [r3, #8]
	}
	// No return value; data is updated in the provided structure
}
 8002e14:	bf00      	nop
 8002e16:	3720      	adds	r7, #32
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	08016710 	.word	0x08016710
 8002e20:	00000000 	.word	0x00000000

08002e24 <L76_ParseRMC>:
/**
 * @brief Parse a $GPRMC or $GNRMC NMEA sentence and update GPS data.
 * @param nmea The NMEA sentence string (null-terminated, without the checksum).
 * @param data Pointer to GPS data structure to update.
 */
static void L76_ParseRMC(char *nmea, L76_GPS_Data_t *data) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
	// Example RMC: $GPRMC,123519,A,4807.038,N,01131.000,E,022.4,084.4,230394,,,A
	char *token;
	token = strtok(nmea, ",");      // token0: "$GPRMC"
 8002e2e:	4961      	ldr	r1, [pc, #388]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f010 fd2b 	bl	801388c <strtok>
 8002e36:	61f8      	str	r0, [r7, #28]
	token = strtok(NULL, ",");      // token1: UTC time
 8002e38:	495e      	ldr	r1, [pc, #376]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	f010 fd26 	bl	801388c <strtok>
 8002e40:	61f8      	str	r0, [r7, #28]
	if (token != NULL) {
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00a      	beq.n	8002e5e <L76_ParseRMC+0x3a>
		L76_ParseTime(token, &data->hours, &data->minutes, &data->seconds);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f103 0120 	add.w	r1, r3, #32
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	3324      	adds	r3, #36	@ 0x24
 8002e58:	69f8      	ldr	r0, [r7, #28]
 8002e5a:	f000 f90d 	bl	8003078 <L76_ParseTime>
	}
	token = strtok(NULL, ",");      // token2: Status (A=active, V=void)
 8002e5e:	4955      	ldr	r1, [pc, #340]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002e60:	2000      	movs	r0, #0
 8002e62:	f010 fd13 	bl	801388c <strtok>
 8002e66:	61f8      	str	r0, [r7, #28]
	char status = (token != NULL ? token[0] : 'V');
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d002      	beq.n	8002e74 <L76_ParseRMC+0x50>
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	e000      	b.n	8002e76 <L76_ParseRMC+0x52>
 8002e74:	2356      	movs	r3, #86	@ 0x56
 8002e76:	76fb      	strb	r3, [r7, #27]
	token = strtok(NULL, ",");      // token3: Latitude
 8002e78:	494e      	ldr	r1, [pc, #312]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f010 fd06 	bl	801388c <strtok>
 8002e80:	61f8      	str	r0, [r7, #28]
	const char *lat_str = token;
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	617b      	str	r3, [r7, #20]
	token = strtok(NULL, ",");      // token4: N/S
 8002e86:	494b      	ldr	r1, [pc, #300]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f010 fcff 	bl	801388c <strtok>
 8002e8e:	61f8      	str	r0, [r7, #28]
	char lat_dir = (token != NULL ? token[0] : 0);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d002      	beq.n	8002e9c <L76_ParseRMC+0x78>
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	e000      	b.n	8002e9e <L76_ParseRMC+0x7a>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	74fb      	strb	r3, [r7, #19]
	token = strtok(NULL, ",");      // token5: Longitude
 8002ea0:	4944      	ldr	r1, [pc, #272]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	f010 fcf2 	bl	801388c <strtok>
 8002ea8:	61f8      	str	r0, [r7, #28]
	const char *lon_str = token;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	60fb      	str	r3, [r7, #12]
	token = strtok(NULL, ",");      // token6: E/W
 8002eae:	4941      	ldr	r1, [pc, #260]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f010 fceb 	bl	801388c <strtok>
 8002eb6:	61f8      	str	r0, [r7, #28]
	char lon_dir = (token != NULL ? token[0] : 0);
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <L76_ParseRMC+0xa0>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	e000      	b.n	8002ec6 <L76_ParseRMC+0xa2>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	72fb      	strb	r3, [r7, #11]
	token = strtok(NULL, ",");      // token7: Speed in knots
 8002ec8:	493a      	ldr	r1, [pc, #232]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f010 fcde 	bl	801388c <strtok>
 8002ed0:	61f8      	str	r0, [r7, #28]
	data->speed = (token != NULL ? strtof(token, NULL) : 0.0f);
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <L76_ParseRMC+0xc2>
 8002ed8:	2100      	movs	r1, #0
 8002eda:	69f8      	ldr	r0, [r7, #28]
 8002edc:	f00f fd30 	bl	8012940 <strtof>
 8002ee0:	eef0 7a40 	vmov.f32	s15, s0
 8002ee4:	e001      	b.n	8002eea <L76_ParseRMC+0xc6>
 8002ee6:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8002fb8 <L76_ParseRMC+0x194>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	edc3 7a06 	vstr	s15, [r3, #24]
	token = strtok(NULL, ",");      // token8: Course (track angle in degrees)
 8002ef0:	4930      	ldr	r1, [pc, #192]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f010 fcca 	bl	801388c <strtok>
 8002ef8:	61f8      	str	r0, [r7, #28]
	data->course = (token != NULL ? strtof(token, NULL) : 0.0f);
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d006      	beq.n	8002f0e <L76_ParseRMC+0xea>
 8002f00:	2100      	movs	r1, #0
 8002f02:	69f8      	ldr	r0, [r7, #28]
 8002f04:	f00f fd1c 	bl	8012940 <strtof>
 8002f08:	eef0 7a40 	vmov.f32	s15, s0
 8002f0c:	e001      	b.n	8002f12 <L76_ParseRMC+0xee>
 8002f0e:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8002fb8 <L76_ParseRMC+0x194>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	edc3 7a07 	vstr	s15, [r3, #28]
	token = strtok(NULL, ",");      // token9: Date (ddmmyy)
 8002f18:	4926      	ldr	r1, [pc, #152]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f010 fcb6 	bl	801388c <strtok>
 8002f20:	61f8      	str	r0, [r7, #28]
	if (token != NULL) {
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00a      	beq.n	8002f3e <L76_ParseRMC+0x11a>
		L76_ParseDate(token, &data->day, &data->month, &data->year);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	332a      	adds	r3, #42	@ 0x2a
 8002f38:	69f8      	ldr	r0, [r7, #28]
 8002f3a:	f000 f929 	bl	8003190 <L76_ParseDate>
	}
	// token10: Magnetic variation (optional, may be empty)
	token = strtok(NULL, ",");
 8002f3e:	491d      	ldr	r1, [pc, #116]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002f40:	2000      	movs	r0, #0
 8002f42:	f010 fca3 	bl	801388c <strtok>
 8002f46:	61f8      	str	r0, [r7, #28]
	// token11: Mag var direction (E/W, optional)
	token = strtok(NULL, ",");
 8002f48:	491a      	ldr	r1, [pc, #104]	@ (8002fb4 <L76_ParseRMC+0x190>)
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f010 fc9e 	bl	801388c <strtok>
 8002f50:	61f8      	str	r0, [r7, #28]

	// Update latitude/longitude if available
	if (lat_str && lat_dir) {
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00e      	beq.n	8002f76 <L76_ParseRMC+0x152>
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00b      	beq.n	8002f76 <L76_ParseRMC+0x152>
		data->latitude = L76_ConvertNMEADegrees(lat_str, lat_dir);
 8002f5e:	7cfb      	ldrb	r3, [r7, #19]
 8002f60:	4619      	mov	r1, r3
 8002f62:	6978      	ldr	r0, [r7, #20]
 8002f64:	f000 f82a 	bl	8002fbc <L76_ConvertNMEADegrees>
 8002f68:	eeb0 7a40 	vmov.f32	s14, s0
 8002f6c:	eef0 7a60 	vmov.f32	s15, s1
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	ed83 7b00 	vstr	d7, [r3]
	}
	if (lon_str && lon_dir) {
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00e      	beq.n	8002f9a <L76_ParseRMC+0x176>
 8002f7c:	7afb      	ldrb	r3, [r7, #11]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00b      	beq.n	8002f9a <L76_ParseRMC+0x176>
		data->longitude = L76_ConvertNMEADegrees(lon_str, lon_dir);
 8002f82:	7afb      	ldrb	r3, [r7, #11]
 8002f84:	4619      	mov	r1, r3
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 f818 	bl	8002fbc <L76_ConvertNMEADegrees>
 8002f8c:	eeb0 7a40 	vmov.f32	s14, s0
 8002f90:	eef0 7a60 	vmov.f32	s15, s1
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	ed83 7b02 	vstr	d7, [r3, #8]
	}
	// Update fix status based on Status field
	if (status == 'V') {
 8002f9a:	7efb      	ldrb	r3, [r7, #27]
 8002f9c:	2b56      	cmp	r3, #86	@ 0x56
 8002f9e:	d105      	bne.n	8002fac <L76_ParseRMC+0x188>
		// 'V' = navigation receiver warning (no valid fix)
		data->fix_quality = 0;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	751a      	strb	r2, [r3, #20]
		data->satellites = 0;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	755a      	strb	r2, [r3, #21]
	}
}
 8002fac:	bf00      	nop
 8002fae:	3720      	adds	r7, #32
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	08016710 	.word	0x08016710
 8002fb8:	00000000 	.word	0x00000000

08002fbc <L76_ConvertNMEADegrees>:
 * @brief Convert an NMEA coordinate string (degrees and minutes) into decimal degrees.
 * @param raw The coordinate string in NMEA format (ddmm.mmmm or dddmm.mmmm).
 * @param dir The direction character ('N','S','E','W').
 * @return The coordinate in decimal degrees, with sign indicating hemisphere.
 */
static double L76_ConvertNMEADegrees(const char *raw, char dir) {
 8002fbc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002fc0:	b08a      	sub	sp, #40	@ 0x28
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	70fb      	strb	r3, [r7, #3]
	// NMEA format: latitude: ddmm.mmmm, longitude: dddmm.mmmm
	// Convert to decimal degrees.
	double val = atof(raw);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f00e fea2 	bl	8011d14 <atof>
 8002fd0:	ed87 0b06 	vstr	d0, [r7, #24]
	int degrees = (int) (val / 100);         // extract whole degrees
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	4b25      	ldr	r3, [pc, #148]	@ (8003070 <L76_ConvertNMEADegrees+0xb4>)
 8002fda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002fde:	f7fd fc55 	bl	800088c <__aeabi_ddiv>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	4619      	mov	r1, r3
 8002fea:	f7fd fdd5 	bl	8000b98 <__aeabi_d2iz>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	617b      	str	r3, [r7, #20]
	double minutes = val - (degrees * 100); // extract minutes (including fractional part)
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2264      	movs	r2, #100	@ 0x64
 8002ff6:	fb02 f303 	mul.w	r3, r2, r3
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd fab2 	bl	8000564 <__aeabi_i2d>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003008:	f7fd f95e 	bl	80002c8 <__aeabi_dsub>
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double dec_deg = (double) degrees + minutes / 60.0;
 8003014:	6978      	ldr	r0, [r7, #20]
 8003016:	f7fd faa5 	bl	8000564 <__aeabi_i2d>
 800301a:	4680      	mov	r8, r0
 800301c:	4689      	mov	r9, r1
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	4b14      	ldr	r3, [pc, #80]	@ (8003074 <L76_ConvertNMEADegrees+0xb8>)
 8003024:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003028:	f7fd fc30 	bl	800088c <__aeabi_ddiv>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4640      	mov	r0, r8
 8003032:	4649      	mov	r1, r9
 8003034:	f7fd f94a 	bl	80002cc <__adddf3>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (dir == 'S' || dir == 'W') {
 8003040:	78fb      	ldrb	r3, [r7, #3]
 8003042:	2b53      	cmp	r3, #83	@ 0x53
 8003044:	d002      	beq.n	800304c <L76_ConvertNMEADegrees+0x90>
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	2b57      	cmp	r3, #87	@ 0x57
 800304a:	d105      	bne.n	8003058 <L76_ConvertNMEADegrees+0x9c>
		dec_deg = -dec_deg;
 800304c:	6a3c      	ldr	r4, [r7, #32]
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8003054:	e9c7 4508 	strd	r4, r5, [r7, #32]
	}
	return dec_deg;
 8003058:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800305c:	ec43 2b17 	vmov	d7, r2, r3
}
 8003060:	eeb0 0a47 	vmov.f32	s0, s14
 8003064:	eef0 0a67 	vmov.f32	s1, s15
 8003068:	3728      	adds	r7, #40	@ 0x28
 800306a:	46bd      	mov	sp, r7
 800306c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003070:	40590000 	.word	0x40590000
 8003074:	404e0000 	.word	0x404e0000

08003078 <L76_ParseTime>:
 * @param hour [out] Parsed hour.
 * @param min  [out] Parsed minute.
 * @param sec  [out] Parsed seconds (including fractional part).
 */
static void L76_ParseTime(const char *timestr, uint8_t *hour, uint8_t *min,
		float *sec) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	@ 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
	if (strlen(timestr) < 6) {
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7fd f912 	bl	80002b0 <strlen>
 800308c:	4603      	mov	r3, r0
 800308e:	2b05      	cmp	r3, #5
 8003090:	d80b      	bhi.n	80030aa <L76_ParseTime+0x32>
		// Invalid time string
		*hour = *min = 0;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	781a      	ldrb	r2, [r3, #0]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	701a      	strb	r2, [r3, #0]
		*sec = 0.0f;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	e06f      	b.n	800318a <L76_ParseTime+0x112>
		return;
	}
	// Parse hour, minute, second
	char buf[3] = { 0 };
 80030aa:	f107 0310 	add.w	r3, r7, #16
 80030ae:	2100      	movs	r1, #0
 80030b0:	460a      	mov	r2, r1
 80030b2:	801a      	strh	r2, [r3, #0]
 80030b4:	460a      	mov	r2, r1
 80030b6:	709a      	strb	r2, [r3, #2]
	buf[0] = timestr[0];
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	743b      	strb	r3, [r7, #16]
	buf[1] = timestr[1]; // HH
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	3301      	adds	r3, #1
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	747b      	strb	r3, [r7, #17]
	*hour = (uint8_t) atoi(buf);
 80030c6:	f107 0310 	add.w	r3, r7, #16
 80030ca:	4618      	mov	r0, r3
 80030cc:	f00e fe25 	bl	8011d1a <atoi>
 80030d0:	4603      	mov	r3, r0
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	701a      	strb	r2, [r3, #0]
	buf[0] = timestr[2];
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	3302      	adds	r3, #2
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	743b      	strb	r3, [r7, #16]
	buf[1] = timestr[3]; // MM
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	3303      	adds	r3, #3
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	747b      	strb	r3, [r7, #17]
	*min = (uint8_t) atoi(buf);
 80030e8:	f107 0310 	add.w	r3, r7, #16
 80030ec:	4618      	mov	r0, r3
 80030ee:	f00e fe14 	bl	8011d1a <atoi>
 80030f2:	4603      	mov	r3, r0
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	701a      	strb	r2, [r3, #0]
	buf[0] = timestr[4];
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	3304      	adds	r3, #4
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	743b      	strb	r3, [r7, #16]
	buf[1] = timestr[5]; // SS
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	3305      	adds	r3, #5
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	747b      	strb	r3, [r7, #17]
	uint8_t sec_int = (uint8_t) atoi(buf);
 800310a:	f107 0310 	add.w	r3, r7, #16
 800310e:	4618      	mov	r0, r3
 8003110:	f00e fe03 	bl	8011d1a <atoi>
 8003114:	4603      	mov	r3, r0
 8003116:	77fb      	strb	r3, [r7, #31]
	float sec_frac = 0.0f;
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (timestr[6] == '.') {
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3306      	adds	r3, #6
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b2e      	cmp	r3, #46	@ 0x2e
 8003126:	d124      	bne.n	8003172 <L76_ParseTime+0xfa>
		// Fractional part present
		const char *frac_str = timestr + 7;  // part after the decimal point
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	3307      	adds	r3, #7
 800312c:	61bb      	str	r3, [r7, #24]
		if (*frac_str) {
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d01d      	beq.n	8003172 <L76_ParseTime+0xfa>
			int frac_int = atoi(frac_str);
 8003136:	69b8      	ldr	r0, [r7, #24]
 8003138:	f00e fdef 	bl	8011d1a <atoi>
 800313c:	6178      	str	r0, [r7, #20]
			int frac_len = strlen(frac_str);
 800313e:	69b8      	ldr	r0, [r7, #24]
 8003140:	f7fd f8b6 	bl	80002b0 <strlen>
 8003144:	4603      	mov	r3, r0
 8003146:	623b      	str	r3, [r7, #32]
			sec_frac = (float) frac_int;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003152:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			// Divide by 10^frac_len to get the fractional seconds
			while (frac_len-- > 0) {
 8003156:	e007      	b.n	8003168 <L76_ParseTime+0xf0>
				sec_frac /= 10.0f;
 8003158:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800315c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003160:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003164:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			while (frac_len-- > 0) {
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	1e5a      	subs	r2, r3, #1
 800316c:	623a      	str	r2, [r7, #32]
 800316e:	2b00      	cmp	r3, #0
 8003170:	dcf2      	bgt.n	8003158 <L76_ParseTime+0xe0>
			}
		}
	}
	*sec = sec_int + sec_frac;
 8003172:	7ffb      	ldrb	r3, [r7, #31]
 8003174:	ee07 3a90 	vmov	s15, r3
 8003178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800317c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	edc3 7a00 	vstr	s15, [r3]
}
 800318a:	3728      	adds	r7, #40	@ 0x28
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <L76_ParseDate>:
 * @param day   [out] Parsed day.
 * @param month [out] Parsed month.
 * @param year  [out] Parsed year (full year, e.g., 1994 or 2025).
 */
static void L76_ParseDate(const char *datestr, uint8_t *day, uint8_t *month,
		uint16_t *year) {
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
	if (strlen(datestr) != 6) {
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f7fd f886 	bl	80002b0 <strlen>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b06      	cmp	r3, #6
 80031a8:	d00a      	beq.n	80031c0 <L76_ParseDate+0x30>
		*day = *month = 0;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	781a      	ldrb	r2, [r3, #0]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	701a      	strb	r2, [r3, #0]
		*year = 0;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2200      	movs	r2, #0
 80031bc:	801a      	strh	r2, [r3, #0]
 80031be:	e048      	b.n	8003252 <L76_ParseDate+0xc2>
		return;
	}
	char buf[3] = { 0 };
 80031c0:	f107 0314 	add.w	r3, r7, #20
 80031c4:	2100      	movs	r1, #0
 80031c6:	460a      	mov	r2, r1
 80031c8:	801a      	strh	r2, [r3, #0]
 80031ca:	460a      	mov	r2, r1
 80031cc:	709a      	strb	r2, [r3, #2]
	buf[0] = datestr[0];
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	753b      	strb	r3, [r7, #20]
	buf[1] = datestr[1];
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	3301      	adds	r3, #1
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	757b      	strb	r3, [r7, #21]
	*day = (uint8_t) atoi(buf);
 80031dc:	f107 0314 	add.w	r3, r7, #20
 80031e0:	4618      	mov	r0, r3
 80031e2:	f00e fd9a 	bl	8011d1a <atoi>
 80031e6:	4603      	mov	r3, r0
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	701a      	strb	r2, [r3, #0]
	buf[0] = datestr[2];
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3302      	adds	r3, #2
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	753b      	strb	r3, [r7, #20]
	buf[1] = datestr[3];
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3303      	adds	r3, #3
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	757b      	strb	r3, [r7, #21]
	*month = (uint8_t) atoi(buf);
 80031fe:	f107 0314 	add.w	r3, r7, #20
 8003202:	4618      	mov	r0, r3
 8003204:	f00e fd89 	bl	8011d1a <atoi>
 8003208:	4603      	mov	r3, r0
 800320a:	b2da      	uxtb	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	701a      	strb	r2, [r3, #0]
	buf[0] = datestr[4];
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	3304      	adds	r3, #4
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	753b      	strb	r3, [r7, #20]
	buf[1] = datestr[5];
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3305      	adds	r3, #5
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	757b      	strb	r3, [r7, #21]
	uint8_t yy = (uint8_t) atoi(buf);
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	4618      	mov	r0, r3
 8003226:	f00e fd78 	bl	8011d1a <atoi>
 800322a:	4603      	mov	r3, r0
 800322c:	75fb      	strb	r3, [r7, #23]
	// NMEA year is two digits (00-99). Assume 2000-2099 for 00-99 up to 89, and 1900s for 90-99.
	if (yy < 90) {
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	2b59      	cmp	r3, #89	@ 0x59
 8003232:	d807      	bhi.n	8003244 <L76_ParseDate+0xb4>
		*year = 2000 + yy;
 8003234:	7dfb      	ldrb	r3, [r7, #23]
 8003236:	b29b      	uxth	r3, r3
 8003238:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800323c:	b29a      	uxth	r2, r3
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	801a      	strh	r2, [r3, #0]
 8003242:	e006      	b.n	8003252 <L76_ParseDate+0xc2>
	} else {
		*year = 1900 + yy;
 8003244:	7dfb      	ldrb	r3, [r7, #23]
 8003246:	b29b      	uxth	r3, r3
 8003248:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800324c:	b29a      	uxth	r2, r3
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	801a      	strh	r2, [r3, #0]
	}
}
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800325c:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <MX_I2C1_Init+0x74>)
 800325e:	4a1c      	ldr	r2, [pc, #112]	@ (80032d0 <MX_I2C1_Init+0x78>)
 8003260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8003262:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003264:	4a1b      	ldr	r2, [pc, #108]	@ (80032d4 <MX_I2C1_Init+0x7c>)
 8003266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003268:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <MX_I2C1_Init+0x74>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800326e:	4b17      	ldr	r3, [pc, #92]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003270:	2201      	movs	r2, #1
 8003272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003274:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003276:	2200      	movs	r2, #0
 8003278:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800327a:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <MX_I2C1_Init+0x74>)
 800327c:	2200      	movs	r2, #0
 800327e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003280:	4b12      	ldr	r3, [pc, #72]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003282:	2200      	movs	r2, #0
 8003284:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003286:	4b11      	ldr	r3, [pc, #68]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003288:	2200      	movs	r2, #0
 800328a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800328c:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <MX_I2C1_Init+0x74>)
 800328e:	2200      	movs	r2, #0
 8003290:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003292:	480e      	ldr	r0, [pc, #56]	@ (80032cc <MX_I2C1_Init+0x74>)
 8003294:	f003 fc08 	bl	8006aa8 <HAL_I2C_Init>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800329e:	f000 fb5b 	bl	8003958 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032a2:	2100      	movs	r1, #0
 80032a4:	4809      	ldr	r0, [pc, #36]	@ (80032cc <MX_I2C1_Init+0x74>)
 80032a6:	f003 fc9b 	bl	8006be0 <HAL_I2CEx_ConfigAnalogFilter>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80032b0:	f000 fb52 	bl	8003958 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80032b4:	2100      	movs	r1, #0
 80032b6:	4805      	ldr	r0, [pc, #20]	@ (80032cc <MX_I2C1_Init+0x74>)
 80032b8:	f003 fcdd 	bl	8006c76 <HAL_I2CEx_ConfigDigitalFilter>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80032c2:	f000 fb49 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80032c6:	bf00      	nop
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20002b14 	.word	0x20002b14
 80032d0:	40005400 	.word	0x40005400
 80032d4:	00c0eaff 	.word	0x00c0eaff

080032d8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <MX_I2C3_Init+0x74>)
 80032de:	4a1c      	ldr	r2, [pc, #112]	@ (8003350 <MX_I2C3_Init+0x78>)
 80032e0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <MX_I2C3_Init+0x74>)
 80032e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003354 <MX_I2C3_Init+0x7c>)
 80032e6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80032e8:	4b18      	ldr	r3, [pc, #96]	@ (800334c <MX_I2C3_Init+0x74>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032ee:	4b17      	ldr	r3, [pc, #92]	@ (800334c <MX_I2C3_Init+0x74>)
 80032f0:	2201      	movs	r2, #1
 80032f2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032f4:	4b15      	ldr	r3, [pc, #84]	@ (800334c <MX_I2C3_Init+0x74>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80032fa:	4b14      	ldr	r3, [pc, #80]	@ (800334c <MX_I2C3_Init+0x74>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003300:	4b12      	ldr	r3, [pc, #72]	@ (800334c <MX_I2C3_Init+0x74>)
 8003302:	2200      	movs	r2, #0
 8003304:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003306:	4b11      	ldr	r3, [pc, #68]	@ (800334c <MX_I2C3_Init+0x74>)
 8003308:	2200      	movs	r2, #0
 800330a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <MX_I2C3_Init+0x74>)
 800330e:	2200      	movs	r2, #0
 8003310:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003312:	480e      	ldr	r0, [pc, #56]	@ (800334c <MX_I2C3_Init+0x74>)
 8003314:	f003 fbc8 	bl	8006aa8 <HAL_I2C_Init>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800331e:	f000 fb1b 	bl	8003958 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003322:	2100      	movs	r1, #0
 8003324:	4809      	ldr	r0, [pc, #36]	@ (800334c <MX_I2C3_Init+0x74>)
 8003326:	f003 fc5b 	bl	8006be0 <HAL_I2CEx_ConfigAnalogFilter>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8003330:	f000 fb12 	bl	8003958 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003334:	2100      	movs	r1, #0
 8003336:	4805      	ldr	r0, [pc, #20]	@ (800334c <MX_I2C3_Init+0x74>)
 8003338:	f003 fc9d 	bl	8006c76 <HAL_I2CEx_ConfigDigitalFilter>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8003342:	f000 fb09 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20002b68 	.word	0x20002b68
 8003350:	40005c00 	.word	0x40005c00
 8003354:	00c0eaff 	.word	0x00c0eaff

08003358 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b0ac      	sub	sp, #176	@ 0xb0
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003360:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	60da      	str	r2, [r3, #12]
 800336e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003370:	f107 0318 	add.w	r3, r7, #24
 8003374:	2284      	movs	r2, #132	@ 0x84
 8003376:	2100      	movs	r1, #0
 8003378:	4618      	mov	r0, r3
 800337a:	f010 fa5f 	bl	801383c <memset>
  if(i2cHandle->Instance==I2C1)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a44      	ldr	r2, [pc, #272]	@ (8003494 <HAL_I2C_MspInit+0x13c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d13d      	bne.n	8003404 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003388:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800338c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800338e:	2300      	movs	r3, #0
 8003390:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003392:	f107 0318 	add.w	r3, r7, #24
 8003396:	4618      	mov	r0, r3
 8003398:	f004 fdaa 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80033a2:	f000 fad9 	bl	8003958 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	4a3b      	ldr	r2, [pc, #236]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033ac:	f043 0302 	orr.w	r3, r3, #2
 80033b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b2:	4b39      	ldr	r3, [pc, #228]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80033be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80033c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033c6:	2312      	movs	r3, #18
 80033c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033cc:	2301      	movs	r3, #1
 80033ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d2:	2300      	movs	r3, #0
 80033d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033d8:	2304      	movs	r3, #4
 80033da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80033e2:	4619      	mov	r1, r3
 80033e4:	482d      	ldr	r0, [pc, #180]	@ (800349c <HAL_I2C_MspInit+0x144>)
 80033e6:	f003 f981 	bl	80066ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	4a2a      	ldr	r2, [pc, #168]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033f6:	4b28      	ldr	r3, [pc, #160]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8003402:	e042      	b.n	800348a <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a25      	ldr	r2, [pc, #148]	@ (80034a0 <HAL_I2C_MspInit+0x148>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d13d      	bne.n	800348a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800340e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003412:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003414:	2300      	movs	r3, #0
 8003416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800341a:	f107 0318 	add.w	r3, r7, #24
 800341e:	4618      	mov	r0, r3
 8003420:	f004 fd66 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800342a:	f000 fa95 	bl	8003958 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800342e:	4b1a      	ldr	r3, [pc, #104]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	4a19      	ldr	r2, [pc, #100]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 8003434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003438:	6313      	str	r3, [r2, #48]	@ 0x30
 800343a:	4b17      	ldr	r3, [pc, #92]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003446:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800344a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800344e:	2312      	movs	r3, #18
 8003450:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003454:	2301      	movs	r3, #1
 8003456:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800345a:	2303      	movs	r3, #3
 800345c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003460:	2304      	movs	r3, #4
 8003462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003466:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800346a:	4619      	mov	r1, r3
 800346c:	480d      	ldr	r0, [pc, #52]	@ (80034a4 <HAL_I2C_MspInit+0x14c>)
 800346e:	f003 f93d 	bl	80066ec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003472:	4b09      	ldr	r3, [pc, #36]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	4a08      	ldr	r2, [pc, #32]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 8003478:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800347c:	6413      	str	r3, [r2, #64]	@ 0x40
 800347e:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <HAL_I2C_MspInit+0x140>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003486:	60bb      	str	r3, [r7, #8]
 8003488:	68bb      	ldr	r3, [r7, #8]
}
 800348a:	bf00      	nop
 800348c:	37b0      	adds	r7, #176	@ 0xb0
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40005400 	.word	0x40005400
 8003498:	40023800 	.word	0x40023800
 800349c:	40020400 	.word	0x40020400
 80034a0:	40005c00 	.word	0x40005c00
 80034a4:	40021c00 	.word	0x40021c00

080034a8 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08e      	sub	sp, #56	@ 0x38
 80034ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	2234      	movs	r2, #52	@ 0x34
 80034b2:	2100      	movs	r1, #0
 80034b4:	4618      	mov	r0, r3
 80034b6:	f010 f9c1 	bl	801383c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80034ba:	4b3a      	ldr	r3, [pc, #232]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034bc:	4a3a      	ldr	r2, [pc, #232]	@ (80035a8 <MX_LTDC_Init+0x100>)
 80034be:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80034c0:	4b38      	ldr	r3, [pc, #224]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80034c6:	4b37      	ldr	r3, [pc, #220]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80034cc:	4b35      	ldr	r3, [pc, #212]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80034d2:	4b34      	ldr	r3, [pc, #208]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80034d8:	4b32      	ldr	r3, [pc, #200]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034da:	2228      	movs	r2, #40	@ 0x28
 80034dc:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80034de:	4b31      	ldr	r3, [pc, #196]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034e0:	2209      	movs	r2, #9
 80034e2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80034e4:	4b2f      	ldr	r3, [pc, #188]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034e6:	2235      	movs	r2, #53	@ 0x35
 80034e8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80034ea:	4b2e      	ldr	r3, [pc, #184]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034ec:	220b      	movs	r2, #11
 80034ee:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80034f0:	4b2c      	ldr	r3, [pc, #176]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034f2:	f240 2215 	movw	r2, #533	@ 0x215
 80034f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80034f8:	4b2a      	ldr	r3, [pc, #168]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 80034fa:	f240 121b 	movw	r2, #283	@ 0x11b
 80034fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8003500:	4b28      	ldr	r3, [pc, #160]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 8003502:	f240 2235 	movw	r2, #565	@ 0x235
 8003506:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8003508:	4b26      	ldr	r3, [pc, #152]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 800350a:	f240 121d 	movw	r2, #285	@ 0x11d
 800350e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8003510:	4b24      	ldr	r3, [pc, #144]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8003518:	4b22      	ldr	r3, [pc, #136]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8003520:	4b20      	ldr	r3, [pc, #128]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8003528:	481e      	ldr	r0, [pc, #120]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 800352a:	f003 fbf0 	bl	8006d0e <HAL_LTDC_Init>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8003534:	f000 fa10 	bl	8003958 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 800353c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8003540:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8003542:	2300      	movs	r3, #0
 8003544:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8003546:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800354a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800354c:	2302      	movs	r3, #2
 800354e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8003550:	23ff      	movs	r3, #255	@ 0xff
 8003552:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003558:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800355c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800355e:	2307      	movs	r3, #7
 8003560:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8003562:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8003566:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8003568:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800356c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 800356e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003572:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800357a:	2300      	movs	r3, #0
 800357c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8003586:	1d3b      	adds	r3, r7, #4
 8003588:	2200      	movs	r2, #0
 800358a:	4619      	mov	r1, r3
 800358c:	4805      	ldr	r0, [pc, #20]	@ (80035a4 <MX_LTDC_Init+0xfc>)
 800358e:	f003 fd1d 	bl	8006fcc <HAL_LTDC_ConfigLayer>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8003598:	f000 f9de 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800359c:	bf00      	nop
 800359e:	3738      	adds	r7, #56	@ 0x38
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20002bbc 	.word	0x20002bbc
 80035a8:	40016800 	.word	0x40016800

080035ac <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b08e      	sub	sp, #56	@ 0x38
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	609a      	str	r2, [r3, #8]
 80035c0:	60da      	str	r2, [r3, #12]
 80035c2:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a55      	ldr	r2, [pc, #340]	@ (8003720 <HAL_LTDC_MspInit+0x174>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	f040 80a3 	bne.w	8003716 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80035d0:	4b54      	ldr	r3, [pc, #336]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	4a53      	ldr	r2, [pc, #332]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035da:	6453      	str	r3, [r2, #68]	@ 0x44
 80035dc:	4b51      	ldr	r3, [pc, #324]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035e4:	623b      	str	r3, [r7, #32]
 80035e6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80035e8:	4b4e      	ldr	r3, [pc, #312]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035ee:	f043 0310 	orr.w	r3, r3, #16
 80035f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 80035f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	61fb      	str	r3, [r7, #28]
 80035fe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003600:	4b48      	ldr	r3, [pc, #288]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003604:	4a47      	ldr	r2, [pc, #284]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003606:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800360a:	6313      	str	r3, [r2, #48]	@ 0x30
 800360c:	4b45      	ldr	r3, [pc, #276]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800360e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003610:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003614:	61bb      	str	r3, [r7, #24]
 8003616:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003618:	4b42      	ldr	r3, [pc, #264]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800361a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361c:	4a41      	ldr	r2, [pc, #260]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800361e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003622:	6313      	str	r3, [r2, #48]	@ 0x30
 8003624:	4b3f      	ldr	r3, [pc, #252]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003630:	4b3c      	ldr	r3, [pc, #240]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003634:	4a3b      	ldr	r2, [pc, #236]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800363a:	6313      	str	r3, [r2, #48]	@ 0x30
 800363c:	4b39      	ldr	r3, [pc, #228]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800363e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003644:	613b      	str	r3, [r7, #16]
 8003646:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003648:	4b36      	ldr	r3, [pc, #216]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800364a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364c:	4a35      	ldr	r2, [pc, #212]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 800364e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003652:	6313      	str	r3, [r2, #48]	@ 0x30
 8003654:	4b33      	ldr	r3, [pc, #204]	@ (8003724 <HAL_LTDC_MspInit+0x178>)
 8003656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8003660:	2310      	movs	r3, #16
 8003662:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003664:	2302      	movs	r3, #2
 8003666:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003668:	2300      	movs	r3, #0
 800366a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800366c:	2300      	movs	r3, #0
 800366e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003670:	230e      	movs	r3, #14
 8003672:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8003674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003678:	4619      	mov	r1, r3
 800367a:	482b      	ldr	r0, [pc, #172]	@ (8003728 <HAL_LTDC_MspInit+0x17c>)
 800367c:	f003 f836 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003680:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8003684:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003686:	2302      	movs	r3, #2
 8003688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	2300      	movs	r3, #0
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368e:	2300      	movs	r3, #0
 8003690:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003692:	230e      	movs	r3, #14
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8003696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800369a:	4619      	mov	r1, r3
 800369c:	4823      	ldr	r0, [pc, #140]	@ (800372c <HAL_LTDC_MspInit+0x180>)
 800369e:	f003 f825 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80036a2:	23f7      	movs	r3, #247	@ 0xf7
 80036a4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a6:	2302      	movs	r3, #2
 80036a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036aa:	2300      	movs	r3, #0
 80036ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ae:	2300      	movs	r3, #0
 80036b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80036b2:	230e      	movs	r3, #14
 80036b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80036b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036ba:	4619      	mov	r1, r3
 80036bc:	481c      	ldr	r0, [pc, #112]	@ (8003730 <HAL_LTDC_MspInit+0x184>)
 80036be:	f003 f815 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80036c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c8:	2302      	movs	r3, #2
 80036ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036cc:	2300      	movs	r3, #0
 80036ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d0:	2300      	movs	r3, #0
 80036d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80036d4:	2309      	movs	r3, #9
 80036d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80036d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036dc:	4619      	mov	r1, r3
 80036de:	4815      	ldr	r0, [pc, #84]	@ (8003734 <HAL_LTDC_MspInit+0x188>)
 80036e0:	f003 f804 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80036e4:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80036e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ea:	2302      	movs	r3, #2
 80036ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f2:	2300      	movs	r3, #0
 80036f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80036f6:	230e      	movs	r3, #14
 80036f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80036fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036fe:	4619      	mov	r1, r3
 8003700:	480d      	ldr	r0, [pc, #52]	@ (8003738 <HAL_LTDC_MspInit+0x18c>)
 8003702:	f002 fff3 	bl	80066ec <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003706:	2200      	movs	r2, #0
 8003708:	2105      	movs	r1, #5
 800370a:	2058      	movs	r0, #88	@ 0x58
 800370c:	f001 fff2 	bl	80056f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003710:	2058      	movs	r0, #88	@ 0x58
 8003712:	f002 f80b 	bl	800572c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8003716:	bf00      	nop
 8003718:	3738      	adds	r7, #56	@ 0x38
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40016800 	.word	0x40016800
 8003724:	40023800 	.word	0x40023800
 8003728:	40021000 	.word	0x40021000
 800372c:	40022400 	.word	0x40022400
 8003730:	40022800 	.word	0x40022800
 8003734:	40021800 	.word	0x40021800
 8003738:	40022000 	.word	0x40022000

0800373c <__io_putchar>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int __io_putchar(int ch)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8003744:	1d39      	adds	r1, r7, #4
 8003746:	f04f 33ff 	mov.w	r3, #4294967295
 800374a:	2201      	movs	r2, #1
 800374c:	4803      	ldr	r0, [pc, #12]	@ (800375c <__io_putchar+0x20>)
 800374e:	f009 f885 	bl	800c85c <HAL_UART_Transmit>
    return ch;
 8003752:	687b      	ldr	r3, [r7, #4]
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	20003128 	.word	0x20003128

08003760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003764:	f001 fc25 	bl	8004fb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003768:	f000 f840 	bl	80037ec <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800376c:	f000 f8b0 	bl	80038d0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003770:	f7fe fd5a 	bl	8002228 <MX_GPIO_Init>
  MX_ADC3_Init();
 8003774:	f7fe f82e 	bl	80017d4 <MX_ADC3_Init>
  MX_CRC_Init();
 8003778:	f7fe f8be 	bl	80018f8 <MX_CRC_Init>
  MX_DCMI_Init();
 800377c:	f7fe f8fe 	bl	800197c <MX_DCMI_Init>
  MX_DMA2D_Init();
 8003780:	f7fe f9ee 	bl	8001b60 <MX_DMA2D_Init>
  MX_ETH_Init();
 8003784:	f7fe fa44 	bl	8001c10 <MX_ETH_Init>
  MX_FMC_Init();
 8003788:	f7fe fb28 	bl	8001ddc <MX_FMC_Init>
  MX_I2C1_Init();
 800378c:	f7ff fd64 	bl	8003258 <MX_I2C1_Init>
  MX_I2C3_Init();
 8003790:	f7ff fda2 	bl	80032d8 <MX_I2C3_Init>
  MX_LTDC_Init();
 8003794:	f7ff fe88 	bl	80034a8 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8003798:	f000 f8e4 	bl	8003964 <MX_QUADSPI_Init>
  MX_RTC_Init();
 800379c:	f000 f99e 	bl	8003adc <MX_RTC_Init>
  MX_SAI2_Init();
 80037a0:	f000 fa6e 	bl	8003c80 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80037a4:	f000 fb7e 	bl	8003ea4 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80037a8:	f000 fc00 	bl	8003fac <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80037ac:	f000 fc92 	bl	80040d4 <MX_SPI2_Init>
  MX_TIM1_Init();
 80037b0:	f000 feee 	bl	8004590 <MX_TIM1_Init>
  MX_TIM2_Init();
 80037b4:	f000 ff98 	bl	80046e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80037b8:	f001 f80c 	bl	80047d4 <MX_TIM3_Init>
  MX_TIM5_Init();
 80037bc:	f001 f882 	bl	80048c4 <MX_TIM5_Init>
  MX_TIM8_Init();
 80037c0:	f001 f8ce 	bl	8004960 <MX_TIM8_Init>
  MX_TIM12_Init();
 80037c4:	f001 f920 	bl	8004a08 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80037c8:	f001 fa9a 	bl	8004d00 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80037cc:	f001 fac8 	bl	8004d60 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80037d0:	f00b f922 	bl	800ea18 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UART_Receive_IT(&huart6, &rx, 1);
//  const char *msg = "STM32 OK\r\n";
//  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
  printf("stm32 started.\r\n");
 80037d4:	4804      	ldr	r0, [pc, #16]	@ (80037e8 <main+0x88>)
 80037d6:	f00f ff1b 	bl	8013610 <puts>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80037da:	f7fe fc1d 	bl	8002018 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80037de:	f00b fbf0 	bl	800efc2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80037e2:	bf00      	nop
 80037e4:	e7fd      	b.n	80037e2 <main+0x82>
 80037e6:	bf00      	nop
 80037e8:	08016714 	.word	0x08016714

080037ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b094      	sub	sp, #80	@ 0x50
 80037f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037f2:	f107 0320 	add.w	r3, r7, #32
 80037f6:	2230      	movs	r2, #48	@ 0x30
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f010 f81e 	bl	801383c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003800:	f107 030c 	add.w	r3, r7, #12
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	605a      	str	r2, [r3, #4]
 800380a:	609a      	str	r2, [r3, #8]
 800380c:	60da      	str	r2, [r3, #12]
 800380e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003810:	f003 fd90 	bl	8007334 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003814:	4b2c      	ldr	r3, [pc, #176]	@ (80038c8 <SystemClock_Config+0xdc>)
 8003816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003818:	4a2b      	ldr	r2, [pc, #172]	@ (80038c8 <SystemClock_Config+0xdc>)
 800381a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800381e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003820:	4b29      	ldr	r3, [pc, #164]	@ (80038c8 <SystemClock_Config+0xdc>)
 8003822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003828:	60bb      	str	r3, [r7, #8]
 800382a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800382c:	4b27      	ldr	r3, [pc, #156]	@ (80038cc <SystemClock_Config+0xe0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a26      	ldr	r2, [pc, #152]	@ (80038cc <SystemClock_Config+0xe0>)
 8003832:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	4b24      	ldr	r3, [pc, #144]	@ (80038cc <SystemClock_Config+0xe0>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003840:	607b      	str	r3, [r7, #4]
 8003842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003844:	2309      	movs	r3, #9
 8003846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003848:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800384e:	2301      	movs	r3, #1
 8003850:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003852:	2302      	movs	r3, #2
 8003854:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003856:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800385a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800385c:	2319      	movs	r3, #25
 800385e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8003860:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003864:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003866:	2302      	movs	r3, #2
 8003868:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800386a:	2309      	movs	r3, #9
 800386c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800386e:	f107 0320 	add.w	r3, r7, #32
 8003872:	4618      	mov	r0, r3
 8003874:	f003 fe80 	bl	8007578 <HAL_RCC_OscConfig>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800387e:	f000 f86b 	bl	8003958 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003882:	f003 fd67 	bl	8007354 <HAL_PWREx_EnableOverDrive>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800388c:	f000 f864 	bl	8003958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003890:	230f      	movs	r3, #15
 8003892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003894:	2302      	movs	r3, #2
 8003896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800389c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80038a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	2106      	movs	r1, #6
 80038ae:	4618      	mov	r0, r3
 80038b0:	f004 f906 	bl	8007ac0 <HAL_RCC_ClockConfig>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80038ba:	f000 f84d 	bl	8003958 <Error_Handler>
  }
}
 80038be:	bf00      	nop
 80038c0:	3750      	adds	r7, #80	@ 0x50
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40007000 	.word	0x40007000

080038d0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b0a2      	sub	sp, #136	@ 0x88
 80038d4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2284      	movs	r2, #132	@ 0x84
 80038da:	2100      	movs	r1, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	f00f ffad 	bl	801383c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80038e2:	4b13      	ldr	r3, [pc, #76]	@ (8003930 <PeriphCommonClock_Config+0x60>)
 80038e4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80038e6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80038ea:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80038ec:	2305      	movs	r3, #5
 80038ee:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80038f0:	2302      	movs	r3, #2
 80038f2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80038f4:	2303      	movs	r3, #3
 80038f6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80038f8:	2301      	movs	r3, #1
 80038fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80038fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003900:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8003902:	2300      	movs	r3, #0
 8003904:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8003906:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800390a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800390e:	2300      	movs	r3, #0
 8003910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003914:	1d3b      	adds	r3, r7, #4
 8003916:	4618      	mov	r0, r3
 8003918:	f004 faea 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8003922:	f000 f819 	bl	8003958 <Error_Handler>
  }
}
 8003926:	bf00      	nop
 8003928:	3788      	adds	r7, #136	@ 0x88
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	00b00008 	.word	0x00b00008

08003934 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a04      	ldr	r2, [pc, #16]	@ (8003954 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d101      	bne.n	800394a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003946:	f001 fb41 	bl	8004fcc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40001000 	.word	0x40001000

08003958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800395c:	b672      	cpsid	i
}
 800395e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <Error_Handler+0x8>

08003964 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8003968:	4b12      	ldr	r3, [pc, #72]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 800396a:	4a13      	ldr	r2, [pc, #76]	@ (80039b8 <MX_QUADSPI_Init+0x54>)
 800396c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800396e:	4b11      	ldr	r3, [pc, #68]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003970:	2201      	movs	r2, #1
 8003972:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8003974:	4b0f      	ldr	r3, [pc, #60]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003976:	2204      	movs	r2, #4
 8003978:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800397a:	4b0e      	ldr	r3, [pc, #56]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 800397c:	2210      	movs	r2, #16
 800397e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8003980:	4b0c      	ldr	r3, [pc, #48]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003982:	2218      	movs	r2, #24
 8003984:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8003986:	4b0b      	ldr	r3, [pc, #44]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003988:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 800398c:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800398e:	4b09      	ldr	r3, [pc, #36]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003990:	2200      	movs	r2, #0
 8003992:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8003994:	4b07      	ldr	r3, [pc, #28]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 8003996:	2200      	movs	r2, #0
 8003998:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800399a:	4b06      	ldr	r3, [pc, #24]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 800399c:	2200      	movs	r2, #0
 800399e:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80039a0:	4804      	ldr	r0, [pc, #16]	@ (80039b4 <MX_QUADSPI_Init+0x50>)
 80039a2:	f003 fd27 	bl	80073f4 <HAL_QSPI_Init>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80039ac:	f7ff ffd4 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80039b0:	bf00      	nop
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20002c64 	.word	0x20002c64
 80039b8:	a0001000 	.word	0xa0001000

080039bc <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b08c      	sub	sp, #48	@ 0x30
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c4:	f107 031c 	add.w	r3, r7, #28
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	605a      	str	r2, [r3, #4]
 80039ce:	609a      	str	r2, [r3, #8]
 80039d0:	60da      	str	r2, [r3, #12]
 80039d2:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ac8 <HAL_QSPI_MspInit+0x10c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d170      	bne.n	8003ac0 <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80039de:	4b3b      	ldr	r3, [pc, #236]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 80039e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039e2:	4a3a      	ldr	r2, [pc, #232]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 80039e4:	f043 0302 	orr.w	r3, r3, #2
 80039e8:	6393      	str	r3, [r2, #56]	@ 0x38
 80039ea:	4b38      	ldr	r3, [pc, #224]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 80039ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	61bb      	str	r3, [r7, #24]
 80039f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80039f6:	4b35      	ldr	r3, [pc, #212]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	4a34      	ldr	r2, [pc, #208]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 80039fc:	f043 0310 	orr.w	r3, r3, #16
 8003a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a02:	4b32      	ldr	r3, [pc, #200]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a06:	f003 0310 	and.w	r3, r3, #16
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	4a2e      	ldr	r2, [pc, #184]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a14:	f043 0302 	orr.w	r3, r3, #2
 8003a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a26:	4b29      	ldr	r3, [pc, #164]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	4a28      	ldr	r2, [pc, #160]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a2c:	f043 0308 	orr.w	r3, r3, #8
 8003a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a32:	4b26      	ldr	r3, [pc, #152]	@ (8003acc <HAL_QSPI_MspInit+0x110>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8003a3e:	2304      	movs	r3, #4
 8003a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a4e:	2309      	movs	r3, #9
 8003a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8003a52:	f107 031c 	add.w	r3, r7, #28
 8003a56:	4619      	mov	r1, r3
 8003a58:	481d      	ldr	r0, [pc, #116]	@ (8003ad0 <HAL_QSPI_MspInit+0x114>)
 8003a5a:	f002 fe47 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8003a5e:	2340      	movs	r3, #64	@ 0x40
 8003a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a62:	2302      	movs	r3, #2
 8003a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003a6e:	230a      	movs	r3, #10
 8003a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8003a72:	f107 031c 	add.w	r3, r7, #28
 8003a76:	4619      	mov	r1, r3
 8003a78:	4816      	ldr	r0, [pc, #88]	@ (8003ad4 <HAL_QSPI_MspInit+0x118>)
 8003a7a:	f002 fe37 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a7e:	2304      	movs	r3, #4
 8003a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a82:	2302      	movs	r3, #2
 8003a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003a8e:	2309      	movs	r3, #9
 8003a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a92:	f107 031c 	add.w	r3, r7, #28
 8003a96:	4619      	mov	r1, r3
 8003a98:	480e      	ldr	r0, [pc, #56]	@ (8003ad4 <HAL_QSPI_MspInit+0x118>)
 8003a9a:	f002 fe27 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8003a9e:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8003aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aac:	2303      	movs	r3, #3
 8003aae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8003ab0:	2309      	movs	r3, #9
 8003ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ab4:	f107 031c 	add.w	r3, r7, #28
 8003ab8:	4619      	mov	r1, r3
 8003aba:	4807      	ldr	r0, [pc, #28]	@ (8003ad8 <HAL_QSPI_MspInit+0x11c>)
 8003abc:	f002 fe16 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8003ac0:	bf00      	nop
 8003ac2:	3730      	adds	r7, #48	@ 0x30
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	a0001000 	.word	0xa0001000
 8003acc:	40023800 	.word	0x40023800
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40020400 	.word	0x40020400
 8003ad8:	40020c00 	.word	0x40020c00

08003adc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b090      	sub	sp, #64	@ 0x40
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003ae2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	605a      	str	r2, [r3, #4]
 8003aec:	609a      	str	r2, [r3, #8]
 8003aee:	60da      	str	r2, [r3, #12]
 8003af0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003af2:	2300      	movs	r3, #0
 8003af4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8003af6:	463b      	mov	r3, r7
 8003af8:	2228      	movs	r2, #40	@ 0x28
 8003afa:	2100      	movs	r1, #0
 8003afc:	4618      	mov	r0, r3
 8003afe:	f00f fe9d 	bl	801383c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003b02:	4b46      	ldr	r3, [pc, #280]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b04:	4a46      	ldr	r2, [pc, #280]	@ (8003c20 <MX_RTC_Init+0x144>)
 8003b06:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003b08:	4b44      	ldr	r3, [pc, #272]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003b0e:	4b43      	ldr	r3, [pc, #268]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b10:	227f      	movs	r2, #127	@ 0x7f
 8003b12:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003b14:	4b41      	ldr	r3, [pc, #260]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b16:	22ff      	movs	r2, #255	@ 0xff
 8003b18:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003b1a:	4b40      	ldr	r3, [pc, #256]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003b20:	4b3e      	ldr	r3, [pc, #248]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003b26:	4b3d      	ldr	r3, [pc, #244]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003b2c:	483b      	ldr	r0, [pc, #236]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b2e:	f004 ff0f 	bl	8008950 <HAL_RTC_Init>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003b38:	f7ff ff0e 	bl	8003958 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8003b42:	2300      	movs	r3, #0
 8003b44:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003b52:	2300      	movs	r3, #0
 8003b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003b56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	482f      	ldr	r0, [pc, #188]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b60:	f004 ff78 	bl	8008a54 <HAL_RTC_SetTime>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003b6a:	f7ff fef5 	bl	8003958 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8003b74:	2301      	movs	r3, #1
 8003b76:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8003b80:	2300      	movs	r3, #0
 8003b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003b86:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4823      	ldr	r0, [pc, #140]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003b90:	f004 fffa 	bl	8008b88 <HAL_RTC_SetDate>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8003b9a:	f7ff fedd 	bl	8003958 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8003bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003bce:	463b      	mov	r3, r7
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4811      	ldr	r0, [pc, #68]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003bd6:	f005 f85b 	bl	8008c90 <HAL_RTC_SetAlarm>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8003be0:	f7ff feba 	bl	8003958 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8003be4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003be8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003bea:	463b      	mov	r3, r7
 8003bec:	2201      	movs	r2, #1
 8003bee:	4619      	mov	r1, r3
 8003bf0:	480a      	ldr	r0, [pc, #40]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003bf2:	f005 f84d 	bl	8008c90 <HAL_RTC_SetAlarm>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8003bfc:	f7ff feac 	bl	8003958 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8003c00:	2202      	movs	r2, #2
 8003c02:	2100      	movs	r1, #0
 8003c04:	4805      	ldr	r0, [pc, #20]	@ (8003c1c <MX_RTC_Init+0x140>)
 8003c06:	f005 fa0d 	bl	8009024 <HAL_RTCEx_SetTimeStamp>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8003c10:	f7ff fea2 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003c14:	bf00      	nop
 8003c16:	3740      	adds	r7, #64	@ 0x40
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	20002cb0 	.word	0x20002cb0
 8003c20:	40002800 	.word	0x40002800

08003c24 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b0a4      	sub	sp, #144	@ 0x90
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c2c:	f107 030c 	add.w	r3, r7, #12
 8003c30:	2284      	movs	r2, #132	@ 0x84
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f00f fe01 	bl	801383c <memset>
  if(rtcHandle->Instance==RTC)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a0e      	ldr	r2, [pc, #56]	@ (8003c78 <HAL_RTC_MspInit+0x54>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d114      	bne.n	8003c6e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003c44:	2320      	movs	r3, #32
 8003c46:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003c48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c4e:	f107 030c 	add.w	r3, r7, #12
 8003c52:	4618      	mov	r0, r3
 8003c54:	f004 f94c 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003c5e:	f7ff fe7b 	bl	8003958 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003c62:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_RTC_MspInit+0x58>)
 8003c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <HAL_RTC_MspInit+0x58>)
 8003c68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c6c:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003c6e:	bf00      	nop
 8003c70:	3790      	adds	r7, #144	@ 0x90
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40002800 	.word	0x40002800
 8003c7c:	40023800 	.word	0x40023800

08003c80 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8003c84:	4b4d      	ldr	r3, [pc, #308]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003c86:	4a4e      	ldr	r2, [pc, #312]	@ (8003dc0 <MX_SAI2_Init+0x140>)
 8003c88:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8003c8a:	4b4c      	ldr	r3, [pc, #304]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003c90:	4b4a      	ldr	r3, [pc, #296]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8003c96:	4b49      	ldr	r3, [pc, #292]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003c98:	2240      	movs	r2, #64	@ 0x40
 8003c9a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003c9c:	4b47      	ldr	r3, [pc, #284]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003ca2:	4b46      	ldr	r3, [pc, #280]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8003ca8:	4b44      	ldr	r3, [pc, #272]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003cae:	4b43      	ldr	r3, [pc, #268]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003cb4:	4b41      	ldr	r3, [pc, #260]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003cba:	4b40      	ldr	r3, [pc, #256]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8003cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cc2:	4a40      	ldr	r2, [pc, #256]	@ (8003dc4 <MX_SAI2_Init+0x144>)
 8003cc4:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8003ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003cd8:	4b38      	ldr	r3, [pc, #224]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8003cde:	4b37      	ldr	r3, [pc, #220]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8003ce4:	4b35      	ldr	r3, [pc, #212]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8003cea:	4b34      	ldr	r3, [pc, #208]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003cf0:	4b32      	ldr	r3, [pc, #200]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003cf6:	4b31      	ldr	r3, [pc, #196]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8003cfc:	4b2f      	ldr	r3, [pc, #188]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003d02:	4b2e      	ldr	r3, [pc, #184]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8003d08:	4b2c      	ldr	r3, [pc, #176]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8003d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8003d14:	4829      	ldr	r0, [pc, #164]	@ (8003dbc <MX_SAI2_Init+0x13c>)
 8003d16:	f005 f9ed 	bl	80090f4 <HAL_SAI_Init>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8003d20:	f7ff fe1a 	bl	8003958 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8003d24:	4b28      	ldr	r3, [pc, #160]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d26:	4a29      	ldr	r2, [pc, #164]	@ (8003dcc <MX_SAI2_Init+0x14c>)
 8003d28:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8003d2a:	4b27      	ldr	r3, [pc, #156]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8003d30:	4b25      	ldr	r3, [pc, #148]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d32:	2203      	movs	r2, #3
 8003d34:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8003d36:	4b24      	ldr	r3, [pc, #144]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d38:	2240      	movs	r2, #64	@ 0x40
 8003d3a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003d3c:	4b22      	ldr	r3, [pc, #136]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003d42:	4b21      	ldr	r3, [pc, #132]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8003d48:	4b1f      	ldr	r3, [pc, #124]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003d54:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8003d60:	4b19      	ldr	r3, [pc, #100]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8003d66:	4b18      	ldr	r3, [pc, #96]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003d6c:	4b16      	ldr	r3, [pc, #88]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8003d72:	4b15      	ldr	r3, [pc, #84]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d74:	2208      	movs	r2, #8
 8003d76:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8003d78:	4b13      	ldr	r3, [pc, #76]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8003d7e:	4b12      	ldr	r3, [pc, #72]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003d84:	4b10      	ldr	r3, [pc, #64]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8003d90:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003d96:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8003d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003d9e:	2201      	movs	r2, #1
 8003da0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8003da2:	4b09      	ldr	r3, [pc, #36]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8003da8:	4807      	ldr	r0, [pc, #28]	@ (8003dc8 <MX_SAI2_Init+0x148>)
 8003daa:	f005 f9a3 	bl	80090f4 <HAL_SAI_Init>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8003db4:	f7ff fdd0 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8003db8:	bf00      	nop
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	20002cd0 	.word	0x20002cd0
 8003dc0:	40015c04 	.word	0x40015c04
 8003dc4:	0002ee00 	.word	0x0002ee00
 8003dc8:	20002d54 	.word	0x20002d54
 8003dcc:	40015c24 	.word	0x40015c24

08003dd0 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b08a      	sub	sp, #40	@ 0x28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a2b      	ldr	r2, [pc, #172]	@ (8003e8c <HAL_SAI_MspInit+0xbc>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d124      	bne.n	8003e2c <HAL_SAI_MspInit+0x5c>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8003de2:	4b2b      	ldr	r3, [pc, #172]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10b      	bne.n	8003e02 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003dea:	4b2a      	ldr	r3, [pc, #168]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	4a29      	ldr	r2, [pc, #164]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003df0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003df6:	4b27      	ldr	r3, [pc, #156]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dfe:	613b      	str	r3, [r7, #16]
 8003e00:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8003e02:	4b23      	ldr	r3, [pc, #140]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3301      	adds	r3, #1
 8003e08:	4a21      	ldr	r2, [pc, #132]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003e0a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8003e0c:	23f0      	movs	r3, #240	@ 0xf0
 8003e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e10:	2302      	movs	r3, #2
 8003e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e14:	2300      	movs	r3, #0
 8003e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003e1c:	230a      	movs	r3, #10
 8003e1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003e20:	f107 0314 	add.w	r3, r7, #20
 8003e24:	4619      	mov	r1, r3
 8003e26:	481c      	ldr	r0, [pc, #112]	@ (8003e98 <HAL_SAI_MspInit+0xc8>)
 8003e28:	f002 fc60 	bl	80066ec <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a1a      	ldr	r2, [pc, #104]	@ (8003e9c <HAL_SAI_MspInit+0xcc>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d125      	bne.n	8003e82 <HAL_SAI_MspInit+0xb2>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8003e36:	4b16      	ldr	r3, [pc, #88]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10b      	bne.n	8003e56 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003e3e:	4b15      	ldr	r3, [pc, #84]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e42:	4a14      	ldr	r2, [pc, #80]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003e44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e4a:	4b12      	ldr	r3, [pc, #72]	@ (8003e94 <HAL_SAI_MspInit+0xc4>)
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8003e56:	4b0e      	ldr	r3, [pc, #56]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8003e90 <HAL_SAI_MspInit+0xc0>)
 8003e5e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8003e60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e66:	2302      	movs	r3, #2
 8003e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003e72:	230a      	movs	r3, #10
 8003e74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8003e76:	f107 0314 	add.w	r3, r7, #20
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4808      	ldr	r0, [pc, #32]	@ (8003ea0 <HAL_SAI_MspInit+0xd0>)
 8003e7e:	f002 fc35 	bl	80066ec <HAL_GPIO_Init>

    }
}
 8003e82:	bf00      	nop
 8003e84:	3728      	adds	r7, #40	@ 0x28
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40015c04 	.word	0x40015c04
 8003e90:	20002dd8 	.word	0x20002dd8
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40022000 	.word	0x40022000
 8003e9c:	40015c24 	.word	0x40015c24
 8003ea0:	40021800 	.word	0x40021800

08003ea4 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8003ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee4 <MX_SDMMC1_SD_Init+0x40>)
 8003eac:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8003eae:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8003eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003eba:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8003ec0:	4b07      	ldr	r3, [pc, #28]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003ec2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ec6:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003ec8:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8003ece:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8003ed4:	bf00      	nop
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	20002ddc 	.word	0x20002ddc
 8003ee4:	40012c00 	.word	0x40012c00

08003ee8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b08a      	sub	sp, #40	@ 0x28
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ef0:	f107 0314 	add.w	r3, r7, #20
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	605a      	str	r2, [r3, #4]
 8003efa:	609a      	str	r2, [r3, #8]
 8003efc:	60da      	str	r2, [r3, #12]
 8003efe:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a25      	ldr	r2, [pc, #148]	@ (8003f9c <HAL_SD_MspInit+0xb4>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d144      	bne.n	8003f94 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003f0a:	4b25      	ldr	r3, [pc, #148]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0e:	4a24      	ldr	r2, [pc, #144]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f14:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f16:	4b22      	ldr	r3, [pc, #136]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f1e:	613b      	str	r3, [r7, #16]
 8003f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f22:	4b1f      	ldr	r3, [pc, #124]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	4a1e      	ldr	r2, [pc, #120]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f28:	f043 0304 	orr.w	r3, r3, #4
 8003f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	f003 0304 	and.w	r3, r3, #4
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f3a:	4b19      	ldr	r3, [pc, #100]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	4a18      	ldr	r2, [pc, #96]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f40:	f043 0308 	orr.w	r3, r3, #8
 8003f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f46:	4b16      	ldr	r3, [pc, #88]	@ (8003fa0 <HAL_SD_MspInit+0xb8>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	60bb      	str	r3, [r7, #8]
 8003f50:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8003f52:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003f56:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f58:	2302      	movs	r3, #2
 8003f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f60:	2303      	movs	r3, #3
 8003f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003f64:	230c      	movs	r3, #12
 8003f66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f68:	f107 0314 	add.w	r3, r7, #20
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	480d      	ldr	r0, [pc, #52]	@ (8003fa4 <HAL_SD_MspInit+0xbc>)
 8003f70:	f002 fbbc 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8003f74:	2304      	movs	r3, #4
 8003f76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f80:	2303      	movs	r3, #3
 8003f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003f84:	230c      	movs	r3, #12
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4806      	ldr	r0, [pc, #24]	@ (8003fa8 <HAL_SD_MspInit+0xc0>)
 8003f90:	f002 fbac 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8003f94:	bf00      	nop
 8003f96:	3728      	adds	r7, #40	@ 0x28
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40012c00 	.word	0x40012c00
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40020800 	.word	0x40020800
 8003fa8:	40020c00 	.word	0x40020c00

08003fac <MX_SPDIFRX_Init>:

SPDIFRX_HandleTypeDef hspdif;

/* SPDIFRX init function */
void MX_SPDIFRX_Init(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8003fb0:	4b15      	ldr	r3, [pc, #84]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fb2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003fb6:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8003fb8:	4b13      	ldr	r3, [pc, #76]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8003fbe:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8003fc4:	4b10      	ldr	r3, [pc, #64]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8003fca:	4b0f      	ldr	r3, [pc, #60]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8003fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8003fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8003fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8003fe2:	4b09      	ldr	r3, [pc, #36]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8003fe8:	4b07      	ldr	r3, [pc, #28]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8003fee:	4b06      	ldr	r3, [pc, #24]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8003ff4:	4804      	ldr	r0, [pc, #16]	@ (8004008 <MX_SPDIFRX_Init+0x5c>)
 8003ff6:	f006 fb01 	bl	800a5fc <HAL_SPDIFRX_Init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8004000:	f7ff fcaa 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8004004:	bf00      	nop
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20002e60 	.word	0x20002e60

0800400c <HAL_SPDIFRX_MspInit>:

void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* spdifrxHandle)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b0aa      	sub	sp, #168	@ 0xa8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004014:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	605a      	str	r2, [r3, #4]
 800401e:	609a      	str	r2, [r3, #8]
 8004020:	60da      	str	r2, [r3, #12]
 8004022:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004024:	f107 0310 	add.w	r3, r7, #16
 8004028:	2284      	movs	r2, #132	@ 0x84
 800402a:	2100      	movs	r1, #0
 800402c:	4618      	mov	r0, r3
 800402e:	f00f fc05 	bl	801383c <memset>
  if(spdifrxHandle->Instance==SPDIFRX)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 800403a:	d143      	bne.n	80040c4 <HAL_SPDIFRX_MspInit+0xb8>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 800403c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004040:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 8004042:	2364      	movs	r3, #100	@ 0x64
 8004044:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8004046:	2302      	movs	r3, #2
 8004048:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800404a:	2302      	movs	r3, #2
 800404c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800404e:	2302      	movs	r3, #2
 8004050:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8004052:	2301      	movs	r3, #1
 8004054:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004056:	f107 0310 	add.w	r3, r7, #16
 800405a:	4618      	mov	r0, r3
 800405c:	f003 ff48 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8004066:	f7ff fc77 	bl	8003958 <Error_Handler>
    }

    /* SPDIFRX clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 800406a:	4b18      	ldr	r3, [pc, #96]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406e:	4a17      	ldr	r2, [pc, #92]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 8004070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004074:	6413      	str	r3, [r2, #64]	@ 0x40
 8004076:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004082:	4b12      	ldr	r3, [pc, #72]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004086:	4a11      	ldr	r2, [pc, #68]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 8004088:	f043 0308 	orr.w	r3, r3, #8
 800408c:	6313      	str	r3, [r2, #48]	@ 0x30
 800408e:	4b0f      	ldr	r3, [pc, #60]	@ (80040cc <HAL_SPDIFRX_MspInit+0xc0>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	60bb      	str	r3, [r7, #8]
 8004098:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800409a:	2380      	movs	r3, #128	@ 0x80
 800409c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	2302      	movs	r3, #2
 80040a2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a6:	2300      	movs	r3, #0
 80040a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ac:	2300      	movs	r3, #0
 80040ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80040b2:	2308      	movs	r3, #8
 80040b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80040b8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80040bc:	4619      	mov	r1, r3
 80040be:	4804      	ldr	r0, [pc, #16]	@ (80040d0 <HAL_SPDIFRX_MspInit+0xc4>)
 80040c0:	f002 fb14 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }
}
 80040c4:	bf00      	nop
 80040c6:	37a8      	adds	r7, #168	@ 0xa8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40023800 	.word	0x40023800
 80040d0:	40020c00 	.word	0x40020c00

080040d4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80040d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040da:	4a1c      	ldr	r2, [pc, #112]	@ (800414c <MX_SPI2_Init+0x78>)
 80040dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80040de:	4b1a      	ldr	r3, [pc, #104]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80040e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80040e6:	4b18      	ldr	r3, [pc, #96]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80040ec:	4b16      	ldr	r3, [pc, #88]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040ee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80040f2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80040f4:	4b14      	ldr	r3, [pc, #80]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80040fa:	4b13      	ldr	r3, [pc, #76]	@ (8004148 <MX_SPI2_Init+0x74>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004100:	4b11      	ldr	r3, [pc, #68]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004106:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004108:	4b0f      	ldr	r3, [pc, #60]	@ (8004148 <MX_SPI2_Init+0x74>)
 800410a:	2218      	movs	r2, #24
 800410c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800410e:	4b0e      	ldr	r3, [pc, #56]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004110:	2200      	movs	r2, #0
 8004112:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004116:	2200      	movs	r2, #0
 8004118:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800411a:	4b0b      	ldr	r3, [pc, #44]	@ (8004148 <MX_SPI2_Init+0x74>)
 800411c:	2200      	movs	r2, #0
 800411e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004120:	4b09      	ldr	r3, [pc, #36]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004122:	2207      	movs	r2, #7
 8004124:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004126:	4b08      	ldr	r3, [pc, #32]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004128:	2200      	movs	r2, #0
 800412a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <MX_SPI2_Init+0x74>)
 800412e:	2200      	movs	r2, #0
 8004130:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004132:	4805      	ldr	r0, [pc, #20]	@ (8004148 <MX_SPI2_Init+0x74>)
 8004134:	f006 fabe 	bl	800a6b4 <HAL_SPI_Init>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800413e:	f7ff fc0b 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004142:	bf00      	nop
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20002eac 	.word	0x20002eac
 800414c:	40003800 	.word	0x40003800

08004150 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08a      	sub	sp, #40	@ 0x28
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004158:	f107 0314 	add.w	r3, r7, #20
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	605a      	str	r2, [r3, #4]
 8004162:	609a      	str	r2, [r3, #8]
 8004164:	60da      	str	r2, [r3, #12]
 8004166:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a25      	ldr	r2, [pc, #148]	@ (8004204 <HAL_SPI_MspInit+0xb4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d144      	bne.n	80041fc <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004172:	4b25      	ldr	r3, [pc, #148]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 8004174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004176:	4a24      	ldr	r2, [pc, #144]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 8004178:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800417c:	6413      	str	r3, [r2, #64]	@ 0x40
 800417e:	4b22      	ldr	r3, [pc, #136]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004186:	613b      	str	r3, [r7, #16]
 8004188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800418a:	4b1f      	ldr	r3, [pc, #124]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418e:	4a1e      	ldr	r2, [pc, #120]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 8004190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004194:	6313      	str	r3, [r2, #48]	@ 0x30
 8004196:	4b1c      	ldr	r3, [pc, #112]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a2:	4b19      	ldr	r3, [pc, #100]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a6:	4a18      	ldr	r2, [pc, #96]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 80041a8:	f043 0302 	orr.w	r3, r3, #2
 80041ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ae:	4b16      	ldr	r3, [pc, #88]	@ (8004208 <HAL_SPI_MspInit+0xb8>)
 80041b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	60bb      	str	r3, [r7, #8]
 80041b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 80041ba:	2302      	movs	r3, #2
 80041bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041be:	2302      	movs	r3, #2
 80041c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041c6:	2303      	movs	r3, #3
 80041c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ca:	2305      	movs	r3, #5
 80041cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 80041ce:	f107 0314 	add.w	r3, r7, #20
 80041d2:	4619      	mov	r1, r3
 80041d4:	480d      	ldr	r0, [pc, #52]	@ (800420c <HAL_SPI_MspInit+0xbc>)
 80041d6:	f002 fa89 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
 80041da:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80041de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e0:	2302      	movs	r3, #2
 80041e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e4:	2300      	movs	r3, #0
 80041e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e8:	2303      	movs	r3, #3
 80041ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ec:	2305      	movs	r3, #5
 80041ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f0:	f107 0314 	add.w	r3, r7, #20
 80041f4:	4619      	mov	r1, r3
 80041f6:	4806      	ldr	r0, [pc, #24]	@ (8004210 <HAL_SPI_MspInit+0xc0>)
 80041f8:	f002 fa78 	bl	80066ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80041fc:	bf00      	nop
 80041fe:	3728      	adds	r7, #40	@ 0x28
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40003800 	.word	0x40003800
 8004208:	40023800 	.word	0x40023800
 800420c:	40022000 	.word	0x40022000
 8004210:	40020400 	.word	0x40020400

08004214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800421a:	4b11      	ldr	r3, [pc, #68]	@ (8004260 <HAL_MspInit+0x4c>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421e:	4a10      	ldr	r2, [pc, #64]	@ (8004260 <HAL_MspInit+0x4c>)
 8004220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004224:	6413      	str	r3, [r2, #64]	@ 0x40
 8004226:	4b0e      	ldr	r3, [pc, #56]	@ (8004260 <HAL_MspInit+0x4c>)
 8004228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422e:	607b      	str	r3, [r7, #4]
 8004230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004232:	4b0b      	ldr	r3, [pc, #44]	@ (8004260 <HAL_MspInit+0x4c>)
 8004234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004236:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <HAL_MspInit+0x4c>)
 8004238:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800423c:	6453      	str	r3, [r2, #68]	@ 0x44
 800423e:	4b08      	ldr	r3, [pc, #32]	@ (8004260 <HAL_MspInit+0x4c>)
 8004240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800424a:	2200      	movs	r2, #0
 800424c:	210f      	movs	r1, #15
 800424e:	f06f 0001 	mvn.w	r0, #1
 8004252:	f001 fa4f 	bl	80056f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004256:	bf00      	nop
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40023800 	.word	0x40023800

08004264 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b08e      	sub	sp, #56	@ 0x38
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004274:	4b33      	ldr	r3, [pc, #204]	@ (8004344 <HAL_InitTick+0xe0>)
 8004276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004278:	4a32      	ldr	r2, [pc, #200]	@ (8004344 <HAL_InitTick+0xe0>)
 800427a:	f043 0310 	orr.w	r3, r3, #16
 800427e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004280:	4b30      	ldr	r3, [pc, #192]	@ (8004344 <HAL_InitTick+0xe0>)
 8004282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	60fb      	str	r3, [r7, #12]
 800428a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800428c:	f107 0210 	add.w	r2, r7, #16
 8004290:	f107 0314 	add.w	r3, r7, #20
 8004294:	4611      	mov	r1, r2
 8004296:	4618      	mov	r0, r3
 8004298:	f003 fdf8 	bl	8007e8c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80042a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d103      	bne.n	80042ae <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80042a6:	f003 fdc9 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 80042aa:	6378      	str	r0, [r7, #52]	@ 0x34
 80042ac:	e004      	b.n	80042b8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80042ae:	f003 fdc5 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 80042b2:	4603      	mov	r3, r0
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80042b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ba:	4a23      	ldr	r2, [pc, #140]	@ (8004348 <HAL_InitTick+0xe4>)
 80042bc:	fba2 2303 	umull	r2, r3, r2, r3
 80042c0:	0c9b      	lsrs	r3, r3, #18
 80042c2:	3b01      	subs	r3, #1
 80042c4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80042c6:	4b21      	ldr	r3, [pc, #132]	@ (800434c <HAL_InitTick+0xe8>)
 80042c8:	4a21      	ldr	r2, [pc, #132]	@ (8004350 <HAL_InitTick+0xec>)
 80042ca:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80042cc:	4b1f      	ldr	r3, [pc, #124]	@ (800434c <HAL_InitTick+0xe8>)
 80042ce:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80042d2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80042d4:	4a1d      	ldr	r2, [pc, #116]	@ (800434c <HAL_InitTick+0xe8>)
 80042d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80042da:	4b1c      	ldr	r3, [pc, #112]	@ (800434c <HAL_InitTick+0xe8>)
 80042dc:	2200      	movs	r2, #0
 80042de:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042e0:	4b1a      	ldr	r3, [pc, #104]	@ (800434c <HAL_InitTick+0xe8>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e6:	4b19      	ldr	r3, [pc, #100]	@ (800434c <HAL_InitTick+0xe8>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80042ec:	4817      	ldr	r0, [pc, #92]	@ (800434c <HAL_InitTick+0xe8>)
 80042ee:	f007 f96b 	bl	800b5c8 <HAL_TIM_Base_Init>
 80042f2:	4603      	mov	r3, r0
 80042f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80042f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d11b      	bne.n	8004338 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004300:	4812      	ldr	r0, [pc, #72]	@ (800434c <HAL_InitTick+0xe8>)
 8004302:	f007 f9b9 	bl	800b678 <HAL_TIM_Base_Start_IT>
 8004306:	4603      	mov	r3, r0
 8004308:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800430c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004310:	2b00      	cmp	r3, #0
 8004312:	d111      	bne.n	8004338 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004314:	2036      	movs	r0, #54	@ 0x36
 8004316:	f001 fa09 	bl	800572c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b0f      	cmp	r3, #15
 800431e:	d808      	bhi.n	8004332 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004320:	2200      	movs	r2, #0
 8004322:	6879      	ldr	r1, [r7, #4]
 8004324:	2036      	movs	r0, #54	@ 0x36
 8004326:	f001 f9e5 	bl	80056f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800432a:	4a0a      	ldr	r2, [pc, #40]	@ (8004354 <HAL_InitTick+0xf0>)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6013      	str	r3, [r2, #0]
 8004330:	e002      	b.n	8004338 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004338:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800433c:	4618      	mov	r0, r3
 800433e:	3738      	adds	r7, #56	@ 0x38
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40023800 	.word	0x40023800
 8004348:	431bde83 	.word	0x431bde83
 800434c:	20002f10 	.word	0x20002f10
 8004350:	40001000 	.word	0x40001000
 8004354:	20000008 	.word	0x20000008

08004358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800435c:	bf00      	nop
 800435e:	e7fd      	b.n	800435c <NMI_Handler+0x4>

08004360 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004364:	bf00      	nop
 8004366:	e7fd      	b.n	8004364 <HardFault_Handler+0x4>

08004368 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800436c:	bf00      	nop
 800436e:	e7fd      	b.n	800436c <MemManage_Handler+0x4>

08004370 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <BusFault_Handler+0x4>

08004378 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004378:	b480      	push	{r7}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800437c:	bf00      	nop
 800437e:	e7fd      	b.n	800437c <UsageFault_Handler+0x4>

08004380 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004384:	bf00      	nop
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
	...

08004390 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004394:	4802      	ldr	r0, [pc, #8]	@ (80043a0 <TIM6_DAC_IRQHandler+0x10>)
 8004396:	f007 fa3e 	bl	800b816 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800439a:	bf00      	nop
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	20002f10 	.word	0x20002f10

080043a4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80043a8:	4802      	ldr	r0, [pc, #8]	@ (80043b4 <USART6_IRQHandler+0x10>)
 80043aa:	f008 fb25 	bl	800c9f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80043ae:	bf00      	nop
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	200031b0 	.word	0x200031b0

080043b8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80043bc:	4802      	ldr	r0, [pc, #8]	@ (80043c8 <LTDC_IRQHandler+0x10>)
 80043be:	f002 fd43 	bl	8006e48 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80043c2:	bf00      	nop
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	20002bbc 	.word	0x20002bbc

080043cc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80043d0:	4802      	ldr	r0, [pc, #8]	@ (80043dc <DMA2D_IRQHandler+0x10>)
 80043d2:	f001 fc9b 	bl	8005d0c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	200003f8 	.word	0x200003f8

080043e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
  return 1;
 80043e4:	2301      	movs	r3, #1
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <_kill>:

int _kill(int pid, int sig)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80043fa:	f00f fb4b 	bl	8013a94 <__errno>
 80043fe:	4603      	mov	r3, r0
 8004400:	2216      	movs	r2, #22
 8004402:	601a      	str	r2, [r3, #0]
  return -1;
 8004404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <_exit>:

void _exit (int status)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004418:	f04f 31ff 	mov.w	r1, #4294967295
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7ff ffe7 	bl	80043f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004422:	bf00      	nop
 8004424:	e7fd      	b.n	8004422 <_exit+0x12>

08004426 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b086      	sub	sp, #24
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	e00a      	b.n	800444e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004438:	f3af 8000 	nop.w
 800443c:	4601      	mov	r1, r0
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	60ba      	str	r2, [r7, #8]
 8004444:	b2ca      	uxtb	r2, r1
 8004446:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	3301      	adds	r3, #1
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	429a      	cmp	r2, r3
 8004454:	dbf0      	blt.n	8004438 <_read+0x12>
  }

  return len;
 8004456:	687b      	ldr	r3, [r7, #4]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3718      	adds	r7, #24
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800446c:	2300      	movs	r3, #0
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	e009      	b.n	8004486 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	60ba      	str	r2, [r7, #8]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff f95e 	bl	800373c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	3301      	adds	r3, #1
 8004484:	617b      	str	r3, [r7, #20]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	429a      	cmp	r2, r3
 800448c:	dbf1      	blt.n	8004472 <_write+0x12>
  }
  return len;
 800448e:	687b      	ldr	r3, [r7, #4]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <_close>:

int _close(int file)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044c0:	605a      	str	r2, [r3, #4]
  return 0;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <_isatty>:

int _isatty(int file)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80044d8:	2301      	movs	r3, #1
}
 80044da:	4618      	mov	r0, r3
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	60f8      	str	r0, [r7, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004508:	4a14      	ldr	r2, [pc, #80]	@ (800455c <_sbrk+0x5c>)
 800450a:	4b15      	ldr	r3, [pc, #84]	@ (8004560 <_sbrk+0x60>)
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004514:	4b13      	ldr	r3, [pc, #76]	@ (8004564 <_sbrk+0x64>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d102      	bne.n	8004522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800451c:	4b11      	ldr	r3, [pc, #68]	@ (8004564 <_sbrk+0x64>)
 800451e:	4a12      	ldr	r2, [pc, #72]	@ (8004568 <_sbrk+0x68>)
 8004520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004522:	4b10      	ldr	r3, [pc, #64]	@ (8004564 <_sbrk+0x64>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4413      	add	r3, r2
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	429a      	cmp	r2, r3
 800452e:	d207      	bcs.n	8004540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004530:	f00f fab0 	bl	8013a94 <__errno>
 8004534:	4603      	mov	r3, r0
 8004536:	220c      	movs	r2, #12
 8004538:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800453a:	f04f 33ff 	mov.w	r3, #4294967295
 800453e:	e009      	b.n	8004554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004540:	4b08      	ldr	r3, [pc, #32]	@ (8004564 <_sbrk+0x64>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004546:	4b07      	ldr	r3, [pc, #28]	@ (8004564 <_sbrk+0x64>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4413      	add	r3, r2
 800454e:	4a05      	ldr	r2, [pc, #20]	@ (8004564 <_sbrk+0x64>)
 8004550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004552:	68fb      	ldr	r3, [r7, #12]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20050000 	.word	0x20050000
 8004560:	00000400 	.word	0x00000400
 8004564:	20002f5c 	.word	0x20002f5c
 8004568:	2000b4f0 	.word	0x2000b4f0

0800456c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004570:	4b06      	ldr	r3, [pc, #24]	@ (800458c <SystemInit+0x20>)
 8004572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004576:	4a05      	ldr	r2, [pc, #20]	@ (800458c <SystemInit+0x20>)
 8004578:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800457c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004580:	bf00      	nop
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	e000ed00 	.word	0xe000ed00

08004590 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b09a      	sub	sp, #104	@ 0x68
 8004594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004596:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	605a      	str	r2, [r3, #4]
 80045a0:	609a      	str	r2, [r3, #8]
 80045a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045a4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	605a      	str	r2, [r3, #4]
 80045ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	605a      	str	r2, [r3, #4]
 80045ba:	609a      	str	r2, [r3, #8]
 80045bc:	60da      	str	r2, [r3, #12]
 80045be:	611a      	str	r2, [r3, #16]
 80045c0:	615a      	str	r2, [r3, #20]
 80045c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80045c4:	1d3b      	adds	r3, r7, #4
 80045c6:	222c      	movs	r2, #44	@ 0x2c
 80045c8:	2100      	movs	r1, #0
 80045ca:	4618      	mov	r0, r3
 80045cc:	f00f f936 	bl	801383c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80045d0:	4b43      	ldr	r3, [pc, #268]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045d2:	4a44      	ldr	r2, [pc, #272]	@ (80046e4 <MX_TIM1_Init+0x154>)
 80045d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80045d6:	4b42      	ldr	r3, [pc, #264]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045d8:	2200      	movs	r2, #0
 80045da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045dc:	4b40      	ldr	r3, [pc, #256]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80045e2:	4b3f      	ldr	r3, [pc, #252]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80045e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045ea:	4b3d      	ldr	r3, [pc, #244]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80045f0:	4b3b      	ldr	r3, [pc, #236]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045f6:	4b3a      	ldr	r3, [pc, #232]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80045fc:	4838      	ldr	r0, [pc, #224]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80045fe:	f006 ffe3 	bl	800b5c8 <HAL_TIM_Base_Init>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004608:	f7ff f9a6 	bl	8003958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800460c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004610:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004612:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004616:	4619      	mov	r1, r3
 8004618:	4831      	ldr	r0, [pc, #196]	@ (80046e0 <MX_TIM1_Init+0x150>)
 800461a:	f007 fb17 	bl	800bc4c <HAL_TIM_ConfigClockSource>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004624:	f7ff f998 	bl	8003958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004628:	482d      	ldr	r0, [pc, #180]	@ (80046e0 <MX_TIM1_Init+0x150>)
 800462a:	f007 f89d 	bl	800b768 <HAL_TIM_PWM_Init>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004634:	f7ff f990 	bl	8003958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004638:	2300      	movs	r3, #0
 800463a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800463c:	2300      	movs	r3, #0
 800463e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004640:	2300      	movs	r3, #0
 8004642:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004644:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004648:	4619      	mov	r1, r3
 800464a:	4825      	ldr	r0, [pc, #148]	@ (80046e0 <MX_TIM1_Init+0x150>)
 800464c:	f007 ff8e 	bl	800c56c <HAL_TIMEx_MasterConfigSynchronization>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004656:	f7ff f97f 	bl	8003958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800465a:	2360      	movs	r3, #96	@ 0x60
 800465c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800465e:	2300      	movs	r3, #0
 8004660:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004662:	2300      	movs	r3, #0
 8004664:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004666:	2300      	movs	r3, #0
 8004668:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800466a:	2300      	movs	r3, #0
 800466c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800466e:	2300      	movs	r3, #0
 8004670:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004672:	2300      	movs	r3, #0
 8004674:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004676:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800467a:	2200      	movs	r2, #0
 800467c:	4619      	mov	r1, r3
 800467e:	4818      	ldr	r0, [pc, #96]	@ (80046e0 <MX_TIM1_Init+0x150>)
 8004680:	f007 f9d0 	bl	800ba24 <HAL_TIM_PWM_ConfigChannel>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800468a:	f7ff f965 	bl	8003958 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800468e:	2300      	movs	r3, #0
 8004690:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800469a:	2300      	movs	r3, #0
 800469c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800469e:	2300      	movs	r3, #0
 80046a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80046ac:	2300      	movs	r3, #0
 80046ae:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80046b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046ba:	2300      	movs	r3, #0
 80046bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	4619      	mov	r1, r3
 80046c2:	4807      	ldr	r0, [pc, #28]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80046c4:	f007 ffe0 	bl	800c688 <HAL_TIMEx_ConfigBreakDeadTime>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80046ce:	f7ff f943 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80046d2:	4803      	ldr	r0, [pc, #12]	@ (80046e0 <MX_TIM1_Init+0x150>)
 80046d4:	f000 fa6c 	bl	8004bb0 <HAL_TIM_MspPostInit>

}
 80046d8:	bf00      	nop
 80046da:	3768      	adds	r7, #104	@ 0x68
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	20002f60 	.word	0x20002f60
 80046e4:	40010000 	.word	0x40010000

080046e8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08e      	sub	sp, #56	@ 0x38
 80046ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	605a      	str	r2, [r3, #4]
 80046f8:	609a      	str	r2, [r3, #8]
 80046fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046fc:	f107 031c 	add.w	r3, r7, #28
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	605a      	str	r2, [r3, #4]
 8004706:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004708:	463b      	mov	r3, r7
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	605a      	str	r2, [r3, #4]
 8004710:	609a      	str	r2, [r3, #8]
 8004712:	60da      	str	r2, [r3, #12]
 8004714:	611a      	str	r2, [r3, #16]
 8004716:	615a      	str	r2, [r3, #20]
 8004718:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800471a:	4b2d      	ldr	r3, [pc, #180]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 800471c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004720:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004722:	4b2b      	ldr	r3, [pc, #172]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004724:	2200      	movs	r2, #0
 8004726:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004728:	4b29      	ldr	r3, [pc, #164]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 800472a:	2200      	movs	r2, #0
 800472c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800472e:	4b28      	ldr	r3, [pc, #160]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004730:	f04f 32ff 	mov.w	r2, #4294967295
 8004734:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004736:	4b26      	ldr	r3, [pc, #152]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004738:	2200      	movs	r2, #0
 800473a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800473c:	4b24      	ldr	r3, [pc, #144]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 800473e:	2200      	movs	r2, #0
 8004740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004742:	4823      	ldr	r0, [pc, #140]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004744:	f006 ff40 	bl	800b5c8 <HAL_TIM_Base_Init>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800474e:	f7ff f903 	bl	8003958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004752:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004756:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004758:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800475c:	4619      	mov	r1, r3
 800475e:	481c      	ldr	r0, [pc, #112]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004760:	f007 fa74 	bl	800bc4c <HAL_TIM_ConfigClockSource>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800476a:	f7ff f8f5 	bl	8003958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800476e:	4818      	ldr	r0, [pc, #96]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 8004770:	f006 fffa 	bl	800b768 <HAL_TIM_PWM_Init>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800477a:	f7ff f8ed 	bl	8003958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800477e:	2300      	movs	r3, #0
 8004780:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004782:	2300      	movs	r3, #0
 8004784:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004786:	f107 031c 	add.w	r3, r7, #28
 800478a:	4619      	mov	r1, r3
 800478c:	4810      	ldr	r0, [pc, #64]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 800478e:	f007 feed 	bl	800c56c <HAL_TIMEx_MasterConfigSynchronization>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004798:	f7ff f8de 	bl	8003958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800479c:	2360      	movs	r3, #96	@ 0x60
 800479e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047a0:	2300      	movs	r3, #0
 80047a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047ac:	463b      	mov	r3, r7
 80047ae:	2200      	movs	r2, #0
 80047b0:	4619      	mov	r1, r3
 80047b2:	4807      	ldr	r0, [pc, #28]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 80047b4:	f007 f936 	bl	800ba24 <HAL_TIM_PWM_ConfigChannel>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80047be:	f7ff f8cb 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80047c2:	4803      	ldr	r0, [pc, #12]	@ (80047d0 <MX_TIM2_Init+0xe8>)
 80047c4:	f000 f9f4 	bl	8004bb0 <HAL_TIM_MspPostInit>

}
 80047c8:	bf00      	nop
 80047ca:	3738      	adds	r7, #56	@ 0x38
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	20002fac 	.word	0x20002fac

080047d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08e      	sub	sp, #56	@ 0x38
 80047d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80047da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	605a      	str	r2, [r3, #4]
 80047e4:	609a      	str	r2, [r3, #8]
 80047e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047e8:	f107 031c 	add.w	r3, r7, #28
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047f4:	463b      	mov	r3, r7
 80047f6:	2200      	movs	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	605a      	str	r2, [r3, #4]
 80047fc:	609a      	str	r2, [r3, #8]
 80047fe:	60da      	str	r2, [r3, #12]
 8004800:	611a      	str	r2, [r3, #16]
 8004802:	615a      	str	r2, [r3, #20]
 8004804:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004806:	4b2d      	ldr	r3, [pc, #180]	@ (80048bc <MX_TIM3_Init+0xe8>)
 8004808:	4a2d      	ldr	r2, [pc, #180]	@ (80048c0 <MX_TIM3_Init+0xec>)
 800480a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800480c:	4b2b      	ldr	r3, [pc, #172]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800480e:	2200      	movs	r2, #0
 8004810:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004812:	4b2a      	ldr	r3, [pc, #168]	@ (80048bc <MX_TIM3_Init+0xe8>)
 8004814:	2200      	movs	r2, #0
 8004816:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004818:	4b28      	ldr	r3, [pc, #160]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800481a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800481e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004820:	4b26      	ldr	r3, [pc, #152]	@ (80048bc <MX_TIM3_Init+0xe8>)
 8004822:	2200      	movs	r2, #0
 8004824:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004826:	4b25      	ldr	r3, [pc, #148]	@ (80048bc <MX_TIM3_Init+0xe8>)
 8004828:	2200      	movs	r2, #0
 800482a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800482c:	4823      	ldr	r0, [pc, #140]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800482e:	f006 fecb 	bl	800b5c8 <HAL_TIM_Base_Init>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004838:	f7ff f88e 	bl	8003958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800483c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004840:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004842:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004846:	4619      	mov	r1, r3
 8004848:	481c      	ldr	r0, [pc, #112]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800484a:	f007 f9ff 	bl	800bc4c <HAL_TIM_ConfigClockSource>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d001      	beq.n	8004858 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8004854:	f7ff f880 	bl	8003958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004858:	4818      	ldr	r0, [pc, #96]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800485a:	f006 ff85 	bl	800b768 <HAL_TIM_PWM_Init>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004864:	f7ff f878 	bl	8003958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004868:	2300      	movs	r3, #0
 800486a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800486c:	2300      	movs	r3, #0
 800486e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004870:	f107 031c 	add.w	r3, r7, #28
 8004874:	4619      	mov	r1, r3
 8004876:	4811      	ldr	r0, [pc, #68]	@ (80048bc <MX_TIM3_Init+0xe8>)
 8004878:	f007 fe78 	bl	800c56c <HAL_TIMEx_MasterConfigSynchronization>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004882:	f7ff f869 	bl	8003958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004886:	2360      	movs	r3, #96	@ 0x60
 8004888:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800488e:	2300      	movs	r3, #0
 8004890:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004892:	2300      	movs	r3, #0
 8004894:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004896:	463b      	mov	r3, r7
 8004898:	2200      	movs	r2, #0
 800489a:	4619      	mov	r1, r3
 800489c:	4807      	ldr	r0, [pc, #28]	@ (80048bc <MX_TIM3_Init+0xe8>)
 800489e:	f007 f8c1 	bl	800ba24 <HAL_TIM_PWM_ConfigChannel>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80048a8:	f7ff f856 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80048ac:	4803      	ldr	r0, [pc, #12]	@ (80048bc <MX_TIM3_Init+0xe8>)
 80048ae:	f000 f97f 	bl	8004bb0 <HAL_TIM_MspPostInit>

}
 80048b2:	bf00      	nop
 80048b4:	3738      	adds	r7, #56	@ 0x38
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	20002ff8 	.word	0x20002ff8
 80048c0:	40000400 	.word	0x40000400

080048c4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048ca:	f107 0310 	add.w	r3, r7, #16
 80048ce:	2200      	movs	r2, #0
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	605a      	str	r2, [r3, #4]
 80048d4:	609a      	str	r2, [r3, #8]
 80048d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048d8:	1d3b      	adds	r3, r7, #4
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	605a      	str	r2, [r3, #4]
 80048e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80048e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004958 <MX_TIM5_Init+0x94>)
 80048e4:	4a1d      	ldr	r2, [pc, #116]	@ (800495c <MX_TIM5_Init+0x98>)
 80048e6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80048e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004958 <MX_TIM5_Init+0x94>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004958 <MX_TIM5_Init+0x94>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80048f4:	4b18      	ldr	r3, [pc, #96]	@ (8004958 <MX_TIM5_Init+0x94>)
 80048f6:	f04f 32ff 	mov.w	r2, #4294967295
 80048fa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048fc:	4b16      	ldr	r3, [pc, #88]	@ (8004958 <MX_TIM5_Init+0x94>)
 80048fe:	2200      	movs	r2, #0
 8004900:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004902:	4b15      	ldr	r3, [pc, #84]	@ (8004958 <MX_TIM5_Init+0x94>)
 8004904:	2200      	movs	r2, #0
 8004906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004908:	4813      	ldr	r0, [pc, #76]	@ (8004958 <MX_TIM5_Init+0x94>)
 800490a:	f006 fe5d 	bl	800b5c8 <HAL_TIM_Base_Init>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004914:	f7ff f820 	bl	8003958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004918:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800491c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800491e:	f107 0310 	add.w	r3, r7, #16
 8004922:	4619      	mov	r1, r3
 8004924:	480c      	ldr	r0, [pc, #48]	@ (8004958 <MX_TIM5_Init+0x94>)
 8004926:	f007 f991 	bl	800bc4c <HAL_TIM_ConfigClockSource>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8004930:	f7ff f812 	bl	8003958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004934:	2300      	movs	r3, #0
 8004936:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004938:	2300      	movs	r3, #0
 800493a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800493c:	1d3b      	adds	r3, r7, #4
 800493e:	4619      	mov	r1, r3
 8004940:	4805      	ldr	r0, [pc, #20]	@ (8004958 <MX_TIM5_Init+0x94>)
 8004942:	f007 fe13 	bl	800c56c <HAL_TIMEx_MasterConfigSynchronization>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d001      	beq.n	8004950 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800494c:	f7ff f804 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004950:	bf00      	nop
 8004952:	3720      	adds	r7, #32
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	20003044 	.word	0x20003044
 800495c:	40000c00 	.word	0x40000c00

08004960 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b088      	sub	sp, #32
 8004964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004966:	f107 0310 	add.w	r3, r7, #16
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	605a      	str	r2, [r3, #4]
 8004970:	609a      	str	r2, [r3, #8]
 8004972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004974:	1d3b      	adds	r3, r7, #4
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	605a      	str	r2, [r3, #4]
 800497c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800497e:	4b20      	ldr	r3, [pc, #128]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 8004980:	4a20      	ldr	r2, [pc, #128]	@ (8004a04 <MX_TIM8_Init+0xa4>)
 8004982:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004984:	4b1e      	ldr	r3, [pc, #120]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 8004986:	2200      	movs	r2, #0
 8004988:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800498a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 800498c:	2200      	movs	r2, #0
 800498e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004990:	4b1b      	ldr	r3, [pc, #108]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 8004992:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004996:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004998:	4b19      	ldr	r3, [pc, #100]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 800499a:	2200      	movs	r2, #0
 800499c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800499e:	4b18      	ldr	r3, [pc, #96]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049a4:	4b16      	ldr	r3, [pc, #88]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80049aa:	4815      	ldr	r0, [pc, #84]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 80049ac:	f006 fe0c 	bl	800b5c8 <HAL_TIM_Base_Init>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80049b6:	f7fe ffcf 	bl	8003958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80049c0:	f107 0310 	add.w	r3, r7, #16
 80049c4:	4619      	mov	r1, r3
 80049c6:	480e      	ldr	r0, [pc, #56]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 80049c8:	f007 f940 	bl	800bc4c <HAL_TIM_ConfigClockSource>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80049d2:	f7fe ffc1 	bl	8003958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049d6:	2300      	movs	r3, #0
 80049d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80049da:	2300      	movs	r3, #0
 80049dc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049de:	2300      	movs	r3, #0
 80049e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80049e2:	1d3b      	adds	r3, r7, #4
 80049e4:	4619      	mov	r1, r3
 80049e6:	4806      	ldr	r0, [pc, #24]	@ (8004a00 <MX_TIM8_Init+0xa0>)
 80049e8:	f007 fdc0 	bl	800c56c <HAL_TIMEx_MasterConfigSynchronization>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80049f2:	f7fe ffb1 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80049f6:	bf00      	nop
 80049f8:	3720      	adds	r7, #32
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20003090 	.word	0x20003090
 8004a04:	40010400 	.word	0x40010400

08004a08 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b088      	sub	sp, #32
 8004a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a0e:	1d3b      	adds	r3, r7, #4
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	609a      	str	r2, [r3, #8]
 8004a18:	60da      	str	r2, [r3, #12]
 8004a1a:	611a      	str	r2, [r3, #16]
 8004a1c:	615a      	str	r2, [r3, #20]
 8004a1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8004a20:	4b1a      	ldr	r3, [pc, #104]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a22:	4a1b      	ldr	r2, [pc, #108]	@ (8004a90 <MX_TIM12_Init+0x88>)
 8004a24:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8004a26:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a2c:	4b17      	ldr	r3, [pc, #92]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8004a32:	4b16      	ldr	r3, [pc, #88]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a38:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a3a:	4b14      	ldr	r3, [pc, #80]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a40:	4b12      	ldr	r3, [pc, #72]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8004a46:	4811      	ldr	r0, [pc, #68]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a48:	f006 fe8e 	bl	800b768 <HAL_TIM_PWM_Init>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8004a52:	f7fe ff81 	bl	8003958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a56:	2360      	movs	r3, #96	@ 0x60
 8004a58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a66:	1d3b      	adds	r3, r7, #4
 8004a68:	2200      	movs	r2, #0
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4807      	ldr	r0, [pc, #28]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a6e:	f006 ffd9 	bl	800ba24 <HAL_TIM_PWM_ConfigChannel>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8004a78:	f7fe ff6e 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8004a7c:	4803      	ldr	r0, [pc, #12]	@ (8004a8c <MX_TIM12_Init+0x84>)
 8004a7e:	f000 f897 	bl	8004bb0 <HAL_TIM_MspPostInit>

}
 8004a82:	bf00      	nop
 8004a84:	3720      	adds	r7, #32
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	200030dc 	.word	0x200030dc
 8004a90:	40001800 	.word	0x40001800

08004a94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b089      	sub	sp, #36	@ 0x24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b5c <HAL_TIM_Base_MspInit+0xc8>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d10c      	bne.n	8004ac0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004aa6:	4b2e      	ldr	r3, [pc, #184]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aaa:	4a2d      	ldr	r2, [pc, #180]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	61fb      	str	r3, [r7, #28]
 8004abc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8004abe:	e046      	b.n	8004b4e <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM2)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac8:	d10c      	bne.n	8004ae4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004aca:	4b25      	ldr	r3, [pc, #148]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ace:	4a24      	ldr	r2, [pc, #144]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004ad0:	f043 0301 	orr.w	r3, r3, #1
 8004ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ad6:	4b22      	ldr	r3, [pc, #136]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	61bb      	str	r3, [r7, #24]
 8004ae0:	69bb      	ldr	r3, [r7, #24]
}
 8004ae2:	e034      	b.n	8004b4e <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM3)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b64 <HAL_TIM_Base_MspInit+0xd0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d10c      	bne.n	8004b08 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004aee:	4b1c      	ldr	r3, [pc, #112]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	4a1b      	ldr	r2, [pc, #108]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004af4:	f043 0302 	orr.w	r3, r3, #2
 8004af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004afa:	4b19      	ldr	r3, [pc, #100]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	697b      	ldr	r3, [r7, #20]
}
 8004b06:	e022      	b.n	8004b4e <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM5)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a16      	ldr	r2, [pc, #88]	@ (8004b68 <HAL_TIM_Base_MspInit+0xd4>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10c      	bne.n	8004b2c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004b12:	4b13      	ldr	r3, [pc, #76]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	4a12      	ldr	r2, [pc, #72]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b18:	f043 0308 	orr.w	r3, r3, #8
 8004b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b1e:	4b10      	ldr	r3, [pc, #64]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	613b      	str	r3, [r7, #16]
 8004b28:	693b      	ldr	r3, [r7, #16]
}
 8004b2a:	e010      	b.n	8004b4e <HAL_TIM_Base_MspInit+0xba>
  else if(tim_baseHandle->Instance==TIM8)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a0e      	ldr	r2, [pc, #56]	@ (8004b6c <HAL_TIM_Base_MspInit+0xd8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d10b      	bne.n	8004b4e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004b36:	4b0a      	ldr	r3, [pc, #40]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b3a:	4a09      	ldr	r2, [pc, #36]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b3c:	f043 0302 	orr.w	r3, r3, #2
 8004b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b42:	4b07      	ldr	r3, [pc, #28]	@ (8004b60 <HAL_TIM_Base_MspInit+0xcc>)
 8004b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
}
 8004b4e:	bf00      	nop
 8004b50:	3724      	adds	r7, #36	@ 0x24
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40023800 	.word	0x40023800
 8004b64:	40000400 	.word	0x40000400
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40010400 	.word	0x40010400

08004b70 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba8 <HAL_TIM_PWM_MspInit+0x38>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d10b      	bne.n	8004b9a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004b82:	4b0a      	ldr	r3, [pc, #40]	@ (8004bac <HAL_TIM_PWM_MspInit+0x3c>)
 8004b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b86:	4a09      	ldr	r2, [pc, #36]	@ (8004bac <HAL_TIM_PWM_MspInit+0x3c>)
 8004b88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b8e:	4b07      	ldr	r3, [pc, #28]	@ (8004bac <HAL_TIM_PWM_MspInit+0x3c>)
 8004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8004b9a:	bf00      	nop
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	40001800 	.word	0x40001800
 8004bac:	40023800 	.word	0x40023800

08004bb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b08c      	sub	sp, #48	@ 0x30
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb8:	f107 031c 	add.w	r3, r7, #28
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]
 8004bc0:	605a      	str	r2, [r3, #4]
 8004bc2:	609a      	str	r2, [r3, #8]
 8004bc4:	60da      	str	r2, [r3, #12]
 8004bc6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a45      	ldr	r2, [pc, #276]	@ (8004ce4 <HAL_TIM_MspPostInit+0x134>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d11d      	bne.n	8004c0e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bd2:	4b45      	ldr	r3, [pc, #276]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd6:	4a44      	ldr	r2, [pc, #272]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bde:	4b42      	ldr	r3, [pc, #264]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004bea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004c00:	f107 031c 	add.w	r3, r7, #28
 8004c04:	4619      	mov	r1, r3
 8004c06:	4839      	ldr	r0, [pc, #228]	@ (8004cec <HAL_TIM_MspPostInit+0x13c>)
 8004c08:	f001 fd70 	bl	80066ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004c0c:	e065      	b.n	8004cda <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM2)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c16:	d11d      	bne.n	8004c54 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c18:	4b33      	ldr	r3, [pc, #204]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1c:	4a32      	ldr	r2, [pc, #200]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c24:	4b30      	ldr	r3, [pc, #192]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004c30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c36:	2302      	movs	r3, #2
 8004c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c42:	2301      	movs	r3, #1
 8004c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8004c46:	f107 031c 	add.w	r3, r7, #28
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	4827      	ldr	r0, [pc, #156]	@ (8004cec <HAL_TIM_MspPostInit+0x13c>)
 8004c4e:	f001 fd4d 	bl	80066ec <HAL_GPIO_Init>
}
 8004c52:	e042      	b.n	8004cda <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM3)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a25      	ldr	r2, [pc, #148]	@ (8004cf0 <HAL_TIM_MspPostInit+0x140>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d11c      	bne.n	8004c98 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c5e:	4b22      	ldr	r3, [pc, #136]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	4a21      	ldr	r2, [pc, #132]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c64:	f043 0302 	orr.w	r3, r3, #2
 8004c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	613b      	str	r3, [r7, #16]
 8004c74:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8004c76:	2310      	movs	r3, #16
 8004c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c82:	2300      	movs	r3, #0
 8004c84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c86:	2302      	movs	r3, #2
 8004c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8004c8a:	f107 031c 	add.w	r3, r7, #28
 8004c8e:	4619      	mov	r1, r3
 8004c90:	4818      	ldr	r0, [pc, #96]	@ (8004cf4 <HAL_TIM_MspPostInit+0x144>)
 8004c92:	f001 fd2b 	bl	80066ec <HAL_GPIO_Init>
}
 8004c96:	e020      	b.n	8004cda <HAL_TIM_MspPostInit+0x12a>
  else if(timHandle->Instance==TIM12)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a16      	ldr	r2, [pc, #88]	@ (8004cf8 <HAL_TIM_MspPostInit+0x148>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d11b      	bne.n	8004cda <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004ca2:	4b11      	ldr	r3, [pc, #68]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca6:	4a10      	ldr	r2, [pc, #64]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cae:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce8 <HAL_TIM_MspPostInit+0x138>)
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb6:	60fb      	str	r3, [r7, #12]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004cba:	2340      	movs	r3, #64	@ 0x40
 8004cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004cca:	2309      	movs	r3, #9
 8004ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8004cce:	f107 031c 	add.w	r3, r7, #28
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4809      	ldr	r0, [pc, #36]	@ (8004cfc <HAL_TIM_MspPostInit+0x14c>)
 8004cd6:	f001 fd09 	bl	80066ec <HAL_GPIO_Init>
}
 8004cda:	bf00      	nop
 8004cdc:	3730      	adds	r7, #48	@ 0x30
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40020000 	.word	0x40020000
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40020400 	.word	0x40020400
 8004cf8:	40001800 	.word	0x40001800
 8004cfc:	40021c00 	.word	0x40021c00

08004d00 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004d04:	4b14      	ldr	r3, [pc, #80]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d06:	4a15      	ldr	r2, [pc, #84]	@ (8004d5c <MX_USART1_UART_Init+0x5c>)
 8004d08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004d0a:	4b13      	ldr	r3, [pc, #76]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d12:	4b11      	ldr	r3, [pc, #68]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d18:	4b0f      	ldr	r3, [pc, #60]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d24:	4b0c      	ldr	r3, [pc, #48]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d26:	220c      	movs	r2, #12
 8004d28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d30:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d36:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d3c:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d42:	4805      	ldr	r0, [pc, #20]	@ (8004d58 <MX_USART1_UART_Init+0x58>)
 8004d44:	f007 fd3c 	bl	800c7c0 <HAL_UART_Init>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004d4e:	f7fe fe03 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d52:	bf00      	nop
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20003128 	.word	0x20003128
 8004d5c:	40011000 	.word	0x40011000

08004d60 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004d64:	4b14      	ldr	r3, [pc, #80]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d66:	4a15      	ldr	r2, [pc, #84]	@ (8004dbc <MX_USART6_UART_Init+0x5c>)
 8004d68:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8004d6a:	4b13      	ldr	r3, [pc, #76]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d6c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004d70:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004d72:	4b11      	ldr	r3, [pc, #68]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004d78:	4b0f      	ldr	r3, [pc, #60]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004d84:	4b0c      	ldr	r3, [pc, #48]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d86:	220c      	movs	r2, #12
 8004d88:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d90:	4b09      	ldr	r3, [pc, #36]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d96:	4b08      	ldr	r3, [pc, #32]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d9c:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004da2:	4805      	ldr	r0, [pc, #20]	@ (8004db8 <MX_USART6_UART_Init+0x58>)
 8004da4:	f007 fd0c 	bl	800c7c0 <HAL_UART_Init>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8004dae:	f7fe fdd3 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004db2:	bf00      	nop
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	200031b0 	.word	0x200031b0
 8004dbc:	40011400 	.word	0x40011400

08004dc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b0ae      	sub	sp, #184	@ 0xb8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	605a      	str	r2, [r3, #4]
 8004dd2:	609a      	str	r2, [r3, #8]
 8004dd4:	60da      	str	r2, [r3, #12]
 8004dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004dd8:	f107 0320 	add.w	r3, r7, #32
 8004ddc:	2284      	movs	r2, #132	@ 0x84
 8004dde:	2100      	movs	r1, #0
 8004de0:	4618      	mov	r0, r3
 8004de2:	f00e fd2b 	bl	801383c <memset>
  if(uartHandle->Instance==USART1)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a57      	ldr	r2, [pc, #348]	@ (8004f48 <HAL_UART_MspInit+0x188>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d15d      	bne.n	8004eac <HAL_UART_MspInit+0xec>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004df0:	2340      	movs	r3, #64	@ 0x40
 8004df2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004df4:	2300      	movs	r3, #0
 8004df6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004df8:	f107 0320 	add.w	r3, r7, #32
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f003 f877 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004e08:	f7fe fda6 	bl	8003958 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e0c:	4b4f      	ldr	r3, [pc, #316]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e10:	4a4e      	ldr	r2, [pc, #312]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e12:	f043 0310 	orr.w	r3, r3, #16
 8004e16:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e18:	4b4c      	ldr	r3, [pc, #304]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1c:	f003 0310 	and.w	r3, r3, #16
 8004e20:	61fb      	str	r3, [r7, #28]
 8004e22:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e24:	4b49      	ldr	r3, [pc, #292]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	4a48      	ldr	r2, [pc, #288]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e2a:	f043 0302 	orr.w	r3, r3, #2
 8004e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e30:	4b46      	ldr	r3, [pc, #280]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	61bb      	str	r3, [r7, #24]
 8004e3a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e3c:	4b43      	ldr	r3, [pc, #268]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e40:	4a42      	ldr	r2, [pc, #264]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e48:	4b40      	ldr	r3, [pc, #256]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	617b      	str	r3, [r7, #20]
 8004e52:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004e54:	2380      	movs	r3, #128	@ 0x80
 8004e56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e60:	2300      	movs	r3, #0
 8004e62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e66:	2300      	movs	r3, #0
 8004e68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e6c:	2307      	movs	r3, #7
 8004e6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004e72:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004e76:	4619      	mov	r1, r3
 8004e78:	4835      	ldr	r0, [pc, #212]	@ (8004f50 <HAL_UART_MspInit+0x190>)
 8004e7a:	f001 fc37 	bl	80066ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004e7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e86:	2302      	movs	r3, #2
 8004e88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e92:	2300      	movs	r3, #0
 8004e94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e98:	2307      	movs	r3, #7
 8004e9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004e9e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	482b      	ldr	r0, [pc, #172]	@ (8004f54 <HAL_UART_MspInit+0x194>)
 8004ea6:	f001 fc21 	bl	80066ec <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004eaa:	e048      	b.n	8004f3e <HAL_UART_MspInit+0x17e>
  else if(uartHandle->Instance==USART6)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a29      	ldr	r2, [pc, #164]	@ (8004f58 <HAL_UART_MspInit+0x198>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d143      	bne.n	8004f3e <HAL_UART_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004eb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004eba:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ec0:	f107 0320 	add.w	r3, r7, #32
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f003 f813 	bl	8007ef0 <HAL_RCCEx_PeriphCLKConfig>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8004ed0:	f7fe fd42 	bl	8003958 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004eda:	f043 0320 	orr.w	r3, r3, #32
 8004ede:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee4:	f003 0320 	and.w	r3, r3, #32
 8004ee8:	613b      	str	r3, [r7, #16]
 8004eea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004eec:	4b17      	ldr	r3, [pc, #92]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef0:	4a16      	ldr	r2, [pc, #88]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004ef2:	f043 0304 	orr.w	r3, r3, #4
 8004ef6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ef8:	4b14      	ldr	r3, [pc, #80]	@ (8004f4c <HAL_UART_MspInit+0x18c>)
 8004efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	60fb      	str	r3, [r7, #12]
 8004f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004f04:	23c0      	movs	r3, #192	@ 0xc0
 8004f06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f16:	2303      	movs	r3, #3
 8004f18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004f1c:	2308      	movs	r3, #8
 8004f1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f22:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004f26:	4619      	mov	r1, r3
 8004f28:	480c      	ldr	r0, [pc, #48]	@ (8004f5c <HAL_UART_MspInit+0x19c>)
 8004f2a:	f001 fbdf 	bl	80066ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2105      	movs	r1, #5
 8004f32:	2047      	movs	r0, #71	@ 0x47
 8004f34:	f000 fbde 	bl	80056f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004f38:	2047      	movs	r0, #71	@ 0x47
 8004f3a:	f000 fbf7 	bl	800572c <HAL_NVIC_EnableIRQ>
}
 8004f3e:	bf00      	nop
 8004f40:	37b8      	adds	r7, #184	@ 0xb8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40011000 	.word	0x40011000
 8004f4c:	40023800 	.word	0x40023800
 8004f50:	40020400 	.word	0x40020400
 8004f54:	40020000 	.word	0x40020000
 8004f58:	40011400 	.word	0x40011400
 8004f5c:	40020800 	.word	0x40020800

08004f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004f98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f64:	f7ff fb02 	bl	800456c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f68:	480c      	ldr	r0, [pc, #48]	@ (8004f9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004f6a:	490d      	ldr	r1, [pc, #52]	@ (8004fa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f70:	e002      	b.n	8004f78 <LoopCopyDataInit>

08004f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f76:	3304      	adds	r3, #4

08004f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f7c:	d3f9      	bcc.n	8004f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004fa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004f80:	4c0a      	ldr	r4, [pc, #40]	@ (8004fac <LoopFillZerobss+0x22>)
  movs r3, #0
 8004f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f84:	e001      	b.n	8004f8a <LoopFillZerobss>

08004f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f88:	3204      	adds	r2, #4

08004f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f8c:	d3fb      	bcc.n	8004f86 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004f8e:	f00e fd87 	bl	8013aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f92:	f7fe fbe5 	bl	8003760 <main>
  bx  lr    
 8004f96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f98:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004fa0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004fa4:	08016bf8 	.word	0x08016bf8
  ldr r2, =_sbss
 8004fa8:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8004fac:	2000b4ec 	.word	0x2000b4ec

08004fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004fb0:	e7fe      	b.n	8004fb0 <ADC_IRQHandler>

08004fb2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fb6:	2003      	movs	r0, #3
 8004fb8:	f000 fb91 	bl	80056de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	f7ff f951 	bl	8004264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fc2:	f7ff f927 	bl	8004214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fd0:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <HAL_IncTick+0x20>)
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4b06      	ldr	r3, [pc, #24]	@ (8004ff0 <HAL_IncTick+0x24>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4413      	add	r3, r2
 8004fdc:	4a04      	ldr	r2, [pc, #16]	@ (8004ff0 <HAL_IncTick+0x24>)
 8004fde:	6013      	str	r3, [r2, #0]
}
 8004fe0:	bf00      	nop
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	2000000c 	.word	0x2000000c
 8004ff0:	20003238 	.word	0x20003238

08004ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <HAL_GetTick+0x14>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20003238 	.word	0x20003238

0800500c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005014:	f7ff ffee 	bl	8004ff4 <HAL_GetTick>
 8005018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005024:	d005      	beq.n	8005032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005026:	4b0a      	ldr	r3, [pc, #40]	@ (8005050 <HAL_Delay+0x44>)
 8005028:	781b      	ldrb	r3, [r3, #0]
 800502a:	461a      	mov	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	4413      	add	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005032:	bf00      	nop
 8005034:	f7ff ffde 	bl	8004ff4 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	429a      	cmp	r2, r3
 8005042:	d8f7      	bhi.n	8005034 <HAL_Delay+0x28>
  {
  }
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	2000000c 	.word	0x2000000c

08005054 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800505c:	2300      	movs	r3, #0
 800505e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e031      	b.n	80050ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	2b00      	cmp	r3, #0
 8005070:	d109      	bne.n	8005086 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fc fc00 	bl	8001878 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508a:	f003 0310 	and.w	r3, r3, #16
 800508e:	2b00      	cmp	r3, #0
 8005090:	d116      	bne.n	80050c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005096:	4b10      	ldr	r3, [pc, #64]	@ (80050d8 <HAL_ADC_Init+0x84>)
 8005098:	4013      	ands	r3, r2
 800509a:	f043 0202 	orr.w	r2, r3, #2
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f974 	bl	8005390 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b2:	f023 0303 	bic.w	r3, r3, #3
 80050b6:	f043 0201 	orr.w	r2, r3, #1
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80050be:	e001      	b.n	80050c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3710      	adds	r7, #16
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	ffffeefd 	.word	0xffffeefd

080050dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80050e6:	2300      	movs	r3, #0
 80050e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d101      	bne.n	80050f8 <HAL_ADC_ConfigChannel+0x1c>
 80050f4:	2302      	movs	r3, #2
 80050f6:	e13a      	b.n	800536e <HAL_ADC_ConfigChannel+0x292>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b09      	cmp	r3, #9
 8005106:	d93a      	bls.n	800517e <HAL_ADC_ConfigChannel+0xa2>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005110:	d035      	beq.n	800517e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68d9      	ldr	r1, [r3, #12]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	b29b      	uxth	r3, r3
 800511e:	461a      	mov	r2, r3
 8005120:	4613      	mov	r3, r2
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	4413      	add	r3, r2
 8005126:	3b1e      	subs	r3, #30
 8005128:	2207      	movs	r2, #7
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43da      	mvns	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	400a      	ands	r2, r1
 8005136:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a8f      	ldr	r2, [pc, #572]	@ (800537c <HAL_ADC_ConfigChannel+0x2a0>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d10a      	bne.n	8005158 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68d9      	ldr	r1, [r3, #12]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	061a      	lsls	r2, r3, #24
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005156:	e039      	b.n	80051cc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68d9      	ldr	r1, [r3, #12]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	b29b      	uxth	r3, r3
 8005168:	4618      	mov	r0, r3
 800516a:	4603      	mov	r3, r0
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	4403      	add	r3, r0
 8005170:	3b1e      	subs	r3, #30
 8005172:	409a      	lsls	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	430a      	orrs	r2, r1
 800517a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800517c:	e026      	b.n	80051cc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6919      	ldr	r1, [r3, #16]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	b29b      	uxth	r3, r3
 800518a:	461a      	mov	r2, r3
 800518c:	4613      	mov	r3, r2
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	4413      	add	r3, r2
 8005192:	f003 031f 	and.w	r3, r3, #31
 8005196:	2207      	movs	r2, #7
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	43da      	mvns	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	400a      	ands	r2, r1
 80051a4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6919      	ldr	r1, [r3, #16]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	4618      	mov	r0, r3
 80051b8:	4603      	mov	r3, r0
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4403      	add	r3, r0
 80051be:	f003 031f 	and.w	r3, r3, #31
 80051c2:	409a      	lsls	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b06      	cmp	r3, #6
 80051d2:	d824      	bhi.n	800521e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	4613      	mov	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	3b05      	subs	r3, #5
 80051e6:	221f      	movs	r2, #31
 80051e8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ec:	43da      	mvns	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	400a      	ands	r2, r1
 80051f4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	b29b      	uxth	r3, r3
 8005202:	4618      	mov	r0, r3
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	3b05      	subs	r3, #5
 8005210:	fa00 f203 	lsl.w	r2, r0, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	635a      	str	r2, [r3, #52]	@ 0x34
 800521c:	e04c      	b.n	80052b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b0c      	cmp	r3, #12
 8005224:	d824      	bhi.n	8005270 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	4613      	mov	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	3b23      	subs	r3, #35	@ 0x23
 8005238:	221f      	movs	r2, #31
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	43da      	mvns	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	400a      	ands	r2, r1
 8005246:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	b29b      	uxth	r3, r3
 8005254:	4618      	mov	r0, r3
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	4413      	add	r3, r2
 8005260:	3b23      	subs	r3, #35	@ 0x23
 8005262:	fa00 f203 	lsl.w	r2, r0, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	631a      	str	r2, [r3, #48]	@ 0x30
 800526e:	e023      	b.n	80052b8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	3b41      	subs	r3, #65	@ 0x41
 8005282:	221f      	movs	r2, #31
 8005284:	fa02 f303 	lsl.w	r3, r2, r3
 8005288:	43da      	mvns	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	400a      	ands	r2, r1
 8005290:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	b29b      	uxth	r3, r3
 800529e:	4618      	mov	r0, r3
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	4613      	mov	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	3b41      	subs	r3, #65	@ 0x41
 80052ac:	fa00 f203 	lsl.w	r2, r0, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a30      	ldr	r2, [pc, #192]	@ (8005380 <HAL_ADC_ConfigChannel+0x2a4>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d10a      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x1fc>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052ca:	d105      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80052cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	4a2c      	ldr	r2, [pc, #176]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052d2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80052d6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a28      	ldr	r2, [pc, #160]	@ (8005380 <HAL_ADC_ConfigChannel+0x2a4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d10f      	bne.n	8005302 <HAL_ADC_ConfigChannel+0x226>
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b12      	cmp	r3, #18
 80052e8:	d10b      	bne.n	8005302 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80052ea:	4b26      	ldr	r3, [pc, #152]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	4a25      	ldr	r2, [pc, #148]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052f0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80052f4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80052f6:	4b23      	ldr	r3, [pc, #140]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	4a22      	ldr	r2, [pc, #136]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 80052fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005300:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a1e      	ldr	r2, [pc, #120]	@ (8005380 <HAL_ADC_ConfigChannel+0x2a4>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d12b      	bne.n	8005364 <HAL_ADC_ConfigChannel+0x288>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a1a      	ldr	r2, [pc, #104]	@ (800537c <HAL_ADC_ConfigChannel+0x2a0>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d003      	beq.n	800531e <HAL_ADC_ConfigChannel+0x242>
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b11      	cmp	r3, #17
 800531c:	d122      	bne.n	8005364 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800531e:	4b19      	ldr	r3, [pc, #100]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4a18      	ldr	r2, [pc, #96]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 8005324:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005328:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800532a:	4b16      	ldr	r3, [pc, #88]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4a15      	ldr	r2, [pc, #84]	@ (8005384 <HAL_ADC_ConfigChannel+0x2a8>)
 8005330:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005334:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a10      	ldr	r2, [pc, #64]	@ (800537c <HAL_ADC_ConfigChannel+0x2a0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d111      	bne.n	8005364 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005340:	4b11      	ldr	r3, [pc, #68]	@ (8005388 <HAL_ADC_ConfigChannel+0x2ac>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a11      	ldr	r2, [pc, #68]	@ (800538c <HAL_ADC_ConfigChannel+0x2b0>)
 8005346:	fba2 2303 	umull	r2, r3, r2, r3
 800534a:	0c9a      	lsrs	r2, r3, #18
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005356:	e002      	b.n	800535e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	3b01      	subs	r3, #1
 800535c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1f9      	bne.n	8005358 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	10000012 	.word	0x10000012
 8005380:	40012000 	.word	0x40012000
 8005384:	40012300 	.word	0x40012300
 8005388:	20000004 	.word	0x20000004
 800538c:	431bde83 	.word	0x431bde83

08005390 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005398:	4b78      	ldr	r3, [pc, #480]	@ (800557c <ADC_Init+0x1ec>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	4a77      	ldr	r2, [pc, #476]	@ (800557c <ADC_Init+0x1ec>)
 800539e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80053a2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80053a4:	4b75      	ldr	r3, [pc, #468]	@ (800557c <ADC_Init+0x1ec>)
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	4973      	ldr	r1, [pc, #460]	@ (800557c <ADC_Init+0x1ec>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6859      	ldr	r1, [r3, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	021a      	lsls	r2, r3, #8
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	685a      	ldr	r2, [r3, #4]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80053e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6859      	ldr	r1, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689a      	ldr	r2, [r3, #8]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689a      	ldr	r2, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005406:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6899      	ldr	r1, [r3, #8]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800541e:	4a58      	ldr	r2, [pc, #352]	@ (8005580 <ADC_Init+0x1f0>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d022      	beq.n	800546a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005432:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689a      	ldr	r2, [r3, #8]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6899      	ldr	r1, [r3, #8]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	609a      	str	r2, [r3, #8]
 8005468:	e00f      	b.n	800548a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005488:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0202 	bic.w	r2, r2, #2
 8005498:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6899      	ldr	r1, [r3, #8]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	005a      	lsls	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d01b      	beq.n	80054f0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80054d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	6859      	ldr	r1, [r3, #4]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	3b01      	subs	r3, #1
 80054e4:	035a      	lsls	r2, r3, #13
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	605a      	str	r2, [r3, #4]
 80054ee:	e007      	b.n	8005500 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800550e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	3b01      	subs	r3, #1
 800551c:	051a      	lsls	r2, r3, #20
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005534:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6899      	ldr	r1, [r3, #8]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005542:	025a      	lsls	r2, r3, #9
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800555a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6899      	ldr	r1, [r3, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	029a      	lsls	r2, r3, #10
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	430a      	orrs	r2, r1
 800556e:	609a      	str	r2, [r3, #8]
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr
 800557c:	40012300 	.word	0x40012300
 8005580:	0f000001 	.word	0x0f000001

08005584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f003 0307 	and.w	r3, r3, #7
 8005592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005594:	4b0b      	ldr	r3, [pc, #44]	@ (80055c4 <__NVIC_SetPriorityGrouping+0x40>)
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80055a0:	4013      	ands	r3, r2
 80055a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80055ac:	4b06      	ldr	r3, [pc, #24]	@ (80055c8 <__NVIC_SetPriorityGrouping+0x44>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055b2:	4a04      	ldr	r2, [pc, #16]	@ (80055c4 <__NVIC_SetPriorityGrouping+0x40>)
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	60d3      	str	r3, [r2, #12]
}
 80055b8:	bf00      	nop
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	e000ed00 	.word	0xe000ed00
 80055c8:	05fa0000 	.word	0x05fa0000

080055cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055d0:	4b04      	ldr	r3, [pc, #16]	@ (80055e4 <__NVIC_GetPriorityGrouping+0x18>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	0a1b      	lsrs	r3, r3, #8
 80055d6:	f003 0307 	and.w	r3, r3, #7
}
 80055da:	4618      	mov	r0, r3
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr
 80055e4:	e000ed00 	.word	0xe000ed00

080055e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	db0b      	blt.n	8005612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055fa:	79fb      	ldrb	r3, [r7, #7]
 80055fc:	f003 021f 	and.w	r2, r3, #31
 8005600:	4907      	ldr	r1, [pc, #28]	@ (8005620 <__NVIC_EnableIRQ+0x38>)
 8005602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005606:	095b      	lsrs	r3, r3, #5
 8005608:	2001      	movs	r0, #1
 800560a:	fa00 f202 	lsl.w	r2, r0, r2
 800560e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005612:	bf00      	nop
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	e000e100 	.word	0xe000e100

08005624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	4603      	mov	r3, r0
 800562c:	6039      	str	r1, [r7, #0]
 800562e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005634:	2b00      	cmp	r3, #0
 8005636:	db0a      	blt.n	800564e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	b2da      	uxtb	r2, r3
 800563c:	490c      	ldr	r1, [pc, #48]	@ (8005670 <__NVIC_SetPriority+0x4c>)
 800563e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005642:	0112      	lsls	r2, r2, #4
 8005644:	b2d2      	uxtb	r2, r2
 8005646:	440b      	add	r3, r1
 8005648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800564c:	e00a      	b.n	8005664 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	4908      	ldr	r1, [pc, #32]	@ (8005674 <__NVIC_SetPriority+0x50>)
 8005654:	79fb      	ldrb	r3, [r7, #7]
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	3b04      	subs	r3, #4
 800565c:	0112      	lsls	r2, r2, #4
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	440b      	add	r3, r1
 8005662:	761a      	strb	r2, [r3, #24]
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	e000e100 	.word	0xe000e100
 8005674:	e000ed00 	.word	0xe000ed00

08005678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	@ 0x24
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f003 0307 	and.w	r3, r3, #7
 800568a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	f1c3 0307 	rsb	r3, r3, #7
 8005692:	2b04      	cmp	r3, #4
 8005694:	bf28      	it	cs
 8005696:	2304      	movcs	r3, #4
 8005698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	3304      	adds	r3, #4
 800569e:	2b06      	cmp	r3, #6
 80056a0:	d902      	bls.n	80056a8 <NVIC_EncodePriority+0x30>
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	3b03      	subs	r3, #3
 80056a6:	e000      	b.n	80056aa <NVIC_EncodePriority+0x32>
 80056a8:	2300      	movs	r3, #0
 80056aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056ac:	f04f 32ff 	mov.w	r2, #4294967295
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	fa02 f303 	lsl.w	r3, r2, r3
 80056b6:	43da      	mvns	r2, r3
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	401a      	ands	r2, r3
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056c0:	f04f 31ff 	mov.w	r1, #4294967295
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ca:	43d9      	mvns	r1, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056d0:	4313      	orrs	r3, r2
         );
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3724      	adds	r7, #36	@ 0x24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr

080056de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b082      	sub	sp, #8
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7ff ff4c 	bl	8005584 <__NVIC_SetPriorityGrouping>
}
 80056ec:	bf00      	nop
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	4603      	mov	r3, r0
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
 8005700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005702:	2300      	movs	r3, #0
 8005704:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005706:	f7ff ff61 	bl	80055cc <__NVIC_GetPriorityGrouping>
 800570a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	6978      	ldr	r0, [r7, #20]
 8005712:	f7ff ffb1 	bl	8005678 <NVIC_EncodePriority>
 8005716:	4602      	mov	r2, r0
 8005718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800571c:	4611      	mov	r1, r2
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff ff80 	bl	8005624 <__NVIC_SetPriority>
}
 8005724:	bf00      	nop
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff ff54 	bl	80055e8 <__NVIC_EnableIRQ>
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e054      	b.n	8005804 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	7f5b      	ldrb	r3, [r3, #29]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d105      	bne.n	8005770 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fc f8e6 	bl	800193c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2202      	movs	r2, #2
 8005774:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	791b      	ldrb	r3, [r3, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10c      	bne.n	8005798 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a22      	ldr	r2, [pc, #136]	@ (800580c <HAL_CRC_Init+0xc4>)
 8005784:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0218 	bic.w	r2, r2, #24
 8005794:	609a      	str	r2, [r3, #8]
 8005796:	e00c      	b.n	80057b2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6899      	ldr	r1, [r3, #8]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	461a      	mov	r2, r3
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f834 	bl	8005810 <HAL_CRCEx_Polynomial_Set>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e028      	b.n	8005804 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	795b      	ldrb	r3, [r3, #5]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f04f 32ff 	mov.w	r2, #4294967295
 80057c2:	611a      	str	r2, [r3, #16]
 80057c4:	e004      	b.n	80057d0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	6912      	ldr	r2, [r2, #16]
 80057ce:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	695a      	ldr	r2, [r3, #20]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699a      	ldr	r2, [r3, #24]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3708      	adds	r7, #8
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	04c11db7 	.word	0x04c11db7

08005810 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005810:	b480      	push	{r7}
 8005812:	b087      	sub	sp, #28
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005820:	231f      	movs	r3, #31
 8005822:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	75fb      	strb	r3, [r7, #23]
 8005832:	e063      	b.n	80058fc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005834:	bf00      	nop
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	1e5a      	subs	r2, r3, #1
 800583a:	613a      	str	r2, [r7, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d009      	beq.n	8005854 <HAL_CRCEx_Polynomial_Set+0x44>
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	fa22 f303 	lsr.w	r3, r2, r3
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d0f0      	beq.n	8005836 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b18      	cmp	r3, #24
 8005858:	d846      	bhi.n	80058e8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800585a:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <HAL_CRCEx_Polynomial_Set+0x50>)
 800585c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005860:	080058ef 	.word	0x080058ef
 8005864:	080058e9 	.word	0x080058e9
 8005868:	080058e9 	.word	0x080058e9
 800586c:	080058e9 	.word	0x080058e9
 8005870:	080058e9 	.word	0x080058e9
 8005874:	080058e9 	.word	0x080058e9
 8005878:	080058e9 	.word	0x080058e9
 800587c:	080058e9 	.word	0x080058e9
 8005880:	080058dd 	.word	0x080058dd
 8005884:	080058e9 	.word	0x080058e9
 8005888:	080058e9 	.word	0x080058e9
 800588c:	080058e9 	.word	0x080058e9
 8005890:	080058e9 	.word	0x080058e9
 8005894:	080058e9 	.word	0x080058e9
 8005898:	080058e9 	.word	0x080058e9
 800589c:	080058e9 	.word	0x080058e9
 80058a0:	080058d1 	.word	0x080058d1
 80058a4:	080058e9 	.word	0x080058e9
 80058a8:	080058e9 	.word	0x080058e9
 80058ac:	080058e9 	.word	0x080058e9
 80058b0:	080058e9 	.word	0x080058e9
 80058b4:	080058e9 	.word	0x080058e9
 80058b8:	080058e9 	.word	0x080058e9
 80058bc:	080058e9 	.word	0x080058e9
 80058c0:	080058c5 	.word	0x080058c5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	2b06      	cmp	r3, #6
 80058c8:	d913      	bls.n	80058f2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80058ce:	e010      	b.n	80058f2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	2b07      	cmp	r3, #7
 80058d4:	d90f      	bls.n	80058f6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80058da:	e00c      	b.n	80058f6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	2b0f      	cmp	r3, #15
 80058e0:	d90b      	bls.n	80058fa <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80058e6:	e008      	b.n	80058fa <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	75fb      	strb	r3, [r7, #23]
        break;
 80058ec:	e006      	b.n	80058fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80058ee:	bf00      	nop
 80058f0:	e004      	b.n	80058fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80058f2:	bf00      	nop
 80058f4:	e002      	b.n	80058fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80058f6:	bf00      	nop
 80058f8:	e000      	b.n	80058fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80058fa:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10d      	bne.n	800591e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f023 0118 	bic.w	r1, r3, #24
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	430a      	orrs	r2, r1
 800591c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800591e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005920:	4618      	mov	r0, r3
 8005922:	371c      	adds	r7, #28
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e069      	b.n	8005a12 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d102      	bne.n	8005950 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7fc f84a 	bl	80019e4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2202      	movs	r2, #2
 8005954:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	699b      	ldr	r3, [r3, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6819      	ldr	r1, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	4b2a      	ldr	r3, [pc, #168]	@ (8005a1c <HAL_DCMI_Init+0xf0>)
 8005972:	400b      	ands	r3, r1
 8005974:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6819      	ldr	r1, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800598a:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005996:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80059a2:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a8:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80059ae:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b4:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80059ba:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	2b10      	cmp	r3, #16
 80059ca:	d112      	bne.n	80059f2 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	7f1b      	ldrb	r3, [r3, #28]
 80059d0:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	7f5b      	ldrb	r3, [r3, #29]
 80059d6:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059d8:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	7f9b      	ldrb	r3, [r3, #30]
 80059de:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80059e0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	7fdb      	ldrb	r3, [r3, #31]
 80059e8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80059ee:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80059f0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68da      	ldr	r2, [r3, #12]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 021e 	orr.w	r2, r2, #30
 8005a00:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	ffe0f007 	.word	0xffe0f007

08005a20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
 8005a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d101      	bne.n	8005a46 <HAL_DMA_Start_IT+0x26>
 8005a42:	2302      	movs	r3, #2
 8005a44:	e048      	b.n	8005ad8 <HAL_DMA_Start_IT+0xb8>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d137      	bne.n	8005aca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	68b9      	ldr	r1, [r7, #8]
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 f8d4 	bl	8005c1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a78:	223f      	movs	r2, #63	@ 0x3f
 8005a7a:	409a      	lsls	r2, r3
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0216 	orr.w	r2, r2, #22
 8005a8e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695a      	ldr	r2, [r3, #20]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a9e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d007      	beq.n	8005ab8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0208 	orr.w	r2, r2, #8
 8005ab6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	e005      	b.n	8005ad6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3718      	adds	r7, #24
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}

08005ae0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005aee:	f7ff fa81 	bl	8004ff4 <HAL_GetTick>
 8005af2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d008      	beq.n	8005b12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2280      	movs	r2, #128	@ 0x80
 8005b04:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e052      	b.n	8005bb8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0216 	bic.w	r2, r2, #22
 8005b20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	695a      	ldr	r2, [r3, #20]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d103      	bne.n	8005b42 <HAL_DMA_Abort+0x62>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d007      	beq.n	8005b52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0208 	bic.w	r2, r2, #8
 8005b50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0201 	bic.w	r2, r2, #1
 8005b60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b62:	e013      	b.n	8005b8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b64:	f7ff fa46 	bl	8004ff4 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b05      	cmp	r3, #5
 8005b70:	d90c      	bls.n	8005b8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2220      	movs	r2, #32
 8005b76:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2203      	movs	r2, #3
 8005b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e015      	b.n	8005bb8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e4      	bne.n	8005b64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b9e:	223f      	movs	r2, #63	@ 0x3f
 8005ba0:	409a      	lsls	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d004      	beq.n	8005bde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2280      	movs	r2, #128	@ 0x80
 8005bd8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e00c      	b.n	8005bf8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2205      	movs	r2, #5
 8005be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0201 	bic.w	r2, r2, #1
 8005bf4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
 8005c28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	2b40      	cmp	r3, #64	@ 0x40
 8005c48:	d108      	bne.n	8005c5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005c5a:	e007      	b.n	8005c6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	60da      	str	r2, [r3, #12]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d101      	bne.n	8005c8a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e039      	b.n	8005cfe <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d106      	bne.n	8005ca4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fb ff90 	bl	8001bc4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc8:	f023 0107 	bic.w	r1, r3, #7
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	689a      	ldr	r2, [r3, #8]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cde:	4b0a      	ldr	r3, [pc, #40]	@ (8005d08 <HAL_DMA2D_Init+0x90>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	68d1      	ldr	r1, [r2, #12]
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6812      	ldr	r2, [r2, #0]
 8005cea:	430b      	orrs	r3, r1
 8005cec:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3708      	adds	r7, #8
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	ffffc000 	.word	0xffffc000

08005d0c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d026      	beq.n	8005d7c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d021      	beq.n	8005d7c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d46:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d4c:	f043 0201 	orr.w	r2, r3, #1
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2204      	movs	r2, #4
 8005d60:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d003      	beq.n	8005d7c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f003 0320 	and.w	r3, r3, #32
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d026      	beq.n	8005dd4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d021      	beq.n	8005dd4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d9e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2220      	movs	r2, #32
 8005da6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dac:	f043 0202 	orr.w	r2, r3, #2
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2204      	movs	r2, #4
 8005db8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f003 0308 	and.w	r3, r3, #8
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d026      	beq.n	8005e2c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d021      	beq.n	8005e2c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005df6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e04:	f043 0204 	orr.w	r2, r3, #4
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2204      	movs	r2, #4
 8005e10:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d003      	beq.n	8005e2c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 0304 	and.w	r3, r3, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d013      	beq.n	8005e5e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00e      	beq.n	8005e5e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e4e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2204      	movs	r2, #4
 8005e56:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f853 	bl	8005f04 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f003 0302 	and.w	r3, r3, #2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d024      	beq.n	8005eb2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d01f      	beq.n	8005eb2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005e80:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2202      	movs	r2, #2
 8005e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01f      	beq.n	8005efc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d01a      	beq.n	8005efc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ed4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2210      	movs	r2, #16
 8005edc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f80e 	bl	8005f18 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005efc:	bf00      	nop
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b087      	sub	sp, #28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d101      	bne.n	8005f4c <HAL_DMA2D_ConfigLayer+0x20>
 8005f48:	2302      	movs	r3, #2
 8005f4a:	e079      	b.n	8006040 <HAL_DMA2D_ConfigLayer+0x114>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	011b      	lsls	r3, r3, #4
 8005f60:	3318      	adds	r3, #24
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	4413      	add	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	041b      	lsls	r3, r3, #16
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005f76:	4b35      	ldr	r3, [pc, #212]	@ (800604c <HAL_DMA2D_ConfigLayer+0x120>)
 8005f78:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b0a      	cmp	r3, #10
 8005f80:	d003      	beq.n	8005f8a <HAL_DMA2D_ConfigLayer+0x5e>
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	2b09      	cmp	r3, #9
 8005f88:	d107      	bne.n	8005f9a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	617b      	str	r3, [r7, #20]
 8005f98:	e005      	b.n	8005fa6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	061b      	lsls	r3, r3, #24
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d120      	bne.n	8005fee <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	ea02 0103 	and.w	r1, r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	6812      	ldr	r2, [r2, #0]
 8005fcc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b0a      	cmp	r3, #10
 8005fd4:	d003      	beq.n	8005fde <HAL_DMA2D_ConfigLayer+0xb2>
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2b09      	cmp	r3, #9
 8005fdc:	d127      	bne.n	800602e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005fea:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fec:	e01f      	b.n	800602e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	69da      	ldr	r2, [r3, #28]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	43db      	mvns	r3, r3
 8005ff8:	ea02 0103 	and.w	r1, r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	430a      	orrs	r2, r1
 8006004:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	6812      	ldr	r2, [r2, #0]
 800600e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	2b0a      	cmp	r3, #10
 8006016:	d003      	beq.n	8006020 <HAL_DMA2D_ConfigLayer+0xf4>
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	2b09      	cmp	r3, #9
 800601e:	d106      	bne.n	800602e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800602c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	371c      	adds	r7, #28
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	ff03000f 	.word	0xff03000f

08006050 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e086      	b.n	8006170 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006068:	2b00      	cmp	r3, #0
 800606a:	d106      	bne.n	800607a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2220      	movs	r2, #32
 8006070:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7fb fe19 	bl	8001cac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800607a:	4b3f      	ldr	r3, [pc, #252]	@ (8006178 <HAL_ETH_Init+0x128>)
 800607c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607e:	4a3e      	ldr	r2, [pc, #248]	@ (8006178 <HAL_ETH_Init+0x128>)
 8006080:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006084:	6453      	str	r3, [r2, #68]	@ 0x44
 8006086:	4b3c      	ldr	r3, [pc, #240]	@ (8006178 <HAL_ETH_Init+0x128>)
 8006088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800608a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800608e:	60bb      	str	r3, [r7, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006092:	4b3a      	ldr	r3, [pc, #232]	@ (800617c <HAL_ETH_Init+0x12c>)
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	4a39      	ldr	r2, [pc, #228]	@ (800617c <HAL_ETH_Init+0x12c>)
 8006098:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800609c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800609e:	4b37      	ldr	r3, [pc, #220]	@ (800617c <HAL_ETH_Init+0x12c>)
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	4935      	ldr	r1, [pc, #212]	@ (800617c <HAL_ETH_Init+0x12c>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80060ac:	4b33      	ldr	r3, [pc, #204]	@ (800617c <HAL_ETH_Init+0x12c>)
 80060ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	6812      	ldr	r2, [r2, #0]
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80060c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060c8:	f7fe ff94 	bl	8004ff4 <HAL_GetTick>
 80060cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80060ce:	e011      	b.n	80060f4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80060d0:	f7fe ff90 	bl	8004ff4 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80060de:	d909      	bls.n	80060f4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2204      	movs	r2, #4
 80060e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	22e0      	movs	r2, #224	@ 0xe0
 80060ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e03d      	b.n	8006170 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1e4      	bne.n	80060d0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f97a 	bl	8006400 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 fa25 	bl	800655c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fa7b 	bl	800660e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	461a      	mov	r2, r3
 800611e:	2100      	movs	r1, #0
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f9e3 	bl	80064ec <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006134:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	4b0f      	ldr	r3, [pc, #60]	@ (8006180 <HAL_ETH_Init+0x130>)
 8006144:	430b      	orrs	r3, r1
 8006146:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800615a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2210      	movs	r2, #16
 800616a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3710      	adds	r7, #16
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	40023800 	.word	0x40023800
 800617c:	40013800 	.word	0x40013800
 8006180:	00020060 	.word	0x00020060

08006184 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4b53      	ldr	r3, [pc, #332]	@ (80062e8 <ETH_SetMACConfig+0x164>)
 800619a:	4013      	ands	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	7b9b      	ldrb	r3, [r3, #14]
 80061a2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80061a4:	683a      	ldr	r2, [r7, #0]
 80061a6:	7c12      	ldrb	r2, [r2, #16]
 80061a8:	2a00      	cmp	r2, #0
 80061aa:	d102      	bne.n	80061b2 <ETH_SetMACConfig+0x2e>
 80061ac:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80061b0:	e000      	b.n	80061b4 <ETH_SetMACConfig+0x30>
 80061b2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80061b4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	7c52      	ldrb	r2, [r2, #17]
 80061ba:	2a00      	cmp	r2, #0
 80061bc:	d102      	bne.n	80061c4 <ETH_SetMACConfig+0x40>
 80061be:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80061c2:	e000      	b.n	80061c6 <ETH_SetMACConfig+0x42>
 80061c4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80061c6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80061cc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	7fdb      	ldrb	r3, [r3, #31]
 80061d2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80061d4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80061da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	7f92      	ldrb	r2, [r2, #30]
 80061e0:	2a00      	cmp	r2, #0
 80061e2:	d102      	bne.n	80061ea <ETH_SetMACConfig+0x66>
 80061e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80061e8:	e000      	b.n	80061ec <ETH_SetMACConfig+0x68>
 80061ea:	2200      	movs	r2, #0
                        macconf->Speed |
 80061ec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	7f1b      	ldrb	r3, [r3, #28]
 80061f2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80061f4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80061fa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	791b      	ldrb	r3, [r3, #4]
 8006200:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006202:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	f892 2020 	ldrb.w	r2, [r2, #32]
 800620a:	2a00      	cmp	r2, #0
 800620c:	d102      	bne.n	8006214 <ETH_SetMACConfig+0x90>
 800620e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006212:	e000      	b.n	8006216 <ETH_SetMACConfig+0x92>
 8006214:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006216:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	7bdb      	ldrb	r3, [r3, #15]
 800621c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800621e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006224:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800622c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800622e:	4313      	orrs	r3, r2
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006246:	2001      	movs	r0, #1
 8006248:	f7fe fee0 	bl	800500c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006262:	4013      	ands	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800626a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006272:	2a00      	cmp	r2, #0
 8006274:	d101      	bne.n	800627a <ETH_SetMACConfig+0xf6>
 8006276:	2280      	movs	r2, #128	@ 0x80
 8006278:	e000      	b.n	800627c <ETH_SetMACConfig+0xf8>
 800627a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800627c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006282:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006284:	683a      	ldr	r2, [r7, #0]
 8006286:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800628a:	2a01      	cmp	r2, #1
 800628c:	d101      	bne.n	8006292 <ETH_SetMACConfig+0x10e>
 800628e:	2208      	movs	r2, #8
 8006290:	e000      	b.n	8006294 <ETH_SetMACConfig+0x110>
 8006292:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006294:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800629c:	2a01      	cmp	r2, #1
 800629e:	d101      	bne.n	80062a4 <ETH_SetMACConfig+0x120>
 80062a0:	2204      	movs	r2, #4
 80062a2:	e000      	b.n	80062a6 <ETH_SetMACConfig+0x122>
 80062a4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80062a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80062ae:	2a01      	cmp	r2, #1
 80062b0:	d101      	bne.n	80062b6 <ETH_SetMACConfig+0x132>
 80062b2:	2202      	movs	r2, #2
 80062b4:	e000      	b.n	80062b8 <ETH_SetMACConfig+0x134>
 80062b6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80062b8:	4313      	orrs	r3, r2
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062d0:	2001      	movs	r0, #1
 80062d2:	f7fe fe9b 	bl	800500c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	619a      	str	r2, [r3, #24]
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	fd20810f 	.word	0xfd20810f

080062ec <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	4b3d      	ldr	r3, [pc, #244]	@ (80063fc <ETH_SetDMAConfig+0x110>)
 8006306:	4013      	ands	r3, r2
 8006308:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	7b1b      	ldrb	r3, [r3, #12]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d102      	bne.n	8006318 <ETH_SetDMAConfig+0x2c>
 8006312:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006316:	e000      	b.n	800631a <ETH_SetDMAConfig+0x2e>
 8006318:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	7b5b      	ldrb	r3, [r3, #13]
 800631e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006320:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006322:	683a      	ldr	r2, [r7, #0]
 8006324:	7f52      	ldrb	r2, [r2, #29]
 8006326:	2a00      	cmp	r2, #0
 8006328:	d102      	bne.n	8006330 <ETH_SetDMAConfig+0x44>
 800632a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800632e:	e000      	b.n	8006332 <ETH_SetDMAConfig+0x46>
 8006330:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006332:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	7b9b      	ldrb	r3, [r3, #14]
 8006338:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800633a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006340:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	7f1b      	ldrb	r3, [r3, #28]
 8006346:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006348:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	7f9b      	ldrb	r3, [r3, #30]
 800634e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006350:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006356:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800635e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006360:	4313      	orrs	r3, r2
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4313      	orrs	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006370:	461a      	mov	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006382:	2001      	movs	r0, #1
 8006384:	f7fe fe42 	bl	800500c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006390:	461a      	mov	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	791b      	ldrb	r3, [r3, #4]
 800639a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80063a0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80063a6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80063ac:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063b4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80063b6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063bc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80063be:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80063c4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6812      	ldr	r2, [r2, #0]
 80063ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80063ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80063d2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80063e0:	2001      	movs	r0, #1
 80063e2:	f7fe fe13 	bl	800500c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ee:	461a      	mov	r2, r3
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6013      	str	r3, [r2, #0]
}
 80063f4:	bf00      	nop
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	f8de3f23 	.word	0xf8de3f23

08006400 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b0a6      	sub	sp, #152	@ 0x98
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8006414:	2300      	movs	r3, #0
 8006416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006418:	2300      	movs	r3, #0
 800641a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800641e:	2301      	movs	r3, #1
 8006420:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8006424:	2300      	movs	r3, #0
 8006426:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800642a:	2301      	movs	r3, #1
 800642c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8006430:	2301      	movs	r3, #1
 8006432:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8006436:	2300      	movs	r3, #0
 8006438:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800643c:	2300      	movs	r3, #0
 800643e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006442:	2300      	movs	r3, #0
 8006444:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8006446:	2300      	movs	r3, #0
 8006448:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800644c:	2300      	movs	r3, #0
 800644e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8006450:	2300      	movs	r3, #0
 8006452:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006456:	2300      	movs	r3, #0
 8006458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800645c:	2300      	movs	r3, #0
 800645e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006462:	2300      	movs	r3, #0
 8006464:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006468:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800646c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800646e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8006474:	2300      	movs	r3, #0
 8006476:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800647a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800647e:	4619      	mov	r1, r3
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7ff fe7f 	bl	8006184 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8006486:	2301      	movs	r3, #1
 8006488:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800648a:	2301      	movs	r3, #1
 800648c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800648e:	2301      	movs	r3, #1
 8006490:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8006494:	2301      	movs	r3, #1
 8006496:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8006498:	2300      	movs	r3, #0
 800649a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800649c:	2300      	movs	r3, #0
 800649e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80064a2:	2300      	movs	r3, #0
 80064a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80064a8:	2300      	movs	r3, #0
 80064aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80064ac:	2301      	movs	r3, #1
 80064ae:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80064b2:	2301      	movs	r3, #1
 80064b4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80064b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80064ba:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80064bc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80064c0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80064c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80064c6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80064c8:	2301      	movs	r3, #1
 80064ca:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80064ce:	2300      	movs	r3, #0
 80064d0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80064d2:	2300      	movs	r3, #0
 80064d4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80064d6:	f107 0308 	add.w	r3, r7, #8
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff ff05 	bl	80062ec <ETH_SetDMAConfig>
}
 80064e2:	bf00      	nop
 80064e4:	3798      	adds	r7, #152	@ 0x98
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
	...

080064ec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3305      	adds	r3, #5
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	021b      	lsls	r3, r3, #8
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	3204      	adds	r2, #4
 8006504:	7812      	ldrb	r2, [r2, #0]
 8006506:	4313      	orrs	r3, r2
 8006508:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	4b11      	ldr	r3, [pc, #68]	@ (8006554 <ETH_MACAddressConfig+0x68>)
 800650e:	4413      	add	r3, r2
 8006510:	461a      	mov	r2, r3
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3303      	adds	r3, #3
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	061a      	lsls	r2, r3, #24
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	3302      	adds	r3, #2
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	041b      	lsls	r3, r3, #16
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	3301      	adds	r3, #1
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	021b      	lsls	r3, r3, #8
 8006530:	4313      	orrs	r3, r2
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	7812      	ldrb	r2, [r2, #0]
 8006536:	4313      	orrs	r3, r2
 8006538:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	4b06      	ldr	r3, [pc, #24]	@ (8006558 <ETH_MACAddressConfig+0x6c>)
 800653e:	4413      	add	r3, r2
 8006540:	461a      	mov	r2, r3
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	6013      	str	r3, [r2, #0]
}
 8006546:	bf00      	nop
 8006548:	371c      	adds	r7, #28
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40028040 	.word	0x40028040
 8006558:	40028044 	.word	0x40028044

0800655c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
 8006568:	e03e      	b.n	80065e8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68d9      	ldr	r1, [r3, #12]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4613      	mov	r3, r2
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	00db      	lsls	r3, r3, #3
 8006578:	440b      	add	r3, r1
 800657a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2200      	movs	r2, #0
 8006580:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2200      	movs	r2, #0
 8006586:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	2200      	movs	r2, #0
 800658c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2200      	movs	r2, #0
 8006592:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006594:	68b9      	ldr	r1, [r7, #8]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	3206      	adds	r2, #6
 800659c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d80c      	bhi.n	80065cc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68d9      	ldr	r1, [r3, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	1c5a      	adds	r2, r3, #1
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	440b      	add	r3, r1
 80065c4:	461a      	mov	r2, r3
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	60da      	str	r2, [r3, #12]
 80065ca:	e004      	b.n	80065d6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	461a      	mov	r2, r3
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	3301      	adds	r3, #1
 80065e6:	60fb      	str	r3, [r7, #12]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2b03      	cmp	r3, #3
 80065ec:	d9bd      	bls.n	800656a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006600:	611a      	str	r2, [r3, #16]
}
 8006602:	bf00      	nop
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800660e:	b480      	push	{r7}
 8006610:	b085      	sub	sp, #20
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006616:	2300      	movs	r3, #0
 8006618:	60fb      	str	r3, [r7, #12]
 800661a:	e048      	b.n	80066ae <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6919      	ldr	r1, [r3, #16]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4613      	mov	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4413      	add	r3, r2
 8006628:	00db      	lsls	r3, r3, #3
 800662a:	440b      	add	r3, r1
 800662c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	2200      	movs	r2, #0
 8006632:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	2200      	movs	r2, #0
 8006638:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	2200      	movs	r2, #0
 800663e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	2200      	movs	r2, #0
 8006644:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2200      	movs	r2, #0
 800664a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2200      	movs	r2, #0
 8006650:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006658:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006672:	68b9      	ldr	r1, [r7, #8]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	3212      	adds	r2, #18
 800667a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2b02      	cmp	r3, #2
 8006682:	d80c      	bhi.n	800669e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6919      	ldr	r1, [r3, #16]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	1c5a      	adds	r2, r3, #1
 800668c:	4613      	mov	r3, r2
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	4413      	add	r3, r2
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	440b      	add	r3, r1
 8006696:	461a      	mov	r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	60da      	str	r2, [r3, #12]
 800669c:	e004      	b.n	80066a8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	461a      	mov	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	3301      	adds	r3, #1
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b03      	cmp	r3, #3
 80066b2:	d9b3      	bls.n	800661c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066de:	60da      	str	r2, [r3, #12]
}
 80066e0:	bf00      	nop
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b089      	sub	sp, #36	@ 0x24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80066f6:	2300      	movs	r3, #0
 80066f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80066fe:	2300      	movs	r3, #0
 8006700:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006702:	2300      	movs	r3, #0
 8006704:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006706:	2300      	movs	r3, #0
 8006708:	61fb      	str	r3, [r7, #28]
 800670a:	e175      	b.n	80069f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800670c:	2201      	movs	r2, #1
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	fa02 f303 	lsl.w	r3, r2, r3
 8006714:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	4013      	ands	r3, r2
 800671e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	429a      	cmp	r2, r3
 8006726:	f040 8164 	bne.w	80069f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f003 0303 	and.w	r3, r3, #3
 8006732:	2b01      	cmp	r3, #1
 8006734:	d005      	beq.n	8006742 <HAL_GPIO_Init+0x56>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f003 0303 	and.w	r3, r3, #3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d130      	bne.n	80067a4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	005b      	lsls	r3, r3, #1
 800674c:	2203      	movs	r2, #3
 800674e:	fa02 f303 	lsl.w	r3, r2, r3
 8006752:	43db      	mvns	r3, r3
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	4013      	ands	r3, r2
 8006758:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	68da      	ldr	r2, [r3, #12]
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	005b      	lsls	r3, r3, #1
 8006762:	fa02 f303 	lsl.w	r3, r2, r3
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	4313      	orrs	r3, r2
 800676a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006778:	2201      	movs	r2, #1
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	fa02 f303 	lsl.w	r3, r2, r3
 8006780:	43db      	mvns	r3, r3
 8006782:	69ba      	ldr	r2, [r7, #24]
 8006784:	4013      	ands	r3, r2
 8006786:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	091b      	lsrs	r3, r3, #4
 800678e:	f003 0201 	and.w	r2, r3, #1
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	4313      	orrs	r3, r2
 800679c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f003 0303 	and.w	r3, r3, #3
 80067ac:	2b03      	cmp	r3, #3
 80067ae:	d017      	beq.n	80067e0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	2203      	movs	r2, #3
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	43db      	mvns	r3, r3
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	4013      	ands	r3, r2
 80067c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	005b      	lsls	r3, r3, #1
 80067d0:	fa02 f303 	lsl.w	r3, r2, r3
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	f003 0303 	and.w	r3, r3, #3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d123      	bne.n	8006834 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	08da      	lsrs	r2, r3, #3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	3208      	adds	r2, #8
 80067f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f003 0307 	and.w	r3, r3, #7
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	220f      	movs	r2, #15
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	43db      	mvns	r3, r3
 800680a:	69ba      	ldr	r2, [r7, #24]
 800680c:	4013      	ands	r3, r2
 800680e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	691a      	ldr	r2, [r3, #16]
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	f003 0307 	and.w	r3, r3, #7
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	fa02 f303 	lsl.w	r3, r2, r3
 8006820:	69ba      	ldr	r2, [r7, #24]
 8006822:	4313      	orrs	r3, r2
 8006824:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	08da      	lsrs	r2, r3, #3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	3208      	adds	r2, #8
 800682e:	69b9      	ldr	r1, [r7, #24]
 8006830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	005b      	lsls	r3, r3, #1
 800683e:	2203      	movs	r2, #3
 8006840:	fa02 f303 	lsl.w	r3, r2, r3
 8006844:	43db      	mvns	r3, r3
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	4013      	ands	r3, r2
 800684a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f003 0203 	and.w	r2, r3, #3
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	005b      	lsls	r3, r3, #1
 8006858:	fa02 f303 	lsl.w	r3, r2, r3
 800685c:	69ba      	ldr	r2, [r7, #24]
 800685e:	4313      	orrs	r3, r2
 8006860:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 80be 	beq.w	80069f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006876:	4b66      	ldr	r3, [pc, #408]	@ (8006a10 <HAL_GPIO_Init+0x324>)
 8006878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800687a:	4a65      	ldr	r2, [pc, #404]	@ (8006a10 <HAL_GPIO_Init+0x324>)
 800687c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006880:	6453      	str	r3, [r2, #68]	@ 0x44
 8006882:	4b63      	ldr	r3, [pc, #396]	@ (8006a10 <HAL_GPIO_Init+0x324>)
 8006884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006886:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800688e:	4a61      	ldr	r2, [pc, #388]	@ (8006a14 <HAL_GPIO_Init+0x328>)
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	089b      	lsrs	r3, r3, #2
 8006894:	3302      	adds	r3, #2
 8006896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800689a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	f003 0303 	and.w	r3, r3, #3
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	220f      	movs	r2, #15
 80068a6:	fa02 f303 	lsl.w	r3, r2, r3
 80068aa:	43db      	mvns	r3, r3
 80068ac:	69ba      	ldr	r2, [r7, #24]
 80068ae:	4013      	ands	r3, r2
 80068b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a58      	ldr	r2, [pc, #352]	@ (8006a18 <HAL_GPIO_Init+0x32c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d037      	beq.n	800692a <HAL_GPIO_Init+0x23e>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a57      	ldr	r2, [pc, #348]	@ (8006a1c <HAL_GPIO_Init+0x330>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d031      	beq.n	8006926 <HAL_GPIO_Init+0x23a>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a56      	ldr	r2, [pc, #344]	@ (8006a20 <HAL_GPIO_Init+0x334>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d02b      	beq.n	8006922 <HAL_GPIO_Init+0x236>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a55      	ldr	r2, [pc, #340]	@ (8006a24 <HAL_GPIO_Init+0x338>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d025      	beq.n	800691e <HAL_GPIO_Init+0x232>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a54      	ldr	r2, [pc, #336]	@ (8006a28 <HAL_GPIO_Init+0x33c>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d01f      	beq.n	800691a <HAL_GPIO_Init+0x22e>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a53      	ldr	r2, [pc, #332]	@ (8006a2c <HAL_GPIO_Init+0x340>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d019      	beq.n	8006916 <HAL_GPIO_Init+0x22a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a52      	ldr	r2, [pc, #328]	@ (8006a30 <HAL_GPIO_Init+0x344>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d013      	beq.n	8006912 <HAL_GPIO_Init+0x226>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a51      	ldr	r2, [pc, #324]	@ (8006a34 <HAL_GPIO_Init+0x348>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00d      	beq.n	800690e <HAL_GPIO_Init+0x222>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a50      	ldr	r2, [pc, #320]	@ (8006a38 <HAL_GPIO_Init+0x34c>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d007      	beq.n	800690a <HAL_GPIO_Init+0x21e>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a4f      	ldr	r2, [pc, #316]	@ (8006a3c <HAL_GPIO_Init+0x350>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d101      	bne.n	8006906 <HAL_GPIO_Init+0x21a>
 8006902:	2309      	movs	r3, #9
 8006904:	e012      	b.n	800692c <HAL_GPIO_Init+0x240>
 8006906:	230a      	movs	r3, #10
 8006908:	e010      	b.n	800692c <HAL_GPIO_Init+0x240>
 800690a:	2308      	movs	r3, #8
 800690c:	e00e      	b.n	800692c <HAL_GPIO_Init+0x240>
 800690e:	2307      	movs	r3, #7
 8006910:	e00c      	b.n	800692c <HAL_GPIO_Init+0x240>
 8006912:	2306      	movs	r3, #6
 8006914:	e00a      	b.n	800692c <HAL_GPIO_Init+0x240>
 8006916:	2305      	movs	r3, #5
 8006918:	e008      	b.n	800692c <HAL_GPIO_Init+0x240>
 800691a:	2304      	movs	r3, #4
 800691c:	e006      	b.n	800692c <HAL_GPIO_Init+0x240>
 800691e:	2303      	movs	r3, #3
 8006920:	e004      	b.n	800692c <HAL_GPIO_Init+0x240>
 8006922:	2302      	movs	r3, #2
 8006924:	e002      	b.n	800692c <HAL_GPIO_Init+0x240>
 8006926:	2301      	movs	r3, #1
 8006928:	e000      	b.n	800692c <HAL_GPIO_Init+0x240>
 800692a:	2300      	movs	r3, #0
 800692c:	69fa      	ldr	r2, [r7, #28]
 800692e:	f002 0203 	and.w	r2, r2, #3
 8006932:	0092      	lsls	r2, r2, #2
 8006934:	4093      	lsls	r3, r2
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	4313      	orrs	r3, r2
 800693a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800693c:	4935      	ldr	r1, [pc, #212]	@ (8006a14 <HAL_GPIO_Init+0x328>)
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	089b      	lsrs	r3, r3, #2
 8006942:	3302      	adds	r3, #2
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800694a:	4b3d      	ldr	r3, [pc, #244]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	43db      	mvns	r3, r3
 8006954:	69ba      	ldr	r2, [r7, #24]
 8006956:	4013      	ands	r3, r2
 8006958:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d003      	beq.n	800696e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	4313      	orrs	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800696e:	4a34      	ldr	r2, [pc, #208]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 8006970:	69bb      	ldr	r3, [r7, #24]
 8006972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006974:	4b32      	ldr	r3, [pc, #200]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	43db      	mvns	r3, r3
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	4013      	ands	r3, r2
 8006982:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d003      	beq.n	8006998 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006990:	69ba      	ldr	r2, [r7, #24]
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006998:	4a29      	ldr	r2, [pc, #164]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800699e:	4b28      	ldr	r3, [pc, #160]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	43db      	mvns	r3, r3
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	4013      	ands	r3, r2
 80069ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80069ba:	69ba      	ldr	r2, [r7, #24]
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80069c2:	4a1f      	ldr	r2, [pc, #124]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80069c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	43db      	mvns	r3, r3
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	4013      	ands	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d003      	beq.n	80069ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80069e4:	69ba      	ldr	r2, [r7, #24]
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80069ec:	4a14      	ldr	r2, [pc, #80]	@ (8006a40 <HAL_GPIO_Init+0x354>)
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	3301      	adds	r3, #1
 80069f6:	61fb      	str	r3, [r7, #28]
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	2b0f      	cmp	r3, #15
 80069fc:	f67f ae86 	bls.w	800670c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	3724      	adds	r7, #36	@ 0x24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	40023800 	.word	0x40023800
 8006a14:	40013800 	.word	0x40013800
 8006a18:	40020000 	.word	0x40020000
 8006a1c:	40020400 	.word	0x40020400
 8006a20:	40020800 	.word	0x40020800
 8006a24:	40020c00 	.word	0x40020c00
 8006a28:	40021000 	.word	0x40021000
 8006a2c:	40021400 	.word	0x40021400
 8006a30:	40021800 	.word	0x40021800
 8006a34:	40021c00 	.word	0x40021c00
 8006a38:	40022000 	.word	0x40022000
 8006a3c:	40022400 	.word	0x40022400
 8006a40:	40013c00 	.word	0x40013c00

08006a44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	691a      	ldr	r2, [r3, #16]
 8006a54:	887b      	ldrh	r3, [r7, #2]
 8006a56:	4013      	ands	r3, r2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d002      	beq.n	8006a62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	73fb      	strb	r3, [r7, #15]
 8006a60:	e001      	b.n	8006a66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a62:	2300      	movs	r3, #0
 8006a64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	807b      	strh	r3, [r7, #2]
 8006a80:	4613      	mov	r3, r2
 8006a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a84:	787b      	ldrb	r3, [r7, #1]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a8a:	887a      	ldrh	r2, [r7, #2]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006a90:	e003      	b.n	8006a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006a92:	887b      	ldrh	r3, [r7, #2]
 8006a94:	041a      	lsls	r2, r3, #16
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	619a      	str	r2, [r3, #24]
}
 8006a9a:	bf00      	nop
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
	...

08006aa8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e08b      	b.n	8006bd2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d106      	bne.n	8006ad4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7fc fc42 	bl	8003358 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2224      	movs	r2, #36	@ 0x24
 8006ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f022 0201 	bic.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006af8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d107      	bne.n	8006b22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	689a      	ldr	r2, [r3, #8]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b1e:	609a      	str	r2, [r3, #8]
 8006b20:	e006      	b.n	8006b30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689a      	ldr	r2, [r3, #8]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006b2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d108      	bne.n	8006b4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b46:	605a      	str	r2, [r3, #4]
 8006b48:	e007      	b.n	8006b5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	6859      	ldr	r1, [r3, #4]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	4b1d      	ldr	r3, [pc, #116]	@ (8006bdc <HAL_I2C_Init+0x134>)
 8006b66:	430b      	orrs	r3, r1
 8006b68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68da      	ldr	r2, [r3, #12]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	691a      	ldr	r2, [r3, #16]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	695b      	ldr	r3, [r3, #20]
 8006b82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	69d9      	ldr	r1, [r3, #28]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a1a      	ldr	r2, [r3, #32]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f042 0201 	orr.w	r2, r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3708      	adds	r7, #8
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	02008000 	.word	0x02008000

08006be0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b20      	cmp	r3, #32
 8006bf4:	d138      	bne.n	8006c68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d101      	bne.n	8006c04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006c00:	2302      	movs	r3, #2
 8006c02:	e032      	b.n	8006c6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2224      	movs	r2, #36	@ 0x24
 8006c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f022 0201 	bic.w	r2, r2, #1
 8006c22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6819      	ldr	r1, [r3, #0]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0201 	orr.w	r2, r2, #1
 8006c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2220      	movs	r2, #32
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	e000      	b.n	8006c6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c68:	2302      	movs	r3, #2
  }
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	370c      	adds	r7, #12
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr

08006c76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c76:	b480      	push	{r7}
 8006c78:	b085      	sub	sp, #20
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
 8006c7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d139      	bne.n	8006d00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d101      	bne.n	8006c9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c96:	2302      	movs	r3, #2
 8006c98:	e033      	b.n	8006d02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2224      	movs	r2, #36	@ 0x24
 8006ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0201 	bic.w	r2, r2, #1
 8006cb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006cc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	021b      	lsls	r3, r3, #8
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0201 	orr.w	r2, r2, #1
 8006cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e000      	b.n	8006d02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006d00:	2302      	movs	r3, #2
  }
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr

08006d0e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e08f      	b.n	8006e40 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d106      	bne.n	8006d3a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7fc fc39 	bl	80035ac <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	699a      	ldr	r2, [r3, #24]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006d50:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6999      	ldr	r1, [r3, #24]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d66:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	691b      	ldr	r3, [r3, #16]
 8006d6c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	430a      	orrs	r2, r1
 8006d74:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	041b      	lsls	r3, r3, #16
 8006d7c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6999      	ldr	r1, [r3, #24]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	041b      	lsls	r3, r3, #16
 8006d92:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a19      	ldr	r1, [r3, #32]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da6:	041b      	lsls	r3, r3, #16
 8006da8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	430a      	orrs	r2, r1
 8006db6:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dbc:	041b      	lsls	r3, r3, #16
 8006dbe:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	430a      	orrs	r2, r1
 8006dcc:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006dd4:	021b      	lsls	r3, r3, #8
 8006dd6:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006dde:	041b      	lsls	r3, r3, #16
 8006de0:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006df0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006e04:	431a      	orrs	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f042 0206 	orr.w	r2, r2, #6
 8006e1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	699a      	ldr	r2, [r3, #24]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0201 	orr.w	r2, r2, #1
 8006e2c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f003 0304 	and.w	r3, r3, #4
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d023      	beq.n	8006eb2 <HAL_LTDC_IRQHandler+0x6a>
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	f003 0304 	and.w	r3, r3, #4
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d01e      	beq.n	8006eb2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f022 0204 	bic.w	r2, r2, #4
 8006e82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2204      	movs	r2, #4
 8006e8a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006e92:	f043 0201 	orr.w	r2, r3, #1
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2204      	movs	r2, #4
 8006ea0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f86f 	bl	8006f90 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f003 0302 	and.w	r3, r3, #2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d023      	beq.n	8006f04 <HAL_LTDC_IRQHandler+0xbc>
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d01e      	beq.n	8006f04 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 0202 	bic.w	r2, r2, #2
 8006ed4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2202      	movs	r2, #2
 8006edc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ee4:	f043 0202 	orr.w	r2, r3, #2
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2204      	movs	r2, #4
 8006ef2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f846 	bl	8006f90 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d01b      	beq.n	8006f46 <HAL_LTDC_IRQHandler+0xfe>
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d016      	beq.n	8006f46 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0201 	bic.w	r2, r2, #1
 8006f26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 f82f 	bl	8006fa4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f003 0308 	and.w	r3, r3, #8
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d01b      	beq.n	8006f88 <HAL_LTDC_IRQHandler+0x140>
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f003 0308 	and.w	r3, r3, #8
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d016      	beq.n	8006f88 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0208 	bic.w	r2, r2, #8
 8006f68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2208      	movs	r2, #8
 8006f70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f818 	bl	8006fb8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006f88:	bf00      	nop
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006fcc:	b5b0      	push	{r4, r5, r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d101      	bne.n	8006fe6 <HAL_LTDC_ConfigLayer+0x1a>
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	e02c      	b.n	8007040 <HAL_LTDC_ConfigLayer+0x74>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2134      	movs	r1, #52	@ 0x34
 8006ffc:	fb01 f303 	mul.w	r3, r1, r3
 8007000:	4413      	add	r3, r2
 8007002:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	4614      	mov	r4, r2
 800700a:	461d      	mov	r5, r3
 800700c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800700e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007010:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007014:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007016:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f000 f811 	bl	8007048 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2201      	movs	r2, #1
 800702c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2201      	movs	r2, #1
 8007032:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bdb0      	pop	{r4, r5, r7, pc}

08007048 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007048:	b480      	push	{r7}
 800704a:	b089      	sub	sp, #36	@ 0x24
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	0c1b      	lsrs	r3, r3, #16
 8007060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007064:	4413      	add	r3, r2
 8007066:	041b      	lsls	r3, r3, #16
 8007068:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	461a      	mov	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	01db      	lsls	r3, r3, #7
 8007074:	4413      	add	r3, r2
 8007076:	3384      	adds	r3, #132	@ 0x84
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	6812      	ldr	r2, [r2, #0]
 800707e:	4611      	mov	r1, r2
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	01d2      	lsls	r2, r2, #7
 8007084:	440a      	add	r2, r1
 8007086:	3284      	adds	r2, #132	@ 0x84
 8007088:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800708c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	0c1b      	lsrs	r3, r3, #16
 800709a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800709e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80070a0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4619      	mov	r1, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	01db      	lsls	r3, r3, #7
 80070ac:	440b      	add	r3, r1
 80070ae:	3384      	adds	r3, #132	@ 0x84
 80070b0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80070b6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	68da      	ldr	r2, [r3, #12]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070c6:	4413      	add	r3, r2
 80070c8:	041b      	lsls	r3, r3, #16
 80070ca:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	461a      	mov	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	01db      	lsls	r3, r3, #7
 80070d6:	4413      	add	r3, r2
 80070d8:	3384      	adds	r3, #132	@ 0x84
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	6812      	ldr	r2, [r2, #0]
 80070e0:	4611      	mov	r1, r2
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	01d2      	lsls	r2, r2, #7
 80070e6:	440a      	add	r2, r1
 80070e8:	3284      	adds	r2, #132	@ 0x84
 80070ea:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80070ee:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	689a      	ldr	r2, [r3, #8]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070fe:	4413      	add	r3, r2
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4619      	mov	r1, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	01db      	lsls	r3, r3, #7
 800710c:	440b      	add	r3, r1
 800710e:	3384      	adds	r3, #132	@ 0x84
 8007110:	4619      	mov	r1, r3
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	4313      	orrs	r3, r2
 8007116:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	461a      	mov	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	01db      	lsls	r3, r3, #7
 8007122:	4413      	add	r3, r2
 8007124:	3384      	adds	r3, #132	@ 0x84
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	6812      	ldr	r2, [r2, #0]
 800712c:	4611      	mov	r1, r2
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	01d2      	lsls	r2, r2, #7
 8007132:	440a      	add	r2, r1
 8007134:	3284      	adds	r2, #132	@ 0x84
 8007136:	f023 0307 	bic.w	r3, r3, #7
 800713a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	461a      	mov	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	01db      	lsls	r3, r3, #7
 8007146:	4413      	add	r3, r2
 8007148:	3384      	adds	r3, #132	@ 0x84
 800714a:	461a      	mov	r2, r3
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	691b      	ldr	r3, [r3, #16]
 8007150:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007158:	021b      	lsls	r3, r3, #8
 800715a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8007162:	041b      	lsls	r3, r3, #16
 8007164:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	061b      	lsls	r3, r3, #24
 800716c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007174:	461a      	mov	r2, r3
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	431a      	orrs	r2, r3
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	431a      	orrs	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4619      	mov	r1, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	01db      	lsls	r3, r3, #7
 8007188:	440b      	add	r3, r1
 800718a:	3384      	adds	r3, #132	@ 0x84
 800718c:	4619      	mov	r1, r3
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	4313      	orrs	r3, r2
 8007192:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	461a      	mov	r2, r3
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	01db      	lsls	r3, r3, #7
 800719e:	4413      	add	r3, r2
 80071a0:	3384      	adds	r3, #132	@ 0x84
 80071a2:	695b      	ldr	r3, [r3, #20]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	6812      	ldr	r2, [r2, #0]
 80071a8:	4611      	mov	r1, r2
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	01d2      	lsls	r2, r2, #7
 80071ae:	440a      	add	r2, r1
 80071b0:	3284      	adds	r2, #132	@ 0x84
 80071b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80071b6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	461a      	mov	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	01db      	lsls	r3, r3, #7
 80071c2:	4413      	add	r3, r2
 80071c4:	3384      	adds	r3, #132	@ 0x84
 80071c6:	461a      	mov	r2, r3
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	695b      	ldr	r3, [r3, #20]
 80071cc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	461a      	mov	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	01db      	lsls	r3, r3, #7
 80071d8:	4413      	add	r3, r2
 80071da:	3384      	adds	r3, #132	@ 0x84
 80071dc:	69da      	ldr	r2, [r3, #28]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4619      	mov	r1, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	01db      	lsls	r3, r3, #7
 80071e8:	440b      	add	r3, r1
 80071ea:	3384      	adds	r3, #132	@ 0x84
 80071ec:	4619      	mov	r1, r3
 80071ee:	4b4f      	ldr	r3, [pc, #316]	@ (800732c <LTDC_SetConfig+0x2e4>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	69da      	ldr	r2, [r3, #28]
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	6a1b      	ldr	r3, [r3, #32]
 80071fc:	68f9      	ldr	r1, [r7, #12]
 80071fe:	6809      	ldr	r1, [r1, #0]
 8007200:	4608      	mov	r0, r1
 8007202:	6879      	ldr	r1, [r7, #4]
 8007204:	01c9      	lsls	r1, r1, #7
 8007206:	4401      	add	r1, r0
 8007208:	3184      	adds	r1, #132	@ 0x84
 800720a:	4313      	orrs	r3, r2
 800720c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	461a      	mov	r2, r3
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	01db      	lsls	r3, r3, #7
 8007218:	4413      	add	r3, r2
 800721a:	3384      	adds	r3, #132	@ 0x84
 800721c:	461a      	mov	r2, r3
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d102      	bne.n	8007232 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800722c:	2304      	movs	r3, #4
 800722e:	61fb      	str	r3, [r7, #28]
 8007230:	e01b      	b.n	800726a <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d102      	bne.n	8007240 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800723a:	2303      	movs	r3, #3
 800723c:	61fb      	str	r3, [r7, #28]
 800723e:	e014      	b.n	800726a <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	691b      	ldr	r3, [r3, #16]
 8007244:	2b04      	cmp	r3, #4
 8007246:	d00b      	beq.n	8007260 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800724c:	2b02      	cmp	r3, #2
 800724e:	d007      	beq.n	8007260 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007254:	2b03      	cmp	r3, #3
 8007256:	d003      	beq.n	8007260 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800725c:	2b07      	cmp	r3, #7
 800725e:	d102      	bne.n	8007266 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 8007260:	2302      	movs	r3, #2
 8007262:	61fb      	str	r3, [r7, #28]
 8007264:	e001      	b.n	800726a <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 8007266:	2301      	movs	r3, #1
 8007268:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	01db      	lsls	r3, r3, #7
 8007274:	4413      	add	r3, r2
 8007276:	3384      	adds	r3, #132	@ 0x84
 8007278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	6812      	ldr	r2, [r2, #0]
 800727e:	4611      	mov	r1, r2
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	01d2      	lsls	r2, r2, #7
 8007284:	440a      	add	r2, r1
 8007286:	3284      	adds	r2, #132	@ 0x84
 8007288:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800728c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007292:	69fa      	ldr	r2, [r7, #28]
 8007294:	fb02 f303 	mul.w	r3, r2, r3
 8007298:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	6859      	ldr	r1, [r3, #4]
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	1acb      	subs	r3, r1, r3
 80072a4:	69f9      	ldr	r1, [r7, #28]
 80072a6:	fb01 f303 	mul.w	r3, r1, r3
 80072aa:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80072ac:	68f9      	ldr	r1, [r7, #12]
 80072ae:	6809      	ldr	r1, [r1, #0]
 80072b0:	4608      	mov	r0, r1
 80072b2:	6879      	ldr	r1, [r7, #4]
 80072b4:	01c9      	lsls	r1, r1, #7
 80072b6:	4401      	add	r1, r0
 80072b8:	3184      	adds	r1, #132	@ 0x84
 80072ba:	4313      	orrs	r3, r2
 80072bc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	01db      	lsls	r3, r3, #7
 80072c8:	4413      	add	r3, r2
 80072ca:	3384      	adds	r3, #132	@ 0x84
 80072cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4619      	mov	r1, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	01db      	lsls	r3, r3, #7
 80072d8:	440b      	add	r3, r1
 80072da:	3384      	adds	r3, #132	@ 0x84
 80072dc:	4619      	mov	r1, r3
 80072de:	4b14      	ldr	r3, [pc, #80]	@ (8007330 <LTDC_SetConfig+0x2e8>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	461a      	mov	r2, r3
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	01db      	lsls	r3, r3, #7
 80072ee:	4413      	add	r3, r2
 80072f0:	3384      	adds	r3, #132	@ 0x84
 80072f2:	461a      	mov	r2, r3
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	01db      	lsls	r3, r3, #7
 8007304:	4413      	add	r3, r2
 8007306:	3384      	adds	r3, #132	@ 0x84
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	6812      	ldr	r2, [r2, #0]
 800730e:	4611      	mov	r1, r2
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	01d2      	lsls	r2, r2, #7
 8007314:	440a      	add	r2, r1
 8007316:	3284      	adds	r2, #132	@ 0x84
 8007318:	f043 0301 	orr.w	r3, r3, #1
 800731c:	6013      	str	r3, [r2, #0]
}
 800731e:	bf00      	nop
 8007320:	3724      	adds	r7, #36	@ 0x24
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	fffff8f8 	.word	0xfffff8f8
 8007330:	fffff800 	.word	0xfffff800

08007334 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007338:	4b05      	ldr	r3, [pc, #20]	@ (8007350 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a04      	ldr	r2, [pc, #16]	@ (8007350 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800733e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007342:	6013      	str	r3, [r2, #0]
}
 8007344:	bf00      	nop
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	40007000 	.word	0x40007000

08007354 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800735a:	2300      	movs	r3, #0
 800735c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800735e:	4b23      	ldr	r3, [pc, #140]	@ (80073ec <HAL_PWREx_EnableOverDrive+0x98>)
 8007360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007362:	4a22      	ldr	r2, [pc, #136]	@ (80073ec <HAL_PWREx_EnableOverDrive+0x98>)
 8007364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007368:	6413      	str	r3, [r2, #64]	@ 0x40
 800736a:	4b20      	ldr	r3, [pc, #128]	@ (80073ec <HAL_PWREx_EnableOverDrive+0x98>)
 800736c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007372:	603b      	str	r3, [r7, #0]
 8007374:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007376:	4b1e      	ldr	r3, [pc, #120]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a1d      	ldr	r2, [pc, #116]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800737c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007380:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007382:	f7fd fe37 	bl	8004ff4 <HAL_GetTick>
 8007386:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007388:	e009      	b.n	800739e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800738a:	f7fd fe33 	bl	8004ff4 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007398:	d901      	bls.n	800739e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e022      	b.n	80073e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800739e:	4b14      	ldr	r3, [pc, #80]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073aa:	d1ee      	bne.n	800738a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80073ac:	4b10      	ldr	r3, [pc, #64]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a0f      	ldr	r2, [pc, #60]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073b8:	f7fd fe1c 	bl	8004ff4 <HAL_GetTick>
 80073bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073be:	e009      	b.n	80073d4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80073c0:	f7fd fe18 	bl	8004ff4 <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073ce:	d901      	bls.n	80073d4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e007      	b.n	80073e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80073d4:	4b06      	ldr	r3, [pc, #24]	@ (80073f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073e0:	d1ee      	bne.n	80073c0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3708      	adds	r7, #8
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	40023800 	.word	0x40023800
 80073f0:	40007000 	.word	0x40007000

080073f4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af02      	add	r7, sp, #8
 80073fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80073fc:	f7fd fdfa 	bl	8004ff4 <HAL_GetTick>
 8007400:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e067      	b.n	80074dc <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10b      	bne.n	8007430 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f7fc facb 	bl	80039bc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007426:	f241 3188 	movw	r1, #5000	@ 0x1388
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f85e 	bl	80074ec <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	3b01      	subs	r3, #1
 8007440:	021a      	lsls	r2, r3, #8
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	430a      	orrs	r2, r1
 8007448:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2200      	movs	r2, #0
 8007454:	2120      	movs	r1, #32
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f856 	bl	8007508 <QSPI_WaitFlagStateUntilTimeout>
 800745c:	4603      	mov	r3, r0
 800745e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007460:	7afb      	ldrb	r3, [r7, #11]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d135      	bne.n	80074d2 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	4b1d      	ldr	r3, [pc, #116]	@ (80074e4 <HAL_QSPI_Init+0xf0>)
 800746e:	4013      	ands	r3, r2
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	6852      	ldr	r2, [r2, #4]
 8007474:	0611      	lsls	r1, r2, #24
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	68d2      	ldr	r2, [r2, #12]
 800747a:	4311      	orrs	r1, r2
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	69d2      	ldr	r2, [r2, #28]
 8007480:	4311      	orrs	r1, r2
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	6a12      	ldr	r2, [r2, #32]
 8007486:	4311      	orrs	r1, r2
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	6812      	ldr	r2, [r2, #0]
 800748c:	430b      	orrs	r3, r1
 800748e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	685a      	ldr	r2, [r3, #4]
 8007496:	4b14      	ldr	r3, [pc, #80]	@ (80074e8 <HAL_QSPI_Init+0xf4>)
 8007498:	4013      	ands	r3, r2
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	6912      	ldr	r2, [r2, #16]
 800749e:	0411      	lsls	r1, r2, #16
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	6952      	ldr	r2, [r2, #20]
 80074a4:	4311      	orrs	r1, r2
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	6992      	ldr	r2, [r2, #24]
 80074aa:	4311      	orrs	r1, r2
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6812      	ldr	r2, [r2, #0]
 80074b0:	430b      	orrs	r3, r1
 80074b2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f042 0201 	orr.w	r2, r2, #1
 80074c2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80074da:	7afb      	ldrb	r3, [r7, #11]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	00ffff2f 	.word	0x00ffff2f
 80074e8:	ffe0f8fe 	.word	0xffe0f8fe

080074ec <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	683a      	ldr	r2, [r7, #0]
 80074fa:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	603b      	str	r3, [r7, #0]
 8007514:	4613      	mov	r3, r2
 8007516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007518:	e01a      	b.n	8007550 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007520:	d016      	beq.n	8007550 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007522:	f7fd fd67 	bl	8004ff4 <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	69ba      	ldr	r2, [r7, #24]
 800752e:	429a      	cmp	r2, r3
 8007530:	d302      	bcc.n	8007538 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10b      	bne.n	8007550 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2204      	movs	r2, #4
 800753c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007544:	f043 0201 	orr.w	r2, r3, #1
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e00e      	b.n	800756e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	4013      	ands	r3, r2
 800755a:	2b00      	cmp	r3, #0
 800755c:	bf14      	ite	ne
 800755e:	2301      	movne	r3, #1
 8007560:	2300      	moveq	r3, #0
 8007562:	b2db      	uxtb	r3, r3
 8007564:	461a      	mov	r2, r3
 8007566:	79fb      	ldrb	r3, [r7, #7]
 8007568:	429a      	cmp	r2, r3
 800756a:	d1d6      	bne.n	800751a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007580:	2300      	movs	r3, #0
 8007582:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d101      	bne.n	800758e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e291      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 8087 	beq.w	80076aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800759c:	4b96      	ldr	r3, [pc, #600]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f003 030c 	and.w	r3, r3, #12
 80075a4:	2b04      	cmp	r3, #4
 80075a6:	d00c      	beq.n	80075c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075a8:	4b93      	ldr	r3, [pc, #588]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f003 030c 	and.w	r3, r3, #12
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d112      	bne.n	80075da <HAL_RCC_OscConfig+0x62>
 80075b4:	4b90      	ldr	r3, [pc, #576]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075c0:	d10b      	bne.n	80075da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075c2:	4b8d      	ldr	r3, [pc, #564]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d06c      	beq.n	80076a8 <HAL_RCC_OscConfig+0x130>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d168      	bne.n	80076a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e26b      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075e2:	d106      	bne.n	80075f2 <HAL_RCC_OscConfig+0x7a>
 80075e4:	4b84      	ldr	r3, [pc, #528]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a83      	ldr	r2, [pc, #524]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	e02e      	b.n	8007650 <HAL_RCC_OscConfig+0xd8>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d10c      	bne.n	8007614 <HAL_RCC_OscConfig+0x9c>
 80075fa:	4b7f      	ldr	r3, [pc, #508]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a7e      	ldr	r2, [pc, #504]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007600:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	4b7c      	ldr	r3, [pc, #496]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a7b      	ldr	r2, [pc, #492]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800760c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007610:	6013      	str	r3, [r2, #0]
 8007612:	e01d      	b.n	8007650 <HAL_RCC_OscConfig+0xd8>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800761c:	d10c      	bne.n	8007638 <HAL_RCC_OscConfig+0xc0>
 800761e:	4b76      	ldr	r3, [pc, #472]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a75      	ldr	r2, [pc, #468]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007624:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	4b73      	ldr	r3, [pc, #460]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a72      	ldr	r2, [pc, #456]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	e00b      	b.n	8007650 <HAL_RCC_OscConfig+0xd8>
 8007638:	4b6f      	ldr	r3, [pc, #444]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a6e      	ldr	r2, [pc, #440]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800763e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007642:	6013      	str	r3, [r2, #0]
 8007644:	4b6c      	ldr	r3, [pc, #432]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a6b      	ldr	r2, [pc, #428]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800764a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800764e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d013      	beq.n	8007680 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007658:	f7fd fccc 	bl	8004ff4 <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007660:	f7fd fcc8 	bl	8004ff4 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b64      	cmp	r3, #100	@ 0x64
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e21f      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007672:	4b61      	ldr	r3, [pc, #388]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f0      	beq.n	8007660 <HAL_RCC_OscConfig+0xe8>
 800767e:	e014      	b.n	80076aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007680:	f7fd fcb8 	bl	8004ff4 <HAL_GetTick>
 8007684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007688:	f7fd fcb4 	bl	8004ff4 <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b64      	cmp	r3, #100	@ 0x64
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e20b      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800769a:	4b57      	ldr	r3, [pc, #348]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1f0      	bne.n	8007688 <HAL_RCC_OscConfig+0x110>
 80076a6:	e000      	b.n	80076aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d069      	beq.n	800778a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80076b6:	4b50      	ldr	r3, [pc, #320]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	f003 030c 	and.w	r3, r3, #12
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00b      	beq.n	80076da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076c2:	4b4d      	ldr	r3, [pc, #308]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f003 030c 	and.w	r3, r3, #12
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d11c      	bne.n	8007708 <HAL_RCC_OscConfig+0x190>
 80076ce:	4b4a      	ldr	r3, [pc, #296]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d116      	bne.n	8007708 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076da:	4b47      	ldr	r3, [pc, #284]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0302 	and.w	r3, r3, #2
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d005      	beq.n	80076f2 <HAL_RCC_OscConfig+0x17a>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d001      	beq.n	80076f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e1df      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076f2:	4b41      	ldr	r3, [pc, #260]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	493d      	ldr	r1, [pc, #244]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007702:	4313      	orrs	r3, r2
 8007704:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007706:	e040      	b.n	800778a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d023      	beq.n	8007758 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007710:	4b39      	ldr	r3, [pc, #228]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a38      	ldr	r2, [pc, #224]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007716:	f043 0301 	orr.w	r3, r3, #1
 800771a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800771c:	f7fd fc6a 	bl	8004ff4 <HAL_GetTick>
 8007720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007722:	e008      	b.n	8007736 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007724:	f7fd fc66 	bl	8004ff4 <HAL_GetTick>
 8007728:	4602      	mov	r2, r0
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	2b02      	cmp	r3, #2
 8007730:	d901      	bls.n	8007736 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007732:	2303      	movs	r3, #3
 8007734:	e1bd      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007736:	4b30      	ldr	r3, [pc, #192]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0302 	and.w	r3, r3, #2
 800773e:	2b00      	cmp	r3, #0
 8007740:	d0f0      	beq.n	8007724 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007742:	4b2d      	ldr	r3, [pc, #180]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	00db      	lsls	r3, r3, #3
 8007750:	4929      	ldr	r1, [pc, #164]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007752:	4313      	orrs	r3, r2
 8007754:	600b      	str	r3, [r1, #0]
 8007756:	e018      	b.n	800778a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007758:	4b27      	ldr	r3, [pc, #156]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a26      	ldr	r2, [pc, #152]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 800775e:	f023 0301 	bic.w	r3, r3, #1
 8007762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007764:	f7fd fc46 	bl	8004ff4 <HAL_GetTick>
 8007768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800776a:	e008      	b.n	800777e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800776c:	f7fd fc42 	bl	8004ff4 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b02      	cmp	r3, #2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e199      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800777e:	4b1e      	ldr	r3, [pc, #120]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1f0      	bne.n	800776c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0308 	and.w	r3, r3, #8
 8007792:	2b00      	cmp	r3, #0
 8007794:	d038      	beq.n	8007808 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	695b      	ldr	r3, [r3, #20]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d019      	beq.n	80077d2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800779e:	4b16      	ldr	r3, [pc, #88]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80077a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077a2:	4a15      	ldr	r2, [pc, #84]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80077a4:	f043 0301 	orr.w	r3, r3, #1
 80077a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077aa:	f7fd fc23 	bl	8004ff4 <HAL_GetTick>
 80077ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077b0:	e008      	b.n	80077c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077b2:	f7fd fc1f 	bl	8004ff4 <HAL_GetTick>
 80077b6:	4602      	mov	r2, r0
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d901      	bls.n	80077c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e176      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077c4:	4b0c      	ldr	r3, [pc, #48]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80077c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d0f0      	beq.n	80077b2 <HAL_RCC_OscConfig+0x23a>
 80077d0:	e01a      	b.n	8007808 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077d2:	4b09      	ldr	r3, [pc, #36]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80077d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077d6:	4a08      	ldr	r2, [pc, #32]	@ (80077f8 <HAL_RCC_OscConfig+0x280>)
 80077d8:	f023 0301 	bic.w	r3, r3, #1
 80077dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077de:	f7fd fc09 	bl	8004ff4 <HAL_GetTick>
 80077e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077e4:	e00a      	b.n	80077fc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077e6:	f7fd fc05 	bl	8004ff4 <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d903      	bls.n	80077fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80077f4:	2303      	movs	r3, #3
 80077f6:	e15c      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
 80077f8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077fc:	4b91      	ldr	r3, [pc, #580]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80077fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007800:	f003 0302 	and.w	r3, r3, #2
 8007804:	2b00      	cmp	r3, #0
 8007806:	d1ee      	bne.n	80077e6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0304 	and.w	r3, r3, #4
 8007810:	2b00      	cmp	r3, #0
 8007812:	f000 80a4 	beq.w	800795e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007816:	4b8b      	ldr	r3, [pc, #556]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800781a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10d      	bne.n	800783e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007822:	4b88      	ldr	r3, [pc, #544]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007826:	4a87      	ldr	r2, [pc, #540]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800782c:	6413      	str	r3, [r2, #64]	@ 0x40
 800782e:	4b85      	ldr	r3, [pc, #532]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007836:	60bb      	str	r3, [r7, #8]
 8007838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800783a:	2301      	movs	r3, #1
 800783c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800783e:	4b82      	ldr	r3, [pc, #520]	@ (8007a48 <HAL_RCC_OscConfig+0x4d0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007846:	2b00      	cmp	r3, #0
 8007848:	d118      	bne.n	800787c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800784a:	4b7f      	ldr	r3, [pc, #508]	@ (8007a48 <HAL_RCC_OscConfig+0x4d0>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a7e      	ldr	r2, [pc, #504]	@ (8007a48 <HAL_RCC_OscConfig+0x4d0>)
 8007850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007856:	f7fd fbcd 	bl	8004ff4 <HAL_GetTick>
 800785a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800785c:	e008      	b.n	8007870 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800785e:	f7fd fbc9 	bl	8004ff4 <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	2b64      	cmp	r3, #100	@ 0x64
 800786a:	d901      	bls.n	8007870 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e120      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007870:	4b75      	ldr	r3, [pc, #468]	@ (8007a48 <HAL_RCC_OscConfig+0x4d0>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007878:	2b00      	cmp	r3, #0
 800787a:	d0f0      	beq.n	800785e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d106      	bne.n	8007892 <HAL_RCC_OscConfig+0x31a>
 8007884:	4b6f      	ldr	r3, [pc, #444]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007888:	4a6e      	ldr	r2, [pc, #440]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007890:	e02d      	b.n	80078ee <HAL_RCC_OscConfig+0x376>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10c      	bne.n	80078b4 <HAL_RCC_OscConfig+0x33c>
 800789a:	4b6a      	ldr	r3, [pc, #424]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 800789c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800789e:	4a69      	ldr	r2, [pc, #420]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078a0:	f023 0301 	bic.w	r3, r3, #1
 80078a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80078a6:	4b67      	ldr	r3, [pc, #412]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078aa:	4a66      	ldr	r2, [pc, #408]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078ac:	f023 0304 	bic.w	r3, r3, #4
 80078b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80078b2:	e01c      	b.n	80078ee <HAL_RCC_OscConfig+0x376>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	2b05      	cmp	r3, #5
 80078ba:	d10c      	bne.n	80078d6 <HAL_RCC_OscConfig+0x35e>
 80078bc:	4b61      	ldr	r3, [pc, #388]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078c0:	4a60      	ldr	r2, [pc, #384]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078c2:	f043 0304 	orr.w	r3, r3, #4
 80078c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80078c8:	4b5e      	ldr	r3, [pc, #376]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078cc:	4a5d      	ldr	r2, [pc, #372]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078ce:	f043 0301 	orr.w	r3, r3, #1
 80078d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80078d4:	e00b      	b.n	80078ee <HAL_RCC_OscConfig+0x376>
 80078d6:	4b5b      	ldr	r3, [pc, #364]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078da:	4a5a      	ldr	r2, [pc, #360]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078dc:	f023 0301 	bic.w	r3, r3, #1
 80078e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80078e2:	4b58      	ldr	r3, [pc, #352]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078e6:	4a57      	ldr	r2, [pc, #348]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80078e8:	f023 0304 	bic.w	r3, r3, #4
 80078ec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d015      	beq.n	8007922 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078f6:	f7fd fb7d 	bl	8004ff4 <HAL_GetTick>
 80078fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078fc:	e00a      	b.n	8007914 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078fe:	f7fd fb79 	bl	8004ff4 <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800790c:	4293      	cmp	r3, r2
 800790e:	d901      	bls.n	8007914 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e0ce      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007914:	4b4b      	ldr	r3, [pc, #300]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d0ee      	beq.n	80078fe <HAL_RCC_OscConfig+0x386>
 8007920:	e014      	b.n	800794c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007922:	f7fd fb67 	bl	8004ff4 <HAL_GetTick>
 8007926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007928:	e00a      	b.n	8007940 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800792a:	f7fd fb63 	bl	8004ff4 <HAL_GetTick>
 800792e:	4602      	mov	r2, r0
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007938:	4293      	cmp	r3, r2
 800793a:	d901      	bls.n	8007940 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800793c:	2303      	movs	r3, #3
 800793e:	e0b8      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007940:	4b40      	ldr	r3, [pc, #256]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007944:	f003 0302 	and.w	r3, r3, #2
 8007948:	2b00      	cmp	r3, #0
 800794a:	d1ee      	bne.n	800792a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800794c:	7dfb      	ldrb	r3, [r7, #23]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d105      	bne.n	800795e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007952:	4b3c      	ldr	r3, [pc, #240]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007956:	4a3b      	ldr	r2, [pc, #236]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007958:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800795c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 80a4 	beq.w	8007ab0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007968:	4b36      	ldr	r3, [pc, #216]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f003 030c 	and.w	r3, r3, #12
 8007970:	2b08      	cmp	r3, #8
 8007972:	d06b      	beq.n	8007a4c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	2b02      	cmp	r3, #2
 800797a:	d149      	bne.n	8007a10 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800797c:	4b31      	ldr	r3, [pc, #196]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a30      	ldr	r2, [pc, #192]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007982:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007986:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007988:	f7fd fb34 	bl	8004ff4 <HAL_GetTick>
 800798c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800798e:	e008      	b.n	80079a2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007990:	f7fd fb30 	bl	8004ff4 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	2b02      	cmp	r3, #2
 800799c:	d901      	bls.n	80079a2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e087      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079a2:	4b28      	ldr	r3, [pc, #160]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1f0      	bne.n	8007990 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69da      	ldr	r2, [r3, #28]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	431a      	orrs	r2, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079bc:	019b      	lsls	r3, r3, #6
 80079be:	431a      	orrs	r2, r3
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c4:	085b      	lsrs	r3, r3, #1
 80079c6:	3b01      	subs	r3, #1
 80079c8:	041b      	lsls	r3, r3, #16
 80079ca:	431a      	orrs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	061b      	lsls	r3, r3, #24
 80079d2:	4313      	orrs	r3, r2
 80079d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80079d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079da:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079dc:	4b19      	ldr	r3, [pc, #100]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a18      	ldr	r2, [pc, #96]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 80079e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079e8:	f7fd fb04 	bl	8004ff4 <HAL_GetTick>
 80079ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079ee:	e008      	b.n	8007a02 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079f0:	f7fd fb00 	bl	8004ff4 <HAL_GetTick>
 80079f4:	4602      	mov	r2, r0
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d901      	bls.n	8007a02 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e057      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a02:	4b10      	ldr	r3, [pc, #64]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d0f0      	beq.n	80079f0 <HAL_RCC_OscConfig+0x478>
 8007a0e:	e04f      	b.n	8007ab0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a10:	4b0c      	ldr	r3, [pc, #48]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a0b      	ldr	r2, [pc, #44]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a1c:	f7fd faea 	bl	8004ff4 <HAL_GetTick>
 8007a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a22:	e008      	b.n	8007a36 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a24:	f7fd fae6 	bl	8004ff4 <HAL_GetTick>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d901      	bls.n	8007a36 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007a32:	2303      	movs	r3, #3
 8007a34:	e03d      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a36:	4b03      	ldr	r3, [pc, #12]	@ (8007a44 <HAL_RCC_OscConfig+0x4cc>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1f0      	bne.n	8007a24 <HAL_RCC_OscConfig+0x4ac>
 8007a42:	e035      	b.n	8007ab0 <HAL_RCC_OscConfig+0x538>
 8007a44:	40023800 	.word	0x40023800
 8007a48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8007abc <HAL_RCC_OscConfig+0x544>)
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d028      	beq.n	8007aac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d121      	bne.n	8007aac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d11a      	bne.n	8007aac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007a82:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d111      	bne.n	8007aac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a92:	085b      	lsrs	r3, r3, #1
 8007a94:	3b01      	subs	r3, #1
 8007a96:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d107      	bne.n	8007aac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d001      	beq.n	8007ab0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e000      	b.n	8007ab2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3718      	adds	r7, #24
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40023800 	.word	0x40023800

08007ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007aca:	2300      	movs	r3, #0
 8007acc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d101      	bne.n	8007ad8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e0d0      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ad8:	4b6a      	ldr	r3, [pc, #424]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 030f 	and.w	r3, r3, #15
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d910      	bls.n	8007b08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ae6:	4b67      	ldr	r3, [pc, #412]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f023 020f 	bic.w	r2, r3, #15
 8007aee:	4965      	ldr	r1, [pc, #404]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007af6:	4b63      	ldr	r3, [pc, #396]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 030f 	and.w	r3, r3, #15
 8007afe:	683a      	ldr	r2, [r7, #0]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d001      	beq.n	8007b08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e0b8      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0302 	and.w	r3, r3, #2
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d020      	beq.n	8007b56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 0304 	and.w	r3, r3, #4
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d005      	beq.n	8007b2c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b20:	4b59      	ldr	r3, [pc, #356]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	4a58      	ldr	r2, [pc, #352]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b26:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007b2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0308 	and.w	r3, r3, #8
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d005      	beq.n	8007b44 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b38:	4b53      	ldr	r3, [pc, #332]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	4a52      	ldr	r2, [pc, #328]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b3e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007b42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b44:	4b50      	ldr	r3, [pc, #320]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	494d      	ldr	r1, [pc, #308]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b52:	4313      	orrs	r3, r2
 8007b54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d040      	beq.n	8007be4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d107      	bne.n	8007b7a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b6a:	4b47      	ldr	r3, [pc, #284]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d115      	bne.n	8007ba2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e07f      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	2b02      	cmp	r3, #2
 8007b80:	d107      	bne.n	8007b92 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b82:	4b41      	ldr	r3, [pc, #260]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d109      	bne.n	8007ba2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e073      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b92:	4b3d      	ldr	r3, [pc, #244]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0302 	and.w	r3, r3, #2
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d101      	bne.n	8007ba2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e06b      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ba2:	4b39      	ldr	r3, [pc, #228]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f023 0203 	bic.w	r2, r3, #3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	4936      	ldr	r1, [pc, #216]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bb4:	f7fd fa1e 	bl	8004ff4 <HAL_GetTick>
 8007bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bba:	e00a      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bbc:	f7fd fa1a 	bl	8004ff4 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e053      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f003 020c 	and.w	r2, r3, #12
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d1eb      	bne.n	8007bbc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007be4:	4b27      	ldr	r3, [pc, #156]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 030f 	and.w	r3, r3, #15
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d210      	bcs.n	8007c14 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bf2:	4b24      	ldr	r3, [pc, #144]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f023 020f 	bic.w	r2, r3, #15
 8007bfa:	4922      	ldr	r1, [pc, #136]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c02:	4b20      	ldr	r3, [pc, #128]	@ (8007c84 <HAL_RCC_ClockConfig+0x1c4>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 030f 	and.w	r3, r3, #15
 8007c0a:	683a      	ldr	r2, [r7, #0]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d001      	beq.n	8007c14 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e032      	b.n	8007c7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0304 	and.w	r3, r3, #4
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d008      	beq.n	8007c32 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c20:	4b19      	ldr	r3, [pc, #100]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	4916      	ldr	r1, [pc, #88]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0308 	and.w	r3, r3, #8
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d009      	beq.n	8007c52 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007c3e:	4b12      	ldr	r3, [pc, #72]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	00db      	lsls	r3, r3, #3
 8007c4c:	490e      	ldr	r1, [pc, #56]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007c52:	f000 f821 	bl	8007c98 <HAL_RCC_GetSysClockFreq>
 8007c56:	4602      	mov	r2, r0
 8007c58:	4b0b      	ldr	r3, [pc, #44]	@ (8007c88 <HAL_RCC_ClockConfig+0x1c8>)
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	091b      	lsrs	r3, r3, #4
 8007c5e:	f003 030f 	and.w	r3, r3, #15
 8007c62:	490a      	ldr	r1, [pc, #40]	@ (8007c8c <HAL_RCC_ClockConfig+0x1cc>)
 8007c64:	5ccb      	ldrb	r3, [r1, r3]
 8007c66:	fa22 f303 	lsr.w	r3, r2, r3
 8007c6a:	4a09      	ldr	r2, [pc, #36]	@ (8007c90 <HAL_RCC_ClockConfig+0x1d0>)
 8007c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007c6e:	4b09      	ldr	r3, [pc, #36]	@ (8007c94 <HAL_RCC_ClockConfig+0x1d4>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fc faf6 	bl	8004264 <HAL_InitTick>

  return HAL_OK;
 8007c78:	2300      	movs	r3, #0
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3710      	adds	r7, #16
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	40023c00 	.word	0x40023c00
 8007c88:	40023800 	.word	0x40023800
 8007c8c:	0801673c 	.word	0x0801673c
 8007c90:	20000004 	.word	0x20000004
 8007c94:	20000008 	.word	0x20000008

08007c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c9c:	b090      	sub	sp, #64	@ 0x40
 8007c9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ca8:	2300      	movs	r3, #0
 8007caa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007cac:	2300      	movs	r3, #0
 8007cae:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007cb0:	4b59      	ldr	r3, [pc, #356]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f003 030c 	and.w	r3, r3, #12
 8007cb8:	2b08      	cmp	r3, #8
 8007cba:	d00d      	beq.n	8007cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8007cbc:	2b08      	cmp	r3, #8
 8007cbe:	f200 80a1 	bhi.w	8007e04 <HAL_RCC_GetSysClockFreq+0x16c>
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d002      	beq.n	8007ccc <HAL_RCC_GetSysClockFreq+0x34>
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d003      	beq.n	8007cd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007cca:	e09b      	b.n	8007e04 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ccc:	4b53      	ldr	r3, [pc, #332]	@ (8007e1c <HAL_RCC_GetSysClockFreq+0x184>)
 8007cce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007cd0:	e09b      	b.n	8007e0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cd2:	4b53      	ldr	r3, [pc, #332]	@ (8007e20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007cd6:	e098      	b.n	8007e0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cd8:	4b4f      	ldr	r3, [pc, #316]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ce0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007ce2:	4b4d      	ldr	r3, [pc, #308]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d028      	beq.n	8007d40 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cee:	4b4a      	ldr	r3, [pc, #296]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	099b      	lsrs	r3, r3, #6
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	623b      	str	r3, [r7, #32]
 8007cf8:	627a      	str	r2, [r7, #36]	@ 0x24
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007d00:	2100      	movs	r1, #0
 8007d02:	4b47      	ldr	r3, [pc, #284]	@ (8007e20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007d04:	fb03 f201 	mul.w	r2, r3, r1
 8007d08:	2300      	movs	r3, #0
 8007d0a:	fb00 f303 	mul.w	r3, r0, r3
 8007d0e:	4413      	add	r3, r2
 8007d10:	4a43      	ldr	r2, [pc, #268]	@ (8007e20 <HAL_RCC_GetSysClockFreq+0x188>)
 8007d12:	fba0 1202 	umull	r1, r2, r0, r2
 8007d16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d18:	460a      	mov	r2, r1
 8007d1a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007d1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d1e:	4413      	add	r3, r2
 8007d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d24:	2200      	movs	r2, #0
 8007d26:	61bb      	str	r3, [r7, #24]
 8007d28:	61fa      	str	r2, [r7, #28]
 8007d2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007d32:	f7f8 ffc9 	bl	8000cc8 <__aeabi_uldivmod>
 8007d36:	4602      	mov	r2, r0
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d3e:	e053      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d40:	4b35      	ldr	r3, [pc, #212]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	099b      	lsrs	r3, r3, #6
 8007d46:	2200      	movs	r2, #0
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	617a      	str	r2, [r7, #20]
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007d52:	f04f 0b00 	mov.w	fp, #0
 8007d56:	4652      	mov	r2, sl
 8007d58:	465b      	mov	r3, fp
 8007d5a:	f04f 0000 	mov.w	r0, #0
 8007d5e:	f04f 0100 	mov.w	r1, #0
 8007d62:	0159      	lsls	r1, r3, #5
 8007d64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d68:	0150      	lsls	r0, r2, #5
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	460b      	mov	r3, r1
 8007d6e:	ebb2 080a 	subs.w	r8, r2, sl
 8007d72:	eb63 090b 	sbc.w	r9, r3, fp
 8007d76:	f04f 0200 	mov.w	r2, #0
 8007d7a:	f04f 0300 	mov.w	r3, #0
 8007d7e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007d82:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007d86:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007d8a:	ebb2 0408 	subs.w	r4, r2, r8
 8007d8e:	eb63 0509 	sbc.w	r5, r3, r9
 8007d92:	f04f 0200 	mov.w	r2, #0
 8007d96:	f04f 0300 	mov.w	r3, #0
 8007d9a:	00eb      	lsls	r3, r5, #3
 8007d9c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007da0:	00e2      	lsls	r2, r4, #3
 8007da2:	4614      	mov	r4, r2
 8007da4:	461d      	mov	r5, r3
 8007da6:	eb14 030a 	adds.w	r3, r4, sl
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	eb45 030b 	adc.w	r3, r5, fp
 8007db0:	607b      	str	r3, [r7, #4]
 8007db2:	f04f 0200 	mov.w	r2, #0
 8007db6:	f04f 0300 	mov.w	r3, #0
 8007dba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	028b      	lsls	r3, r1, #10
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007dc8:	4621      	mov	r1, r4
 8007dca:	028a      	lsls	r2, r1, #10
 8007dcc:	4610      	mov	r0, r2
 8007dce:	4619      	mov	r1, r3
 8007dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	60bb      	str	r3, [r7, #8]
 8007dd6:	60fa      	str	r2, [r7, #12]
 8007dd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ddc:	f7f8 ff74 	bl	8000cc8 <__aeabi_uldivmod>
 8007de0:	4602      	mov	r2, r0
 8007de2:	460b      	mov	r3, r1
 8007de4:	4613      	mov	r3, r2
 8007de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007de8:	4b0b      	ldr	r3, [pc, #44]	@ (8007e18 <HAL_RCC_GetSysClockFreq+0x180>)
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	0c1b      	lsrs	r3, r3, #16
 8007dee:	f003 0303 	and.w	r3, r3, #3
 8007df2:	3301      	adds	r3, #1
 8007df4:	005b      	lsls	r3, r3, #1
 8007df6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007df8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e02:	e002      	b.n	8007e0a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e04:	4b05      	ldr	r3, [pc, #20]	@ (8007e1c <HAL_RCC_GetSysClockFreq+0x184>)
 8007e06:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3740      	adds	r7, #64	@ 0x40
 8007e10:	46bd      	mov	sp, r7
 8007e12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e16:	bf00      	nop
 8007e18:	40023800 	.word	0x40023800
 8007e1c:	00f42400 	.word	0x00f42400
 8007e20:	017d7840 	.word	0x017d7840

08007e24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e24:	b480      	push	{r7}
 8007e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e28:	4b03      	ldr	r3, [pc, #12]	@ (8007e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	20000004 	.word	0x20000004

08007e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e40:	f7ff fff0 	bl	8007e24 <HAL_RCC_GetHCLKFreq>
 8007e44:	4602      	mov	r2, r0
 8007e46:	4b05      	ldr	r3, [pc, #20]	@ (8007e5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	0a9b      	lsrs	r3, r3, #10
 8007e4c:	f003 0307 	and.w	r3, r3, #7
 8007e50:	4903      	ldr	r1, [pc, #12]	@ (8007e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e52:	5ccb      	ldrb	r3, [r1, r3]
 8007e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	40023800 	.word	0x40023800
 8007e60:	0801674c 	.word	0x0801674c

08007e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e68:	f7ff ffdc 	bl	8007e24 <HAL_RCC_GetHCLKFreq>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	4b05      	ldr	r3, [pc, #20]	@ (8007e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	0b5b      	lsrs	r3, r3, #13
 8007e74:	f003 0307 	and.w	r3, r3, #7
 8007e78:	4903      	ldr	r1, [pc, #12]	@ (8007e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e7a:	5ccb      	ldrb	r3, [r1, r3]
 8007e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	40023800 	.word	0x40023800
 8007e88:	0801674c 	.word	0x0801674c

08007e8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	220f      	movs	r2, #15
 8007e9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007e9c:	4b12      	ldr	r3, [pc, #72]	@ (8007ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 0203 	and.w	r2, r3, #3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007ec0:	4b09      	ldr	r3, [pc, #36]	@ (8007ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	08db      	lsrs	r3, r3, #3
 8007ec6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007ece:	4b07      	ldr	r3, [pc, #28]	@ (8007eec <HAL_RCC_GetClockConfig+0x60>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 020f 	and.w	r2, r3, #15
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	601a      	str	r2, [r3, #0]
}
 8007eda:	bf00      	nop
 8007edc:	370c      	adds	r7, #12
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	40023800 	.word	0x40023800
 8007eec:	40023c00 	.word	0x40023c00

08007ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b088      	sub	sp, #32
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007efc:	2300      	movs	r3, #0
 8007efe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007f00:	2300      	movs	r3, #0
 8007f02:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007f04:	2300      	movs	r3, #0
 8007f06:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0301 	and.w	r3, r3, #1
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d012      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007f18:	4b69      	ldr	r3, [pc, #420]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	4a68      	ldr	r2, [pc, #416]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f1e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007f22:	6093      	str	r3, [r2, #8]
 8007f24:	4b66      	ldr	r3, [pc, #408]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f26:	689a      	ldr	r2, [r3, #8]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f2c:	4964      	ldr	r1, [pc, #400]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d017      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007f4a:	4b5d      	ldr	r3, [pc, #372]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f50:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f58:	4959      	ldr	r1, [pc, #356]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f68:	d101      	bne.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d101      	bne.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007f76:	2301      	movs	r3, #1
 8007f78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d017      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007f86:	4b4e      	ldr	r3, [pc, #312]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f8c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f94:	494a      	ldr	r1, [pc, #296]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f96:	4313      	orrs	r3, r2
 8007f98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fa4:	d101      	bne.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d101      	bne.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0320 	and.w	r3, r3, #32
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f000 808b 	beq.w	80080ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd8:	4a39      	ldr	r2, [pc, #228]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fde:	6413      	str	r3, [r2, #64]	@ 0x40
 8007fe0:	4b37      	ldr	r3, [pc, #220]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fe8:	60bb      	str	r3, [r7, #8]
 8007fea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007fec:	4b35      	ldr	r3, [pc, #212]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a34      	ldr	r2, [pc, #208]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ff8:	f7fc fffc 	bl	8004ff4 <HAL_GetTick>
 8007ffc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007ffe:	e008      	b.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008000:	f7fc fff8 	bl	8004ff4 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	1ad3      	subs	r3, r2, r3
 800800a:	2b64      	cmp	r3, #100	@ 0x64
 800800c:	d901      	bls.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e357      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008012:	4b2c      	ldr	r3, [pc, #176]	@ (80080c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800801a:	2b00      	cmp	r3, #0
 800801c:	d0f0      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800801e:	4b28      	ldr	r3, [pc, #160]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008026:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d035      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	429a      	cmp	r2, r3
 800803a:	d02e      	beq.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800803c:	4b20      	ldr	r3, [pc, #128]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800803e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008040:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008044:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008046:	4b1e      	ldr	r3, [pc, #120]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800804a:	4a1d      	ldr	r2, [pc, #116]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800804c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008050:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008052:	4b1b      	ldr	r3, [pc, #108]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008056:	4a1a      	ldr	r2, [pc, #104]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008058:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800805c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800805e:	4a18      	ldr	r2, [pc, #96]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008064:	4b16      	ldr	r3, [pc, #88]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b01      	cmp	r3, #1
 800806e:	d114      	bne.n	800809a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008070:	f7fc ffc0 	bl	8004ff4 <HAL_GetTick>
 8008074:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008076:	e00a      	b.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008078:	f7fc ffbc 	bl	8004ff4 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008086:	4293      	cmp	r3, r2
 8008088:	d901      	bls.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800808a:	2303      	movs	r3, #3
 800808c:	e319      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800808e:	4b0c      	ldr	r3, [pc, #48]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008092:	f003 0302 	and.w	r3, r3, #2
 8008096:	2b00      	cmp	r3, #0
 8008098:	d0ee      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800809e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080a6:	d111      	bne.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80080a8:	4b05      	ldr	r3, [pc, #20]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80080b4:	4b04      	ldr	r3, [pc, #16]	@ (80080c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80080b6:	400b      	ands	r3, r1
 80080b8:	4901      	ldr	r1, [pc, #4]	@ (80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	608b      	str	r3, [r1, #8]
 80080be:	e00b      	b.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80080c0:	40023800 	.word	0x40023800
 80080c4:	40007000 	.word	0x40007000
 80080c8:	0ffffcff 	.word	0x0ffffcff
 80080cc:	4baa      	ldr	r3, [pc, #680]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	4aa9      	ldr	r2, [pc, #676]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080d2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80080d6:	6093      	str	r3, [r2, #8]
 80080d8:	4ba7      	ldr	r3, [pc, #668]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080e4:	49a4      	ldr	r1, [pc, #656]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080e6:	4313      	orrs	r3, r2
 80080e8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0310 	and.w	r3, r3, #16
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d010      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80080f6:	4ba0      	ldr	r3, [pc, #640]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080fc:	4a9e      	ldr	r2, [pc, #632]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008102:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008106:	4b9c      	ldr	r3, [pc, #624]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008108:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008110:	4999      	ldr	r1, [pc, #612]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008124:	4b94      	ldr	r3, [pc, #592]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800812a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008132:	4991      	ldr	r1, [pc, #580]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008134:	4313      	orrs	r3, r2
 8008136:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008146:	4b8c      	ldr	r3, [pc, #560]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800814c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008154:	4988      	ldr	r1, [pc, #544]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008156:	4313      	orrs	r3, r2
 8008158:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008168:	4b83      	ldr	r3, [pc, #524]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800816a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800816e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008176:	4980      	ldr	r1, [pc, #512]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008178:	4313      	orrs	r3, r2
 800817a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800818a:	4b7b      	ldr	r3, [pc, #492]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800818c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008190:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008198:	4977      	ldr	r1, [pc, #476]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800819a:	4313      	orrs	r3, r2
 800819c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00a      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80081ac:	4b72      	ldr	r3, [pc, #456]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081b2:	f023 0203 	bic.w	r2, r3, #3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ba:	496f      	ldr	r1, [pc, #444]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081bc:	4313      	orrs	r3, r2
 80081be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80081ce:	4b6a      	ldr	r3, [pc, #424]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081d4:	f023 020c 	bic.w	r2, r3, #12
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081dc:	4966      	ldr	r1, [pc, #408]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00a      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80081f0:	4b61      	ldr	r3, [pc, #388]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081f6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081fe:	495e      	ldr	r1, [pc, #376]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008200:	4313      	orrs	r3, r2
 8008202:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008212:	4b59      	ldr	r3, [pc, #356]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008218:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008220:	4955      	ldr	r1, [pc, #340]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008222:	4313      	orrs	r3, r2
 8008224:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00a      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008234:	4b50      	ldr	r3, [pc, #320]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800823a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008242:	494d      	ldr	r1, [pc, #308]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008244:	4313      	orrs	r3, r2
 8008246:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00a      	beq.n	800826c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008256:	4b48      	ldr	r3, [pc, #288]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800825c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008264:	4944      	ldr	r1, [pc, #272]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008266:	4313      	orrs	r3, r2
 8008268:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008278:	4b3f      	ldr	r3, [pc, #252]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800827a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800827e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008286:	493c      	ldr	r1, [pc, #240]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008288:	4313      	orrs	r3, r2
 800828a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800829a:	4b37      	ldr	r3, [pc, #220]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800829c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a8:	4933      	ldr	r1, [pc, #204]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00a      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80082bc:	4b2e      	ldr	r3, [pc, #184]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082c2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082ca:	492b      	ldr	r1, [pc, #172]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082cc:	4313      	orrs	r3, r2
 80082ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d011      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80082de:	4b26      	ldr	r3, [pc, #152]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082ec:	4922      	ldr	r1, [pc, #136]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082ee:	4313      	orrs	r3, r2
 80082f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082fc:	d101      	bne.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80082fe:	2301      	movs	r3, #1
 8008300:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0308 	and.w	r3, r3, #8
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800830e:	2301      	movs	r3, #1
 8008310:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00a      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800831e:	4b16      	ldr	r3, [pc, #88]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008324:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800832c:	4912      	ldr	r1, [pc, #72]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800832e:	4313      	orrs	r3, r2
 8008330:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00b      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008340:	4b0d      	ldr	r3, [pc, #52]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008346:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008350:	4909      	ldr	r1, [pc, #36]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008352:	4313      	orrs	r3, r2
 8008354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d006      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008366:	2b00      	cmp	r3, #0
 8008368:	f000 80d9 	beq.w	800851e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800836c:	4b02      	ldr	r3, [pc, #8]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a01      	ldr	r2, [pc, #4]	@ (8008378 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008372:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008376:	e001      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008378:	40023800 	.word	0x40023800
 800837c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800837e:	f7fc fe39 	bl	8004ff4 <HAL_GetTick>
 8008382:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008384:	e008      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008386:	f7fc fe35 	bl	8004ff4 <HAL_GetTick>
 800838a:	4602      	mov	r2, r0
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	2b64      	cmp	r3, #100	@ 0x64
 8008392:	d901      	bls.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008394:	2303      	movs	r3, #3
 8008396:	e194      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008398:	4b6c      	ldr	r3, [pc, #432]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1f0      	bne.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0301 	and.w	r3, r3, #1
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d021      	beq.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d11d      	bne.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80083b8:	4b64      	ldr	r3, [pc, #400]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083be:	0c1b      	lsrs	r3, r3, #16
 80083c0:	f003 0303 	and.w	r3, r3, #3
 80083c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80083c6:	4b61      	ldr	r3, [pc, #388]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083cc:	0e1b      	lsrs	r3, r3, #24
 80083ce:	f003 030f 	and.w	r3, r3, #15
 80083d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	019a      	lsls	r2, r3, #6
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	041b      	lsls	r3, r3, #16
 80083de:	431a      	orrs	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	061b      	lsls	r3, r3, #24
 80083e4:	431a      	orrs	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	071b      	lsls	r3, r3, #28
 80083ec:	4957      	ldr	r1, [pc, #348]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ee:	4313      	orrs	r3, r2
 80083f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d004      	beq.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008404:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008408:	d00a      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008412:	2b00      	cmp	r3, #0
 8008414:	d02e      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800841e:	d129      	bne.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008420:	4b4a      	ldr	r3, [pc, #296]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008426:	0c1b      	lsrs	r3, r3, #16
 8008428:	f003 0303 	and.w	r3, r3, #3
 800842c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800842e:	4b47      	ldr	r3, [pc, #284]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008434:	0f1b      	lsrs	r3, r3, #28
 8008436:	f003 0307 	and.w	r3, r3, #7
 800843a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	019a      	lsls	r2, r3, #6
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	041b      	lsls	r3, r3, #16
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	061b      	lsls	r3, r3, #24
 800844e:	431a      	orrs	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	071b      	lsls	r3, r3, #28
 8008454:	493d      	ldr	r1, [pc, #244]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008456:	4313      	orrs	r3, r2
 8008458:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800845c:	4b3b      	ldr	r3, [pc, #236]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800845e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008462:	f023 021f 	bic.w	r2, r3, #31
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800846a:	3b01      	subs	r3, #1
 800846c:	4937      	ldr	r1, [pc, #220]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800846e:	4313      	orrs	r3, r2
 8008470:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800847c:	2b00      	cmp	r3, #0
 800847e:	d01d      	beq.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008480:	4b32      	ldr	r3, [pc, #200]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008486:	0e1b      	lsrs	r3, r3, #24
 8008488:	f003 030f 	and.w	r3, r3, #15
 800848c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800848e:	4b2f      	ldr	r3, [pc, #188]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008494:	0f1b      	lsrs	r3, r3, #28
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	019a      	lsls	r2, r3, #6
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	041b      	lsls	r3, r3, #16
 80084a8:	431a      	orrs	r2, r3
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	061b      	lsls	r3, r3, #24
 80084ae:	431a      	orrs	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	071b      	lsls	r3, r3, #28
 80084b4:	4925      	ldr	r1, [pc, #148]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084b6:	4313      	orrs	r3, r2
 80084b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d011      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	019a      	lsls	r2, r3, #6
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	041b      	lsls	r3, r3, #16
 80084d4:	431a      	orrs	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	061b      	lsls	r3, r3, #24
 80084dc:	431a      	orrs	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	071b      	lsls	r3, r3, #28
 80084e4:	4919      	ldr	r1, [pc, #100]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084e6:	4313      	orrs	r3, r2
 80084e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80084ec:	4b17      	ldr	r3, [pc, #92]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a16      	ldr	r2, [pc, #88]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80084f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80084f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084f8:	f7fc fd7c 	bl	8004ff4 <HAL_GetTick>
 80084fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80084fe:	e008      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008500:	f7fc fd78 	bl	8004ff4 <HAL_GetTick>
 8008504:	4602      	mov	r2, r0
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	2b64      	cmp	r3, #100	@ 0x64
 800850c:	d901      	bls.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e0d7      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008512:	4b0e      	ldr	r3, [pc, #56]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0f0      	beq.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	2b01      	cmp	r3, #1
 8008522:	f040 80cd 	bne.w	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008526:	4b09      	ldr	r3, [pc, #36]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a08      	ldr	r2, [pc, #32]	@ (800854c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800852c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008530:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008532:	f7fc fd5f 	bl	8004ff4 <HAL_GetTick>
 8008536:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008538:	e00a      	b.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800853a:	f7fc fd5b 	bl	8004ff4 <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	2b64      	cmp	r3, #100	@ 0x64
 8008546:	d903      	bls.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	e0ba      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800854c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008550:	4b5e      	ldr	r3, [pc, #376]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800855c:	d0ed      	beq.n	800853a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008566:	2b00      	cmp	r3, #0
 8008568:	d003      	beq.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800856e:	2b00      	cmp	r3, #0
 8008570:	d009      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800857a:	2b00      	cmp	r3, #0
 800857c:	d02e      	beq.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008582:	2b00      	cmp	r3, #0
 8008584:	d12a      	bne.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008586:	4b51      	ldr	r3, [pc, #324]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800858c:	0c1b      	lsrs	r3, r3, #16
 800858e:	f003 0303 	and.w	r3, r3, #3
 8008592:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008594:	4b4d      	ldr	r3, [pc, #308]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800859a:	0f1b      	lsrs	r3, r3, #28
 800859c:	f003 0307 	and.w	r3, r3, #7
 80085a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	695b      	ldr	r3, [r3, #20]
 80085a6:	019a      	lsls	r2, r3, #6
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	041b      	lsls	r3, r3, #16
 80085ac:	431a      	orrs	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	699b      	ldr	r3, [r3, #24]
 80085b2:	061b      	lsls	r3, r3, #24
 80085b4:	431a      	orrs	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	071b      	lsls	r3, r3, #28
 80085ba:	4944      	ldr	r1, [pc, #272]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80085c2:	4b42      	ldr	r3, [pc, #264]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085c8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d0:	3b01      	subs	r3, #1
 80085d2:	021b      	lsls	r3, r3, #8
 80085d4:	493d      	ldr	r1, [pc, #244]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085d6:	4313      	orrs	r3, r2
 80085d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d022      	beq.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80085ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085f0:	d11d      	bne.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80085f2:	4b36      	ldr	r3, [pc, #216]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085f8:	0e1b      	lsrs	r3, r3, #24
 80085fa:	f003 030f 	and.w	r3, r3, #15
 80085fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008600:	4b32      	ldr	r3, [pc, #200]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008606:	0f1b      	lsrs	r3, r3, #28
 8008608:	f003 0307 	and.w	r3, r3, #7
 800860c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	019a      	lsls	r2, r3, #6
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	041b      	lsls	r3, r3, #16
 800861a:	431a      	orrs	r2, r3
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	061b      	lsls	r3, r3, #24
 8008620:	431a      	orrs	r2, r3
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	071b      	lsls	r3, r3, #28
 8008626:	4929      	ldr	r1, [pc, #164]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008628:	4313      	orrs	r3, r2
 800862a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 0308 	and.w	r3, r3, #8
 8008636:	2b00      	cmp	r3, #0
 8008638:	d028      	beq.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800863a:	4b24      	ldr	r3, [pc, #144]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800863c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008640:	0e1b      	lsrs	r3, r3, #24
 8008642:	f003 030f 	and.w	r3, r3, #15
 8008646:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008648:	4b20      	ldr	r3, [pc, #128]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800864a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800864e:	0c1b      	lsrs	r3, r3, #16
 8008650:	f003 0303 	and.w	r3, r3, #3
 8008654:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	019a      	lsls	r2, r3, #6
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	041b      	lsls	r3, r3, #16
 8008660:	431a      	orrs	r2, r3
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	061b      	lsls	r3, r3, #24
 8008666:	431a      	orrs	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	69db      	ldr	r3, [r3, #28]
 800866c:	071b      	lsls	r3, r3, #28
 800866e:	4917      	ldr	r1, [pc, #92]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008670:	4313      	orrs	r3, r2
 8008672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008676:	4b15      	ldr	r3, [pc, #84]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008678:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800867c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008684:	4911      	ldr	r1, [pc, #68]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008686:	4313      	orrs	r3, r2
 8008688:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800868c:	4b0f      	ldr	r3, [pc, #60]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a0e      	ldr	r2, [pc, #56]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008696:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008698:	f7fc fcac 	bl	8004ff4 <HAL_GetTick>
 800869c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800869e:	e008      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80086a0:	f7fc fca8 	bl	8004ff4 <HAL_GetTick>
 80086a4:	4602      	mov	r2, r0
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	1ad3      	subs	r3, r2, r3
 80086aa:	2b64      	cmp	r3, #100	@ 0x64
 80086ac:	d901      	bls.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80086ae:	2303      	movs	r3, #3
 80086b0:	e007      	b.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80086b2:	4b06      	ldr	r3, [pc, #24]	@ (80086cc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086be:	d1ef      	bne.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3720      	adds	r7, #32
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	40023800 	.word	0x40023800

080086d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b087      	sub	sp, #28
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80086d8:	2300      	movs	r3, #0
 80086da:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80086dc:	2300      	movs	r3, #0
 80086de:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80086e0:	2300      	movs	r3, #0
 80086e2:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80086e4:	2300      	movs	r3, #0
 80086e6:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80086ee:	f040 808d 	bne.w	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 80086f2:	4b93      	ldr	r3, [pc, #588]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086f8:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008700:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008708:	d07c      	beq.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008710:	d87b      	bhi.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d004      	beq.n	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800871e:	d039      	beq.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008720:	e073      	b.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008722:	4b87      	ldr	r3, [pc, #540]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800872a:	2b00      	cmp	r3, #0
 800872c:	d108      	bne.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800872e:	4b84      	ldr	r3, [pc, #528]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008736:	4a83      	ldr	r2, [pc, #524]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008738:	fbb2 f3f3 	udiv	r3, r2, r3
 800873c:	613b      	str	r3, [r7, #16]
 800873e:	e007      	b.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008740:	4b7f      	ldr	r3, [pc, #508]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008748:	4a7f      	ldr	r2, [pc, #508]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800874a:	fbb2 f3f3 	udiv	r3, r2, r3
 800874e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008750:	4b7b      	ldr	r3, [pc, #492]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008756:	0e1b      	lsrs	r3, r3, #24
 8008758:	f003 030f 	and.w	r3, r3, #15
 800875c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800875e:	4b78      	ldr	r3, [pc, #480]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008764:	099b      	lsrs	r3, r3, #6
 8008766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	fb03 f202 	mul.w	r2, r3, r2
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	fbb2 f3f3 	udiv	r3, r2, r3
 8008776:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008778:	4b71      	ldr	r3, [pc, #452]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800877a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800877e:	0a1b      	lsrs	r3, r3, #8
 8008780:	f003 031f 	and.w	r3, r3, #31
 8008784:	3301      	adds	r3, #1
 8008786:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008788:	697a      	ldr	r2, [r7, #20]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008790:	617b      	str	r3, [r7, #20]
        break;
 8008792:	e03b      	b.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008794:	4b6a      	ldr	r3, [pc, #424]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800879c:	2b00      	cmp	r3, #0
 800879e:	d108      	bne.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80087a0:	4b67      	ldr	r3, [pc, #412]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087a8:	4a66      	ldr	r2, [pc, #408]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80087aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ae:	613b      	str	r3, [r7, #16]
 80087b0:	e007      	b.n	80087c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80087b2:	4b63      	ldr	r3, [pc, #396]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087ba:	4a63      	ldr	r2, [pc, #396]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80087bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c0:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80087c2:	4b5f      	ldr	r3, [pc, #380]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087c8:	0e1b      	lsrs	r3, r3, #24
 80087ca:	f003 030f 	and.w	r3, r3, #15
 80087ce:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80087d0:	4b5b      	ldr	r3, [pc, #364]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087d6:	099b      	lsrs	r3, r3, #6
 80087d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	fb03 f202 	mul.w	r2, r3, r2
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80087ea:	4b55      	ldr	r3, [pc, #340]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087f0:	f003 031f 	and.w	r3, r3, #31
 80087f4:	3301      	adds	r3, #1
 80087f6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80087f8:	697a      	ldr	r2, [r7, #20]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008800:	617b      	str	r3, [r7, #20]
        break;
 8008802:	e003      	b.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008804:	4b51      	ldr	r3, [pc, #324]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008806:	617b      	str	r3, [r7, #20]
        break;
 8008808:	e000      	b.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800880a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008812:	f040 808d 	bne.w	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008816:	4b4a      	ldr	r3, [pc, #296]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800881c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008824:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800882c:	d07c      	beq.n	8008928 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008834:	d87b      	bhi.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d004      	beq.n	8008846 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008842:	d039      	beq.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008844:	e073      	b.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008846:	4b3e      	ldr	r3, [pc, #248]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d108      	bne.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008852:	4b3b      	ldr	r3, [pc, #236]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800885a:	4a3a      	ldr	r2, [pc, #232]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800885c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008860:	613b      	str	r3, [r7, #16]
 8008862:	e007      	b.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008864:	4b36      	ldr	r3, [pc, #216]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800886c:	4a36      	ldr	r2, [pc, #216]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800886e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008872:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008874:	4b32      	ldr	r3, [pc, #200]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800887a:	0e1b      	lsrs	r3, r3, #24
 800887c:	f003 030f 	and.w	r3, r3, #15
 8008880:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008882:	4b2f      	ldr	r3, [pc, #188]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008888:	099b      	lsrs	r3, r3, #6
 800888a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	fb03 f202 	mul.w	r2, r3, r2
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	fbb2 f3f3 	udiv	r3, r2, r3
 800889a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800889c:	4b28      	ldr	r3, [pc, #160]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800889e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088a2:	0a1b      	lsrs	r3, r3, #8
 80088a4:	f003 031f 	and.w	r3, r3, #31
 80088a8:	3301      	adds	r3, #1
 80088aa:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088b4:	617b      	str	r3, [r7, #20]
        break;
 80088b6:	e03b      	b.n	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80088b8:	4b21      	ldr	r3, [pc, #132]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d108      	bne.n	80088d6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80088c4:	4b1e      	ldr	r3, [pc, #120]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80088ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80088d2:	613b      	str	r3, [r7, #16]
 80088d4:	e007      	b.n	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80088d6:	4b1a      	ldr	r3, [pc, #104]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088de:	4a1a      	ldr	r2, [pc, #104]	@ (8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80088e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80088e6:	4b16      	ldr	r3, [pc, #88]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80088e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088ec:	0e1b      	lsrs	r3, r3, #24
 80088ee:	f003 030f 	and.w	r3, r3, #15
 80088f2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80088f4:	4b12      	ldr	r3, [pc, #72]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80088f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088fa:	099b      	lsrs	r3, r3, #6
 80088fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	fb03 f202 	mul.w	r2, r3, r2
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	fbb2 f3f3 	udiv	r3, r2, r3
 800890c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800890e:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008910:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008914:	f003 031f 	and.w	r3, r3, #31
 8008918:	3301      	adds	r3, #1
 800891a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	fbb2 f3f3 	udiv	r3, r2, r3
 8008924:	617b      	str	r3, [r7, #20]
        break;
 8008926:	e003      	b.n	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008928:	4b08      	ldr	r3, [pc, #32]	@ (800894c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800892a:	617b      	str	r3, [r7, #20]
        break;
 800892c:	e000      	b.n	8008930 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800892e:	bf00      	nop
      }
    }
  }

  return frequency;
 8008930:	697b      	ldr	r3, [r7, #20]
}
 8008932:	4618      	mov	r0, r3
 8008934:	371c      	adds	r7, #28
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	40023800 	.word	0x40023800
 8008944:	00f42400 	.word	0x00f42400
 8008948:	017d7840 	.word	0x017d7840
 800894c:	00bb8000 	.word	0x00bb8000

08008950 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d101      	bne.n	8008962 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e071      	b.n	8008a46 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	7f5b      	ldrb	r3, [r3, #29]
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d105      	bne.n	8008978 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f7fb f956 	bl	8003c24 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2202      	movs	r2, #2
 800897c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0310 	and.w	r3, r3, #16
 8008988:	2b10      	cmp	r3, #16
 800898a:	d053      	beq.n	8008a34 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	22ca      	movs	r2, #202	@ 0xca
 8008992:	625a      	str	r2, [r3, #36]	@ 0x24
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2253      	movs	r2, #83	@ 0x53
 800899a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fac7 	bl	8008f30 <RTC_EnterInitMode>
 80089a2:	4603      	mov	r3, r0
 80089a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d12a      	bne.n	8008a02 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6899      	ldr	r1, [r3, #8]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	4b26      	ldr	r3, [pc, #152]	@ (8008a50 <HAL_RTC_Init+0x100>)
 80089b8:	400b      	ands	r3, r1
 80089ba:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6899      	ldr	r1, [r3, #8]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	685a      	ldr	r2, [r3, #4]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	431a      	orrs	r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	431a      	orrs	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	68d2      	ldr	r2, [r2, #12]
 80089e2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	6919      	ldr	r1, [r3, #16]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	041a      	lsls	r2, r3, #16
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	430a      	orrs	r2, r1
 80089f6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 fad0 	bl	8008f9e <RTC_ExitInitMode>
 80089fe:	4603      	mov	r3, r0
 8008a00:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d110      	bne.n	8008a2a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f022 0208 	bic.w	r2, r2, #8
 8008a16:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	699a      	ldr	r2, [r3, #24]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	430a      	orrs	r2, r1
 8008a28:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	22ff      	movs	r2, #255	@ 0xff
 8008a30:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a32:	e001      	b.n	8008a38 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008a34:	2300      	movs	r3, #0
 8008a36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	ff8fffbf 	.word	0xff8fffbf

08008a54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a54:	b590      	push	{r4, r7, lr}
 8008a56:	b087      	sub	sp, #28
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008a60:	2300      	movs	r3, #0
 8008a62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	7f1b      	ldrb	r3, [r3, #28]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d101      	bne.n	8008a70 <HAL_RTC_SetTime+0x1c>
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	e085      	b.n	8008b7c <HAL_RTC_SetTime+0x128>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2201      	movs	r2, #1
 8008a74:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2202      	movs	r2, #2
 8008a7a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d126      	bne.n	8008ad0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d102      	bne.n	8008a96 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	2200      	movs	r2, #0
 8008a94:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f000 faa4 	bl	8008fe8 <RTC_ByteToBcd2>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	785b      	ldrb	r3, [r3, #1]
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f000 fa9d 	bl	8008fe8 <RTC_ByteToBcd2>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008ab2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	789b      	ldrb	r3, [r3, #2]
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f000 fa95 	bl	8008fe8 <RTC_ByteToBcd2>
 8008abe:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008ac0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	78db      	ldrb	r3, [r3, #3]
 8008ac8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008aca:	4313      	orrs	r3, r2
 8008acc:	617b      	str	r3, [r7, #20]
 8008ace:	e018      	b.n	8008b02 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d102      	bne.n	8008ae4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	785b      	ldrb	r3, [r3, #1]
 8008aee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008af0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008af6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	78db      	ldrb	r3, [r3, #3]
 8008afc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008afe:	4313      	orrs	r3, r2
 8008b00:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	22ca      	movs	r2, #202	@ 0xca
 8008b08:	625a      	str	r2, [r3, #36]	@ 0x24
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2253      	movs	r2, #83	@ 0x53
 8008b10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f000 fa0c 	bl	8008f30 <RTC_EnterInitMode>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008b1c:	7cfb      	ldrb	r3, [r7, #19]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d11e      	bne.n	8008b60 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	6979      	ldr	r1, [r7, #20]
 8008b28:	4b16      	ldr	r3, [pc, #88]	@ (8008b84 <HAL_RTC_SetTime+0x130>)
 8008b2a:	400b      	ands	r3, r1
 8008b2c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	689a      	ldr	r2, [r3, #8]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008b3c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	6899      	ldr	r1, [r3, #8]
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	68da      	ldr	r2, [r3, #12]
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	430a      	orrs	r2, r1
 8008b54:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f000 fa21 	bl	8008f9e <RTC_ExitInitMode>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008b60:	7cfb      	ldrb	r3, [r7, #19]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d102      	bne.n	8008b6c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	22ff      	movs	r2, #255	@ 0xff
 8008b72:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	771a      	strb	r2, [r3, #28]

  return status;
 8008b7a:	7cfb      	ldrb	r3, [r7, #19]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	371c      	adds	r7, #28
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd90      	pop	{r4, r7, pc}
 8008b84:	007f7f7f 	.word	0x007f7f7f

08008b88 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008b88:	b590      	push	{r4, r7, lr}
 8008b8a:	b087      	sub	sp, #28
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	7f1b      	ldrb	r3, [r3, #28]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d101      	bne.n	8008ba4 <HAL_RTC_SetDate+0x1c>
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	e06f      	b.n	8008c84 <HAL_RTC_SetDate+0xfc>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2202      	movs	r2, #2
 8008bae:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d10e      	bne.n	8008bd4 <HAL_RTC_SetDate+0x4c>
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	785b      	ldrb	r3, [r3, #1]
 8008bba:	f003 0310 	and.w	r3, r3, #16
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d008      	beq.n	8008bd4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	785b      	ldrb	r3, [r3, #1]
 8008bc6:	f023 0310 	bic.w	r3, r3, #16
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	330a      	adds	r3, #10
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d11c      	bne.n	8008c14 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	78db      	ldrb	r3, [r3, #3]
 8008bde:	4618      	mov	r0, r3
 8008be0:	f000 fa02 	bl	8008fe8 <RTC_ByteToBcd2>
 8008be4:	4603      	mov	r3, r0
 8008be6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	785b      	ldrb	r3, [r3, #1]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f000 f9fb 	bl	8008fe8 <RTC_ByteToBcd2>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008bf6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	789b      	ldrb	r3, [r3, #2]
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f000 f9f3 	bl	8008fe8 <RTC_ByteToBcd2>
 8008c02:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008c04:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	617b      	str	r3, [r7, #20]
 8008c12:	e00e      	b.n	8008c32 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	78db      	ldrb	r3, [r3, #3]
 8008c18:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	785b      	ldrb	r3, [r3, #1]
 8008c1e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008c20:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008c22:	68ba      	ldr	r2, [r7, #8]
 8008c24:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008c26:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	22ca      	movs	r2, #202	@ 0xca
 8008c38:	625a      	str	r2, [r3, #36]	@ 0x24
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2253      	movs	r2, #83	@ 0x53
 8008c40:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f000 f974 	bl	8008f30 <RTC_EnterInitMode>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008c4c:	7cfb      	ldrb	r3, [r7, #19]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d10a      	bne.n	8008c68 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	6979      	ldr	r1, [r7, #20]
 8008c58:	4b0c      	ldr	r3, [pc, #48]	@ (8008c8c <HAL_RTC_SetDate+0x104>)
 8008c5a:	400b      	ands	r3, r1
 8008c5c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	f000 f99d 	bl	8008f9e <RTC_ExitInitMode>
 8008c64:	4603      	mov	r3, r0
 8008c66:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008c68:	7cfb      	ldrb	r3, [r7, #19]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d102      	bne.n	8008c74 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2201      	movs	r2, #1
 8008c72:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	22ff      	movs	r2, #255	@ 0xff
 8008c7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	771a      	strb	r2, [r3, #28]

  return status;
 8008c82:	7cfb      	ldrb	r3, [r7, #19]
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	371c      	adds	r7, #28
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd90      	pop	{r4, r7, pc}
 8008c8c:	00ffff3f 	.word	0x00ffff3f

08008c90 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008c90:	b590      	push	{r4, r7, lr}
 8008c92:	b089      	sub	sp, #36	@ 0x24
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	7f1b      	ldrb	r3, [r3, #28]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d101      	bne.n	8008cb4 <HAL_RTC_SetAlarm+0x24>
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	e113      	b.n	8008edc <HAL_RTC_SetAlarm+0x24c>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2202      	movs	r2, #2
 8008cbe:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d137      	bne.n	8008d36 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d102      	bne.n	8008cda <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 f982 	bl	8008fe8 <RTC_ByteToBcd2>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	785b      	ldrb	r3, [r3, #1]
 8008cec:	4618      	mov	r0, r3
 8008cee:	f000 f97b 	bl	8008fe8 <RTC_ByteToBcd2>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008cf6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	789b      	ldrb	r3, [r3, #2]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f000 f973 	bl	8008fe8 <RTC_ByteToBcd2>
 8008d02:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008d04:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	78db      	ldrb	r3, [r3, #3]
 8008d0c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8008d0e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f000 f965 	bl	8008fe8 <RTC_ByteToBcd2>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8008d22:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008d2a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008d30:	4313      	orrs	r3, r2
 8008d32:	61fb      	str	r3, [r7, #28]
 8008d34:	e023      	b.n	8008d7e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d102      	bne.n	8008d4a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	2200      	movs	r2, #0
 8008d48:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	785b      	ldrb	r3, [r3, #1]
 8008d54:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008d56:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008d5c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	78db      	ldrb	r3, [r3, #3]
 8008d62:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008d64:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008d6c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8008d6e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008d74:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008d86:	4313      	orrs	r3, r2
 8008d88:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	22ca      	movs	r2, #202	@ 0xca
 8008d90:	625a      	str	r2, [r3, #36]	@ 0x24
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2253      	movs	r2, #83	@ 0x53
 8008d98:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008da2:	d148      	bne.n	8008e36 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	689a      	ldr	r2, [r3, #8]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008db2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689a      	ldr	r2, [r3, #8]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008dc2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008dd4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008dd6:	f7fc f90d 	bl	8004ff4 <HAL_GetTick>
 8008dda:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008ddc:	e013      	b.n	8008e06 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008dde:	f7fc f909 	bl	8004ff4 <HAL_GetTick>
 8008de2:	4602      	mov	r2, r0
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008dec:	d90b      	bls.n	8008e06 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	22ff      	movs	r2, #255	@ 0xff
 8008df4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2203      	movs	r2, #3
 8008dfa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008e02:	2303      	movs	r3, #3
 8008e04:	e06a      	b.n	8008edc <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	f003 0301 	and.w	r3, r3, #1
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0e4      	beq.n	8008dde <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	69fa      	ldr	r2, [r7, #28]
 8008e1a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	697a      	ldr	r2, [r7, #20]
 8008e22:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	689a      	ldr	r2, [r3, #8]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e32:	609a      	str	r2, [r3, #8]
 8008e34:	e047      	b.n	8008ec6 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	689a      	ldr	r2, [r3, #8]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008e44:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e54:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008e66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e68:	f7fc f8c4 	bl	8004ff4 <HAL_GetTick>
 8008e6c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008e6e:	e013      	b.n	8008e98 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e70:	f7fc f8c0 	bl	8004ff4 <HAL_GetTick>
 8008e74:	4602      	mov	r2, r0
 8008e76:	69bb      	ldr	r3, [r7, #24]
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e7e:	d90b      	bls.n	8008e98 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	22ff      	movs	r2, #255	@ 0xff
 8008e86:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2203      	movs	r2, #3
 8008e8c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2200      	movs	r2, #0
 8008e92:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	e021      	b.n	8008edc <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68db      	ldr	r3, [r3, #12]
 8008e9e:	f003 0302 	and.w	r3, r3, #2
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d0e4      	beq.n	8008e70 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	69fa      	ldr	r2, [r7, #28]
 8008eac:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ec4:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	22ff      	movs	r2, #255	@ 0xff
 8008ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3724      	adds	r7, #36	@ 0x24
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd90      	pop	{r4, r7, pc}

08008ee4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8008f2c <HAL_RTC_WaitForSynchro+0x48>)
 8008ef6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ef8:	f7fc f87c 	bl	8004ff4 <HAL_GetTick>
 8008efc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008efe:	e009      	b.n	8008f14 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008f00:	f7fc f878 	bl	8004ff4 <HAL_GetTick>
 8008f04:	4602      	mov	r2, r0
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f0e:	d901      	bls.n	8008f14 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008f10:	2303      	movs	r3, #3
 8008f12:	e007      	b.n	8008f24 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	f003 0320 	and.w	r3, r3, #32
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d0ee      	beq.n	8008f00 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	0001ff5f 	.word	0x0001ff5f

08008f30 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d122      	bne.n	8008f94 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68da      	ldr	r2, [r3, #12]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008f5c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008f5e:	f7fc f849 	bl	8004ff4 <HAL_GetTick>
 8008f62:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008f64:	e00c      	b.n	8008f80 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008f66:	f7fc f845 	bl	8004ff4 <HAL_GetTick>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f74:	d904      	bls.n	8008f80 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2204      	movs	r2, #4
 8008f7a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d102      	bne.n	8008f94 <RTC_EnterInitMode+0x64>
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d1e8      	bne.n	8008f66 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b084      	sub	sp, #16
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68da      	ldr	r2, [r3, #12]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008fb8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	f003 0320 	and.w	r3, r3, #32
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d10a      	bne.n	8008fde <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f7ff ff8b 	bl	8008ee4 <HAL_RTC_WaitForSynchro>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d004      	beq.n	8008fde <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2204      	movs	r2, #4
 8008fd8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	4603      	mov	r3, r0
 8008ff0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008ff6:	e005      	b.n	8009004 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008ffe:	79fb      	ldrb	r3, [r7, #7]
 8009000:	3b0a      	subs	r3, #10
 8009002:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009004:	79fb      	ldrb	r3, [r7, #7]
 8009006:	2b09      	cmp	r3, #9
 8009008:	d8f6      	bhi.n	8008ff8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	b2db      	uxtb	r3, r3
 800900e:	011b      	lsls	r3, r3, #4
 8009010:	b2da      	uxtb	r2, r3
 8009012:	79fb      	ldrb	r3, [r7, #7]
 8009014:	4313      	orrs	r3, r2
 8009016:	b2db      	uxtb	r3, r3
}
 8009018:	4618      	mov	r0, r3
 800901a:	3714      	adds	r7, #20
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	7f1b      	ldrb	r3, [r3, #28]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d101      	bne.n	8009040 <HAL_RTCEx_SetTimeStamp+0x1c>
 800903c:	2302      	movs	r3, #2
 800903e:	e050      	b.n	80090e2 <HAL_RTCEx_SetTimeStamp+0xbe>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2201      	movs	r2, #1
 8009044:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2202      	movs	r2, #2
 800904a:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f022 0206 	bic.w	r2, r2, #6
 800905a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	430a      	orrs	r2, r1
 800906a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	689a      	ldr	r2, [r3, #8]
 8009072:	4b1f      	ldr	r3, [pc, #124]	@ (80090f0 <HAL_RTCEx_SetTimeStamp+0xcc>)
 8009074:	4013      	ands	r3, r2
 8009076:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 8009078:	697a      	ldr	r2, [r7, #20]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	4313      	orrs	r3, r2
 800907e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	22ca      	movs	r2, #202	@ 0xca
 8009086:	625a      	str	r2, [r3, #36]	@ 0x24
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2253      	movs	r2, #83	@ 0x53
 800908e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	697a      	ldr	r2, [r7, #20]
 8009096:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	b2da      	uxtb	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 80090a8:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	b2da      	uxtb	r2, r3
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 80090ba:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	689a      	ldr	r2, [r3, #8]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090ca:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	22ff      	movs	r2, #255	@ 0xff
 80090d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2201      	movs	r2, #1
 80090d8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	371c      	adds	r7, #28
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	fffff7f7 	.word	0xfffff7f7

080090f4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b088      	sub	sp, #32
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80090fc:	2300      	movs	r3, #0
 80090fe:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8009100:	2300      	movs	r3, #0
 8009102:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8009104:	2300      	movs	r3, #0
 8009106:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d101      	bne.n	8009112 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800910e:	2301      	movs	r3, #1
 8009110:	e156      	b.n	80093c0 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	d106      	bne.n	800912c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f7fa fe52 	bl	8003dd0 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2202      	movs	r2, #2
 8009130:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 f95b 	bl	80093f0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	2b02      	cmp	r3, #2
 8009140:	d00c      	beq.n	800915c <HAL_SAI_Init+0x68>
 8009142:	2b02      	cmp	r3, #2
 8009144:	d80d      	bhi.n	8009162 <HAL_SAI_Init+0x6e>
 8009146:	2b00      	cmp	r3, #0
 8009148:	d002      	beq.n	8009150 <HAL_SAI_Init+0x5c>
 800914a:	2b01      	cmp	r3, #1
 800914c:	d003      	beq.n	8009156 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800914e:	e008      	b.n	8009162 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8009150:	2300      	movs	r3, #0
 8009152:	61fb      	str	r3, [r7, #28]
      break;
 8009154:	e006      	b.n	8009164 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009156:	2310      	movs	r3, #16
 8009158:	61fb      	str	r3, [r7, #28]
      break;
 800915a:	e003      	b.n	8009164 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800915c:	2320      	movs	r3, #32
 800915e:	61fb      	str	r3, [r7, #28]
      break;
 8009160:	e000      	b.n	8009164 <HAL_SAI_Init+0x70>
      break;
 8009162:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	2b03      	cmp	r3, #3
 800916a:	d81e      	bhi.n	80091aa <HAL_SAI_Init+0xb6>
 800916c:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <HAL_SAI_Init+0x80>)
 800916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009172:	bf00      	nop
 8009174:	08009185 	.word	0x08009185
 8009178:	0800918b 	.word	0x0800918b
 800917c:	08009193 	.word	0x08009193
 8009180:	0800919b 	.word	0x0800919b
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8009184:	2300      	movs	r3, #0
 8009186:	617b      	str	r3, [r7, #20]
    }
    break;
 8009188:	e010      	b.n	80091ac <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800918a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800918e:	617b      	str	r3, [r7, #20]
    }
    break;
 8009190:	e00c      	b.n	80091ac <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009192:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009196:	617b      	str	r3, [r7, #20]
    }
    break;
 8009198:	e008      	b.n	80091ac <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800919a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800919e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	f043 0301 	orr.w	r3, r3, #1
 80091a6:	61fb      	str	r3, [r7, #28]
    }
    break;
 80091a8:	e000      	b.n	80091ac <HAL_SAI_Init+0xb8>
    default:
      break;
 80091aa:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a85      	ldr	r2, [pc, #532]	@ (80093c8 <HAL_SAI_Init+0x2d4>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d004      	beq.n	80091c0 <HAL_SAI_Init+0xcc>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a84      	ldr	r2, [pc, #528]	@ (80093cc <HAL_SAI_Init+0x2d8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d103      	bne.n	80091c8 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80091c0:	4a83      	ldr	r2, [pc, #524]	@ (80093d0 <HAL_SAI_Init+0x2dc>)
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	6013      	str	r3, [r2, #0]
 80091c6:	e002      	b.n	80091ce <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80091c8:	4a82      	ldr	r2, [pc, #520]	@ (80093d4 <HAL_SAI_Init+0x2e0>)
 80091ca:	69fb      	ldr	r3, [r7, #28]
 80091cc:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	69db      	ldr	r3, [r3, #28]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d04c      	beq.n	8009270 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 80091d6:	2300      	movs	r3, #0
 80091d8:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a7a      	ldr	r2, [pc, #488]	@ (80093c8 <HAL_SAI_Init+0x2d4>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d004      	beq.n	80091ee <HAL_SAI_Init+0xfa>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a78      	ldr	r2, [pc, #480]	@ (80093cc <HAL_SAI_Init+0x2d8>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d104      	bne.n	80091f8 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80091ee:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80091f2:	f7ff fa6d 	bl	80086d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80091f6:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a76      	ldr	r2, [pc, #472]	@ (80093d8 <HAL_SAI_Init+0x2e4>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d004      	beq.n	800920c <HAL_SAI_Init+0x118>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a75      	ldr	r2, [pc, #468]	@ (80093dc <HAL_SAI_Init+0x2e8>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d104      	bne.n	8009216 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800920c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8009210:	f7ff fa5e 	bl	80086d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009214:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8009216:	693a      	ldr	r2, [r7, #16]
 8009218:	4613      	mov	r3, r2
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	4413      	add	r3, r2
 800921e:	005b      	lsls	r3, r3, #1
 8009220:	461a      	mov	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	69db      	ldr	r3, [r3, #28]
 8009226:	025b      	lsls	r3, r3, #9
 8009228:	fbb2 f3f3 	udiv	r3, r2, r3
 800922c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	4a6b      	ldr	r2, [pc, #428]	@ (80093e0 <HAL_SAI_Init+0x2ec>)
 8009232:	fba2 2303 	umull	r2, r3, r2, r3
 8009236:	08da      	lsrs	r2, r3, #3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800923c:	68f9      	ldr	r1, [r7, #12]
 800923e:	4b68      	ldr	r3, [pc, #416]	@ (80093e0 <HAL_SAI_Init+0x2ec>)
 8009240:	fba3 2301 	umull	r2, r3, r3, r1
 8009244:	08da      	lsrs	r2, r3, #3
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	005b      	lsls	r3, r3, #1
 800924e:	1aca      	subs	r2, r1, r3
 8009250:	2a08      	cmp	r2, #8
 8009252:	d904      	bls.n	800925e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a1b      	ldr	r3, [r3, #32]
 8009258:	1c5a      	adds	r2, r3, #1
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009262:	2b04      	cmp	r3, #4
 8009264:	d104      	bne.n	8009270 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a1b      	ldr	r3, [r3, #32]
 800926a:	085a      	lsrs	r2, r3, #1
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d003      	beq.n	8009280 <HAL_SAI_Init+0x18c>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	2b02      	cmp	r3, #2
 800927e:	d109      	bne.n	8009294 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <HAL_SAI_Init+0x198>
 8009288:	2300      	movs	r3, #0
 800928a:	e001      	b.n	8009290 <HAL_SAI_Init+0x19c>
 800928c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009290:	61bb      	str	r3, [r7, #24]
 8009292:	e008      	b.n	80092a6 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009298:	2b01      	cmp	r3, #1
 800929a:	d102      	bne.n	80092a2 <HAL_SAI_Init+0x1ae>
 800929c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80092a0:	e000      	b.n	80092a4 <HAL_SAI_Init+0x1b0>
 80092a2:	2300      	movs	r3, #0
 80092a4:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6819      	ldr	r1, [r3, #0]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	4b4c      	ldr	r3, [pc, #304]	@ (80093e4 <HAL_SAI_Init+0x2f0>)
 80092b2:	400b      	ands	r3, r1
 80092b4:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	6819      	ldr	r1, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685a      	ldr	r2, [r3, #4]
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092c4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092ca:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d0:	431a      	orrs	r2, r3
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 80092de:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	691b      	ldr	r3, [r3, #16]
 80092e4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092ea:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a1b      	ldr	r3, [r3, #32]
 80092f0:	051b      	lsls	r3, r3, #20
 80092f2:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	430a      	orrs	r2, r1
 80092fa:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6859      	ldr	r1, [r3, #4]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	4b38      	ldr	r3, [pc, #224]	@ (80093e8 <HAL_SAI_Init+0x2f4>)
 8009308:	400b      	ands	r3, r1
 800930a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	6859      	ldr	r1, [r3, #4]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	699a      	ldr	r2, [r3, #24]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800931a:	431a      	orrs	r2, r3
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	431a      	orrs	r2, r3
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	430a      	orrs	r2, r1
 8009328:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	6899      	ldr	r1, [r3, #8]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	4b2d      	ldr	r3, [pc, #180]	@ (80093ec <HAL_SAI_Init+0x2f8>)
 8009336:	400b      	ands	r3, r1
 8009338:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	6899      	ldr	r1, [r3, #8]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009344:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800934a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8009350:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009356:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935c:	3b01      	subs	r3, #1
 800935e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009360:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	68d9      	ldr	r1, [r3, #12]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009378:	400b      	ands	r3, r1
 800937a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	68d9      	ldr	r1, [r3, #12]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800938a:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009390:	041b      	lsls	r3, r3, #16
 8009392:	431a      	orrs	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009398:	3b01      	subs	r3, #1
 800939a:	021b      	lsls	r3, r3, #8
 800939c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	430a      	orrs	r2, r1
 80093a4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3720      	adds	r7, #32
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	40015804 	.word	0x40015804
 80093cc:	40015824 	.word	0x40015824
 80093d0:	40015800 	.word	0x40015800
 80093d4:	40015c00 	.word	0x40015c00
 80093d8:	40015c04 	.word	0x40015c04
 80093dc:	40015c24 	.word	0x40015c24
 80093e0:	cccccccd 	.word	0xcccccccd
 80093e4:	ff05c010 	.word	0xff05c010
 80093e8:	ffff1ff0 	.word	0xffff1ff0
 80093ec:	fff88000 	.word	0xfff88000

080093f0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b085      	sub	sp, #20
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 80093f8:	4b17      	ldr	r3, [pc, #92]	@ (8009458 <SAI_Disable+0x68>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a17      	ldr	r2, [pc, #92]	@ (800945c <SAI_Disable+0x6c>)
 80093fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009402:	0b1b      	lsrs	r3, r3, #12
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009408:	2300      	movs	r3, #0
 800940a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800941a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	1e5a      	subs	r2, r3, #1
 8009420:	60fa      	str	r2, [r7, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d10a      	bne.n	800943c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800942c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8009436:	2303      	movs	r3, #3
 8009438:	72fb      	strb	r3, [r7, #11]
      break;
 800943a:	e006      	b.n	800944a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1e8      	bne.n	800941c <SAI_Disable+0x2c>

  return status;
 800944a:	7afb      	ldrb	r3, [r7, #11]
}
 800944c:	4618      	mov	r0, r3
 800944e:	3714      	adds	r7, #20
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	20000004 	.word	0x20000004
 800945c:	95cbec1b 	.word	0x95cbec1b

08009460 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d101      	bne.n	8009472 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800946e:	2301      	movs	r3, #1
 8009470:	e022      	b.n	80094b8 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b00      	cmp	r3, #0
 800947c:	d105      	bne.n	800948a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f7fa fd2f 	bl	8003ee8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2203      	movs	r2, #3
 800948e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f814 	bl	80094c0 <HAL_SD_InitCard>
 8009498:	4603      	mov	r3, r0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d001      	beq.n	80094a2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	e00a      	b.n	80094b8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2200      	movs	r2, #0
 80094a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2201      	movs	r2, #1
 80094b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80094b6:	2300      	movs	r3, #0
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3708      	adds	r7, #8
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80094c0:	b5b0      	push	{r4, r5, r7, lr}
 80094c2:	b08e      	sub	sp, #56	@ 0x38
 80094c4:	af04      	add	r7, sp, #16
 80094c6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80094c8:	2300      	movs	r3, #0
 80094ca:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80094cc:	2300      	movs	r3, #0
 80094ce:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80094d0:	2300      	movs	r3, #0
 80094d2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80094d4:	2300      	movs	r3, #0
 80094d6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80094d8:	2300      	movs	r3, #0
 80094da:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80094dc:	2376      	movs	r3, #118	@ 0x76
 80094de:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681d      	ldr	r5, [r3, #0]
 80094e4:	466c      	mov	r4, sp
 80094e6:	f107 0318 	add.w	r3, r7, #24
 80094ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80094ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80094f2:	f107 030c 	add.w	r3, r7, #12
 80094f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80094f8:	4628      	mov	r0, r5
 80094fa:	f004 fd27 	bl	800df4c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800950c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4618      	mov	r0, r3
 8009514:	f004 fd53 	bl	800dfbe <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	685a      	ldr	r2, [r3, #4]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009526:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8009528:	2002      	movs	r0, #2
 800952a:	f7fb fd6f 	bl	800500c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 fe10 	bl	800a154 <SD_PowerON>
 8009534:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00b      	beq.n	8009554 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954a:	431a      	orrs	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e02e      	b.n	80095b2 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fd2f 	bl	8009fb8 <SD_InitCard>
 800955a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800955c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00b      	beq.n	800957a <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2201      	movs	r2, #1
 8009566:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800956e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009570:	431a      	orrs	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	e01b      	b.n	80095b2 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009582:	4618      	mov	r0, r3
 8009584:	f004 fdae 	bl	800e0e4 <SDMMC_CmdBlockLength>
 8009588:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00f      	beq.n	80095b0 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a09      	ldr	r2, [pc, #36]	@ (80095bc <HAL_SD_InitCard+0xfc>)
 8009596:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800959c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959e:	431a      	orrs	r2, r3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e000      	b.n	80095b2 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3728      	adds	r7, #40	@ 0x28
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bdb0      	pop	{r4, r5, r7, pc}
 80095ba:	bf00      	nop
 80095bc:	004005ff 	.word	0x004005ff

080095c0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08c      	sub	sp, #48	@ 0x30
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d107      	bne.n	80095e8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095dc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0c3      	b.n	8009770 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	f040 80bc 	bne.w	800976e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80095fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	441a      	add	r2, r3
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009606:	429a      	cmp	r2, r3
 8009608:	d907      	bls.n	800961a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e0aa      	b.n	8009770 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2203      	movs	r2, #3
 800961e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2200      	movs	r2, #0
 8009628:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009638:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800963e:	4a4e      	ldr	r2, [pc, #312]	@ (8009778 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009640:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009646:	4a4d      	ldr	r2, [pc, #308]	@ (800977c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8009648:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964e:	2200      	movs	r2, #0
 8009650:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009656:	2200      	movs	r2, #0
 8009658:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800966a:	689a      	ldr	r2, [r3, #8]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	430a      	orrs	r2, r1
 8009674:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3380      	adds	r3, #128	@ 0x80
 8009680:	4619      	mov	r1, r3
 8009682:	68ba      	ldr	r2, [r7, #8]
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	025b      	lsls	r3, r3, #9
 8009688:	089b      	lsrs	r3, r3, #2
 800968a:	f7fc f9c9 	bl	8005a20 <HAL_DMA_Start_IT>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d017      	beq.n	80096c4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80096a2:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4a35      	ldr	r2, [pc, #212]	@ (8009780 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80096aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	e055      	b.n	8009770 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f042 0208 	orr.w	r2, r2, #8
 80096d2:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d002      	beq.n	80096e2 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 80096dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096de:	025b      	lsls	r3, r3, #9
 80096e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80096e2:	f04f 33ff 	mov.w	r3, #4294967295
 80096e6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	025b      	lsls	r3, r3, #9
 80096ec:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80096ee:	2390      	movs	r3, #144	@ 0x90
 80096f0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80096f2:	2302      	movs	r3, #2
 80096f4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80096f6:	2300      	movs	r3, #0
 80096f8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80096fa:	2301      	movs	r3, #1
 80096fc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f107 0210 	add.w	r2, r7, #16
 8009706:	4611      	mov	r1, r2
 8009708:	4618      	mov	r0, r3
 800970a:	f004 fcbf 	bl	800e08c <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	2b01      	cmp	r3, #1
 8009712:	d90a      	bls.n	800972a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2282      	movs	r2, #130	@ 0x82
 8009718:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009720:	4618      	mov	r0, r3
 8009722:	f004 fd23 	bl	800e16c <SDMMC_CmdReadMultiBlock>
 8009726:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009728:	e009      	b.n	800973e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2281      	movs	r2, #129	@ 0x81
 800972e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009736:	4618      	mov	r0, r3
 8009738:	f004 fcf6 	bl	800e128 <SDMMC_CmdReadSingleBlock>
 800973c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800973e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009740:	2b00      	cmp	r3, #0
 8009742:	d012      	beq.n	800976a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a0d      	ldr	r2, [pc, #52]	@ (8009780 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800974a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009752:	431a      	orrs	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	e002      	b.n	8009770 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	e000      	b.n	8009770 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800976e:	2302      	movs	r3, #2
  }
}
 8009770:	4618      	mov	r0, r3
 8009772:	3730      	adds	r7, #48	@ 0x30
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	08009ea3 	.word	0x08009ea3
 800977c:	08009f15 	.word	0x08009f15
 8009780:	004005ff 	.word	0x004005ff

08009784 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b08c      	sub	sp, #48	@ 0x30
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
 8009790:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d107      	bne.n	80097ac <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097a0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e0c6      	b.n	800993a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	f040 80bf 	bne.w	8009938 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2200      	movs	r2, #0
 80097be:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80097c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	441a      	add	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d907      	bls.n	80097de <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e0ad      	b.n	800993a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2203      	movs	r2, #3
 80097e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2200      	movs	r2, #0
 80097ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f042 021a 	orr.w	r2, r2, #26
 80097fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009802:	4a50      	ldr	r2, [pc, #320]	@ (8009944 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009804:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800980a:	4a4f      	ldr	r2, [pc, #316]	@ (8009948 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800980c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009812:	2200      	movs	r2, #0
 8009814:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800981a:	2b01      	cmp	r3, #1
 800981c:	d002      	beq.n	8009824 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800981e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009820:	025b      	lsls	r3, r3, #9
 8009822:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2b01      	cmp	r3, #1
 8009828:	d90a      	bls.n	8009840 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	22a0      	movs	r2, #160	@ 0xa0
 800982e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009836:	4618      	mov	r0, r3
 8009838:	f004 fcdc 	bl	800e1f4 <SDMMC_CmdWriteMultiBlock>
 800983c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800983e:	e009      	b.n	8009854 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	2290      	movs	r2, #144	@ 0x90
 8009844:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800984c:	4618      	mov	r0, r3
 800984e:	f004 fcaf 	bl	800e1b0 <SDMMC_CmdWriteSingleBlock>
 8009852:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009856:	2b00      	cmp	r3, #0
 8009858:	d012      	beq.n	8009880 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a3b      	ldr	r2, [pc, #236]	@ (800994c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009860:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009868:	431a      	orrs	r2, r3
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2201      	movs	r2, #1
 8009872:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	e05c      	b.n	800993a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f042 0208 	orr.w	r2, r2, #8
 800988e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009894:	2240      	movs	r2, #64	@ 0x40
 8009896:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098a8:	689a      	ldr	r2, [r3, #8]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	430a      	orrs	r2, r1
 80098b2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80098b8:	68b9      	ldr	r1, [r7, #8]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	3380      	adds	r3, #128	@ 0x80
 80098c0:	461a      	mov	r2, r3
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	025b      	lsls	r3, r3, #9
 80098c6:	089b      	lsrs	r3, r3, #2
 80098c8:	f7fc f8aa 	bl	8005a20 <HAL_DMA_Start_IT>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d01a      	beq.n	8009908 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f022 021a 	bic.w	r2, r2, #26
 80098e0:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a19      	ldr	r2, [pc, #100]	@ (800994c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80098e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2201      	movs	r2, #1
 80098fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2200      	movs	r2, #0
 8009902:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e018      	b.n	800993a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009908:	f04f 33ff 	mov.w	r3, #4294967295
 800990c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	025b      	lsls	r3, r3, #9
 8009912:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009914:	2390      	movs	r3, #144	@ 0x90
 8009916:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009918:	2300      	movs	r3, #0
 800991a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800991c:	2300      	movs	r3, #0
 800991e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009920:	2301      	movs	r3, #1
 8009922:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f107 0210 	add.w	r2, r7, #16
 800992c:	4611      	mov	r1, r2
 800992e:	4618      	mov	r0, r3
 8009930:	f004 fbac 	bl	800e08c <SDMMC_ConfigData>

      return HAL_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	e000      	b.n	800993a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009938:	2302      	movs	r3, #2
  }
}
 800993a:	4618      	mov	r0, r3
 800993c:	3730      	adds	r7, #48	@ 0x30
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	08009e79 	.word	0x08009e79
 8009948:	08009f15 	.word	0x08009f15
 800994c:	004005ff 	.word	0x004005ff

08009950 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009972:	0f9b      	lsrs	r3, r3, #30
 8009974:	b2da      	uxtb	r2, r3
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800997e:	0e9b      	lsrs	r3, r3, #26
 8009980:	b2db      	uxtb	r3, r3
 8009982:	f003 030f 	and.w	r3, r3, #15
 8009986:	b2da      	uxtb	r2, r3
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009990:	0e1b      	lsrs	r3, r3, #24
 8009992:	b2db      	uxtb	r3, r3
 8009994:	f003 0303 	and.w	r3, r3, #3
 8009998:	b2da      	uxtb	r2, r3
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099a2:	0c1b      	lsrs	r3, r3, #16
 80099a4:	b2da      	uxtb	r2, r3
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099ae:	0a1b      	lsrs	r3, r3, #8
 80099b0:	b2da      	uxtb	r2, r3
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099ba:	b2da      	uxtb	r2, r3
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80099c4:	0d1b      	lsrs	r3, r3, #20
 80099c6:	b29a      	uxth	r2, r3
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80099d0:	0c1b      	lsrs	r3, r3, #16
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	f003 030f 	and.w	r3, r3, #15
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80099e2:	0bdb      	lsrs	r3, r3, #15
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	b2da      	uxtb	r2, r3
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80099f4:	0b9b      	lsrs	r3, r3, #14
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	f003 0301 	and.w	r3, r3, #1
 80099fc:	b2da      	uxtb	r2, r3
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a06:	0b5b      	lsrs	r3, r3, #13
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	f003 0301 	and.w	r3, r3, #1
 8009a0e:	b2da      	uxtb	r2, r3
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a18:	0b1b      	lsrs	r3, r3, #12
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	f003 0301 	and.w	r3, r3, #1
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d163      	bne.n	8009afc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a38:	009a      	lsls	r2, r3, #2
 8009a3a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009a3e:	4013      	ands	r3, r2
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8009a44:	0f92      	lsrs	r2, r2, #30
 8009a46:	431a      	orrs	r2, r3
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a50:	0edb      	lsrs	r3, r3, #27
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	f003 0307 	and.w	r3, r3, #7
 8009a58:	b2da      	uxtb	r2, r3
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a62:	0e1b      	lsrs	r3, r3, #24
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	f003 0307 	and.w	r3, r3, #7
 8009a6a:	b2da      	uxtb	r2, r3
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a74:	0d5b      	lsrs	r3, r3, #21
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	f003 0307 	and.w	r3, r3, #7
 8009a7c:	b2da      	uxtb	r2, r3
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a86:	0c9b      	lsrs	r3, r3, #18
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	f003 0307 	and.w	r3, r3, #7
 8009a8e:	b2da      	uxtb	r2, r3
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a98:	0bdb      	lsrs	r3, r3, #15
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	f003 0307 	and.w	r3, r3, #7
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	1c5a      	adds	r2, r3, #1
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	7e1b      	ldrb	r3, [r3, #24]
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	f003 0307 	and.w	r3, r3, #7
 8009aba:	3302      	adds	r3, #2
 8009abc:	2201      	movs	r2, #1
 8009abe:	fa02 f303 	lsl.w	r3, r2, r3
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009ac6:	fb03 f202 	mul.w	r2, r3, r2
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	7a1b      	ldrb	r3, [r3, #8]
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	f003 030f 	and.w	r3, r3, #15
 8009ad8:	2201      	movs	r2, #1
 8009ada:	409a      	lsls	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009ae8:	0a52      	lsrs	r2, r2, #9
 8009aea:	fb03 f202 	mul.w	r2, r3, r2
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009af8:	661a      	str	r2, [r3, #96]	@ 0x60
 8009afa:	e031      	b.n	8009b60 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d11d      	bne.n	8009b40 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b08:	041b      	lsls	r3, r3, #16
 8009b0a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b12:	0c1b      	lsrs	r3, r3, #16
 8009b14:	431a      	orrs	r2, r3
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	029a      	lsls	r2, r3, #10
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b34:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	661a      	str	r2, [r3, #96]	@ 0x60
 8009b3e:	e00f      	b.n	8009b60 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a58      	ldr	r2, [pc, #352]	@ (8009ca8 <HAL_SD_GetCardCSD+0x344>)
 8009b46:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2201      	movs	r2, #1
 8009b58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e09d      	b.n	8009c9c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b64:	0b9b      	lsrs	r3, r3, #14
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	f003 0301 	and.w	r3, r3, #1
 8009b6c:	b2da      	uxtb	r2, r3
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b76:	09db      	lsrs	r3, r3, #7
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b7e:	b2da      	uxtb	r2, r3
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b98:	0fdb      	lsrs	r3, r3, #31
 8009b9a:	b2da      	uxtb	r2, r3
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ba4:	0f5b      	lsrs	r3, r3, #29
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	f003 0303 	and.w	r3, r3, #3
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bb6:	0e9b      	lsrs	r3, r3, #26
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	f003 0307 	and.w	r3, r3, #7
 8009bbe:	b2da      	uxtb	r2, r3
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bc8:	0d9b      	lsrs	r3, r3, #22
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	f003 030f 	and.w	r3, r3, #15
 8009bd0:	b2da      	uxtb	r2, r3
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bda:	0d5b      	lsrs	r3, r3, #21
 8009bdc:	b2db      	uxtb	r3, r3
 8009bde:	f003 0301 	and.w	r3, r3, #1
 8009be2:	b2da      	uxtb	r2, r3
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bf6:	0c1b      	lsrs	r3, r3, #16
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	f003 0301 	and.w	r3, r3, #1
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c0a:	0bdb      	lsrs	r3, r3, #15
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	f003 0301 	and.w	r3, r3, #1
 8009c12:	b2da      	uxtb	r2, r3
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c1e:	0b9b      	lsrs	r3, r3, #14
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	f003 0301 	and.w	r3, r3, #1
 8009c26:	b2da      	uxtb	r2, r3
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c32:	0b5b      	lsrs	r3, r3, #13
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	f003 0301 	and.w	r3, r3, #1
 8009c3a:	b2da      	uxtb	r2, r3
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c46:	0b1b      	lsrs	r3, r3, #12
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	f003 0301 	and.w	r3, r3, #1
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c5a:	0a9b      	lsrs	r3, r3, #10
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	f003 0303 	and.w	r3, r3, #3
 8009c62:	b2da      	uxtb	r2, r3
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c6e:	0a1b      	lsrs	r3, r3, #8
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	f003 0303 	and.w	r3, r3, #3
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c82:	085b      	lsrs	r3, r3, #1
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c8a:	b2da      	uxtb	r2, r3
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	2201      	movs	r2, #1
 8009c96:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	370c      	adds	r7, #12
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	004005ff 	.word	0x004005ff

08009cac <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009d04:	b5b0      	push	{r4, r5, r7, lr}
 8009d06:	b08e      	sub	sp, #56	@ 0x38
 8009d08:	af04      	add	r7, sp, #16
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2203      	movs	r2, #3
 8009d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d20:	2b03      	cmp	r3, #3
 8009d22:	d02e      	beq.n	8009d82 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d2a:	d106      	bne.n	8009d3a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d30:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d38:	e029      	b.n	8009d8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d40:	d10a      	bne.n	8009d58 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fabc 	bl	800a2c0 <SD_WideBus_Enable>
 8009d48:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d4e:	6a3b      	ldr	r3, [r7, #32]
 8009d50:	431a      	orrs	r2, r3
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d56:	e01a      	b.n	8009d8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10a      	bne.n	8009d74 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 faf9 	bl	800a356 <SD_WideBus_Disable>
 8009d64:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d6a:	6a3b      	ldr	r3, [r7, #32]
 8009d6c:	431a      	orrs	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d72:	e00c      	b.n	8009d8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d78:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d80:	e005      	b.n	8009d8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d86:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00b      	beq.n	8009dae <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a26      	ldr	r2, [pc, #152]	@ (8009e34 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009d9c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8009da6:	2301      	movs	r3, #1
 8009da8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009dac:	e01f      	b.n	8009dee <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	695b      	ldr	r3, [r3, #20]
 8009dc8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	699b      	ldr	r3, [r3, #24]
 8009dce:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681d      	ldr	r5, [r3, #0]
 8009dd4:	466c      	mov	r4, sp
 8009dd6:	f107 0314 	add.w	r3, r7, #20
 8009dda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009dde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009de2:	f107 0308 	add.w	r3, r7, #8
 8009de6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009de8:	4628      	mov	r0, r5
 8009dea:	f004 f8af 	bl	800df4c <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009df6:	4618      	mov	r0, r3
 8009df8:	f004 f974 	bl	800e0e4 <SDMMC_CmdBlockLength>
 8009dfc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009dfe:	6a3b      	ldr	r3, [r7, #32]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d00c      	beq.n	8009e1e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a0a      	ldr	r2, [pc, #40]	@ (8009e34 <HAL_SD_ConfigWideBusOperation+0x130>)
 8009e0a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e10:	6a3b      	ldr	r3, [r7, #32]
 8009e12:	431a      	orrs	r2, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8009e26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3728      	adds	r7, #40	@ 0x28
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bdb0      	pop	{r4, r5, r7, pc}
 8009e32:	bf00      	nop
 8009e34:	004005ff 	.word	0x004005ff

08009e38 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b086      	sub	sp, #24
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009e40:	2300      	movs	r3, #0
 8009e42:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009e44:	f107 030c 	add.w	r3, r7, #12
 8009e48:	4619      	mov	r1, r3
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 fa10 	bl	800a270 <SD_SendStatus>
 8009e50:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d005      	beq.n	8009e64 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	431a      	orrs	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	0a5b      	lsrs	r3, r3, #9
 8009e68:	f003 030f 	and.w	r3, r3, #15
 8009e6c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009e6e:	693b      	ldr	r3, [r7, #16]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3718      	adds	r7, #24
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b085      	sub	sp, #20
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e84:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e94:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8009e96:	bf00      	nop
 8009e98:	3714      	adds	r7, #20
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr

08009ea2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eae:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb4:	2b82      	cmp	r3, #130	@ 0x82
 8009eb6:	d111      	bne.n	8009edc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f004 f9bb 	bl	800e238 <SDMMC_CmdStopTransfer>
 8009ec2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d008      	beq.n	8009edc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	431a      	orrs	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009ed6:	68f8      	ldr	r0, [r7, #12]
 8009ed8:	f7ff fd3a 	bl	8009950 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f022 0208 	bic.w	r2, r2, #8
 8009eea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009ef4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2200      	movs	r2, #0
 8009f02:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f004 fe11 	bl	800eb2c <HAL_SD_RxCpltCallback>
#endif
}
 8009f0a:	bf00      	nop
 8009f0c:	3710      	adds	r7, #16
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
	...

08009f14 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f20:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7fb fe6e 	bl	8005c04 <HAL_DMA_GetError>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b02      	cmp	r3, #2
 8009f2c:	d03e      	beq.n	8009fac <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f34:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f3c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d002      	beq.n	8009f4a <SD_DMAError+0x36>
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d12d      	bne.n	8009fa6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a19      	ldr	r2, [pc, #100]	@ (8009fb4 <SD_DMAError+0xa0>)
 8009f50:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009f60:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f66:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009f6e:	6978      	ldr	r0, [r7, #20]
 8009f70:	f7ff ff62 	bl	8009e38 <HAL_SD_GetCardState>
 8009f74:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	2b06      	cmp	r3, #6
 8009f7a:	d002      	beq.n	8009f82 <SD_DMAError+0x6e>
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	2b05      	cmp	r3, #5
 8009f80:	d10a      	bne.n	8009f98 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4618      	mov	r0, r3
 8009f88:	f004 f956 	bl	800e238 <SDMMC_CmdStopTransfer>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f92:	431a      	orrs	r2, r3
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009fa6:	6978      	ldr	r0, [r7, #20]
 8009fa8:	f7ff fcd2 	bl	8009950 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009fac:	bf00      	nop
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	004005ff 	.word	0x004005ff

08009fb8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009fb8:	b5b0      	push	{r4, r5, r7, lr}
 8009fba:	b094      	sub	sp, #80	@ 0x50
 8009fbc:	af04      	add	r7, sp, #16
 8009fbe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f004 f806 	bl	800dfda <SDMMC_GetPowerState>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d102      	bne.n	8009fda <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009fd4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009fd8:	e0b8      	b.n	800a14c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fde:	2b03      	cmp	r3, #3
 8009fe0:	d02f      	beq.n	800a042 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f004 fa31 	bl	800e44e <SDMMC_CmdSendCID>
 8009fec:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d001      	beq.n	8009ff8 <SD_InitCard+0x40>
    {
      return errorstate;
 8009ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff6:	e0a9      	b.n	800a14c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	4618      	mov	r0, r3
 800a000:	f004 f831 	bl	800e066 <SDMMC_GetResponse>
 800a004:	4602      	mov	r2, r0
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2104      	movs	r1, #4
 800a010:	4618      	mov	r0, r3
 800a012:	f004 f828 	bl	800e066 <SDMMC_GetResponse>
 800a016:	4602      	mov	r2, r0
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2108      	movs	r1, #8
 800a022:	4618      	mov	r0, r3
 800a024:	f004 f81f 	bl	800e066 <SDMMC_GetResponse>
 800a028:	4602      	mov	r2, r0
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	210c      	movs	r1, #12
 800a034:	4618      	mov	r0, r3
 800a036:	f004 f816 	bl	800e066 <SDMMC_GetResponse>
 800a03a:	4602      	mov	r2, r0
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a046:	2b03      	cmp	r3, #3
 800a048:	d00d      	beq.n	800a066 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f107 020e 	add.w	r2, r7, #14
 800a052:	4611      	mov	r1, r2
 800a054:	4618      	mov	r0, r3
 800a056:	f004 fa37 	bl	800e4c8 <SDMMC_CmdSetRelAdd>
 800a05a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a05c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <SD_InitCard+0xae>
    {
      return errorstate;
 800a062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a064:	e072      	b.n	800a14c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a06a:	2b03      	cmp	r3, #3
 800a06c:	d036      	beq.n	800a0dc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a06e:	89fb      	ldrh	r3, [r7, #14]
 800a070:	461a      	mov	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a07e:	041b      	lsls	r3, r3, #16
 800a080:	4619      	mov	r1, r3
 800a082:	4610      	mov	r0, r2
 800a084:	f004 fa01 	bl	800e48a <SDMMC_CmdSendCSD>
 800a088:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a08a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d001      	beq.n	800a094 <SD_InitCard+0xdc>
    {
      return errorstate;
 800a090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a092:	e05b      	b.n	800a14c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2100      	movs	r1, #0
 800a09a:	4618      	mov	r0, r3
 800a09c:	f003 ffe3 	bl	800e066 <SDMMC_GetResponse>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	2104      	movs	r1, #4
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f003 ffda 	bl	800e066 <SDMMC_GetResponse>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2108      	movs	r1, #8
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f003 ffd1 	bl	800e066 <SDMMC_GetResponse>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	210c      	movs	r1, #12
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f003 ffc8 	bl	800e066 <SDMMC_GetResponse>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2104      	movs	r1, #4
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f003 ffbf 	bl	800e066 <SDMMC_GetResponse>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	0d1a      	lsrs	r2, r3, #20
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a0f0:	f107 0310 	add.w	r3, r7, #16
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7ff fc34 	bl	8009964 <HAL_SD_GetCardCSD>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d002      	beq.n	800a108 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a102:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a106:	e021      	b.n	800a14c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6819      	ldr	r1, [r3, #0]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a110:	041b      	lsls	r3, r3, #16
 800a112:	2200      	movs	r2, #0
 800a114:	461c      	mov	r4, r3
 800a116:	4615      	mov	r5, r2
 800a118:	4622      	mov	r2, r4
 800a11a:	462b      	mov	r3, r5
 800a11c:	4608      	mov	r0, r1
 800a11e:	f004 f8ad 	bl	800e27c <SDMMC_CmdSelDesel>
 800a122:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a126:	2b00      	cmp	r3, #0
 800a128:	d001      	beq.n	800a12e <SD_InitCard+0x176>
  {
    return errorstate;
 800a12a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a12c:	e00e      	b.n	800a14c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681d      	ldr	r5, [r3, #0]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	466c      	mov	r4, sp
 800a136:	f103 0210 	add.w	r2, r3, #16
 800a13a:	ca07      	ldmia	r2, {r0, r1, r2}
 800a13c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a140:	3304      	adds	r3, #4
 800a142:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a144:	4628      	mov	r0, r5
 800a146:	f003 ff01 	bl	800df4c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3740      	adds	r7, #64	@ 0x40
 800a150:	46bd      	mov	sp, r7
 800a152:	bdb0      	pop	{r4, r5, r7, pc}

0800a154 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a15c:	2300      	movs	r3, #0
 800a15e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a160:	2300      	movs	r3, #0
 800a162:	617b      	str	r3, [r7, #20]
 800a164:	2300      	movs	r3, #0
 800a166:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4618      	mov	r0, r3
 800a16e:	f004 f8a8 	bl	800e2c2 <SDMMC_CmdGoIdleState>
 800a172:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <SD_PowerON+0x2a>
  {
    return errorstate;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	e072      	b.n	800a264 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4618      	mov	r0, r3
 800a184:	f004 f8bb 	bl	800e2fe <SDMMC_CmdOperCond>
 800a188:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d00d      	beq.n	800a1ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2200      	movs	r2, #0
 800a194:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4618      	mov	r0, r3
 800a19c:	f004 f891 	bl	800e2c2 <SDMMC_CmdGoIdleState>
 800a1a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d004      	beq.n	800a1b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	e05b      	b.n	800a264 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d137      	bne.n	800a22a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2100      	movs	r1, #0
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f004 f8bb 	bl	800e33c <SDMMC_CmdAppCommand>
 800a1c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d02d      	beq.n	800a22a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a1ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a1d2:	e047      	b.n	800a264 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2100      	movs	r1, #0
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f004 f8ae 	bl	800e33c <SDMMC_CmdAppCommand>
 800a1e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d001      	beq.n	800a1ec <SD_PowerON+0x98>
    {
      return errorstate;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	e03b      	b.n	800a264 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	491e      	ldr	r1, [pc, #120]	@ (800a26c <SD_PowerON+0x118>)
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f004 f8c4 	bl	800e380 <SDMMC_CmdAppOperCommand>
 800a1f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d002      	beq.n	800a206 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a200:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a204:	e02e      	b.n	800a264 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2100      	movs	r1, #0
 800a20c:	4618      	mov	r0, r3
 800a20e:	f003 ff2a 	bl	800e066 <SDMMC_GetResponse>
 800a212:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	0fdb      	lsrs	r3, r3, #31
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d101      	bne.n	800a220 <SD_PowerON+0xcc>
 800a21c:	2301      	movs	r3, #1
 800a21e:	e000      	b.n	800a222 <SD_PowerON+0xce>
 800a220:	2300      	movs	r3, #0
 800a222:	613b      	str	r3, [r7, #16]

    count++;
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	3301      	adds	r3, #1
 800a228:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a230:	4293      	cmp	r3, r2
 800a232:	d802      	bhi.n	800a23a <SD_PowerON+0xe6>
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d0cc      	beq.n	800a1d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a240:	4293      	cmp	r3, r2
 800a242:	d902      	bls.n	800a24a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a248:	e00c      	b.n	800a264 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d003      	beq.n	800a25c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	645a      	str	r2, [r3, #68]	@ 0x44
 800a25a:	e002      	b.n	800a262 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a262:	2300      	movs	r3, #0
}
 800a264:	4618      	mov	r0, r3
 800a266:	3718      	adds	r7, #24
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}
 800a26c:	c1100000 	.word	0xc1100000

0800a270 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d102      	bne.n	800a286 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a280:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a284:	e018      	b.n	800a2b8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681a      	ldr	r2, [r3, #0]
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a28e:	041b      	lsls	r3, r3, #16
 800a290:	4619      	mov	r1, r3
 800a292:	4610      	mov	r0, r2
 800a294:	f004 f939 	bl	800e50a <SDMMC_CmdSendStatus>
 800a298:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d001      	beq.n	800a2a4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	e009      	b.n	800a2b8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f003 fedb 	bl	800e066 <SDMMC_GetResponse>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b086      	sub	sp, #24
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	60fb      	str	r3, [r7, #12]
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f003 fec5 	bl	800e066 <SDMMC_GetResponse>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2e6:	d102      	bne.n	800a2ee <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a2e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a2ec:	e02f      	b.n	800a34e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a2ee:	f107 030c 	add.w	r3, r7, #12
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f879 	bl	800a3ec <SD_FindSCR>
 800a2fa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d001      	beq.n	800a306 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	e023      	b.n	800a34e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a306:	693b      	ldr	r3, [r7, #16]
 800a308:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d01c      	beq.n	800a34a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a318:	041b      	lsls	r3, r3, #16
 800a31a:	4619      	mov	r1, r3
 800a31c:	4610      	mov	r0, r2
 800a31e:	f004 f80d 	bl	800e33c <SDMMC_CmdAppCommand>
 800a322:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	e00f      	b.n	800a34e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2102      	movs	r1, #2
 800a334:	4618      	mov	r0, r3
 800a336:	f004 f847 	bl	800e3c8 <SDMMC_CmdBusWidth>
 800a33a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	e003      	b.n	800a34e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a346:	2300      	movs	r3, #0
 800a348:	e001      	b.n	800a34e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a34a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3718      	adds	r7, #24
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b086      	sub	sp, #24
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a35e:	2300      	movs	r3, #0
 800a360:	60fb      	str	r3, [r7, #12]
 800a362:	2300      	movs	r3, #0
 800a364:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2100      	movs	r1, #0
 800a36c:	4618      	mov	r0, r3
 800a36e:	f003 fe7a 	bl	800e066 <SDMMC_GetResponse>
 800a372:	4603      	mov	r3, r0
 800a374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a378:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a37c:	d102      	bne.n	800a384 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a37e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a382:	e02f      	b.n	800a3e4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a384:	f107 030c 	add.w	r3, r7, #12
 800a388:	4619      	mov	r1, r3
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 f82e 	bl	800a3ec <SD_FindSCR>
 800a390:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d001      	beq.n	800a39c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	e023      	b.n	800a3e4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d01c      	beq.n	800a3e0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3ae:	041b      	lsls	r3, r3, #16
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	4610      	mov	r0, r2
 800a3b4:	f003 ffc2 	bl	800e33c <SDMMC_CmdAppCommand>
 800a3b8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d001      	beq.n	800a3c4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	e00f      	b.n	800a3e4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f003 fffc 	bl	800e3c8 <SDMMC_CmdBusWidth>
 800a3d0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d001      	beq.n	800a3dc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	e003      	b.n	800a3e4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	e001      	b.n	800a3e4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a3e0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3718      	adds	r7, #24
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a3ec:	b590      	push	{r4, r7, lr}
 800a3ee:	b08f      	sub	sp, #60	@ 0x3c
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a3f6:	f7fa fdfd 	bl	8004ff4 <HAL_GetTick>
 800a3fa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a400:	2300      	movs	r3, #0
 800a402:	60bb      	str	r3, [r7, #8]
 800a404:	2300      	movs	r3, #0
 800a406:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2108      	movs	r1, #8
 800a412:	4618      	mov	r0, r3
 800a414:	f003 fe66 	bl	800e0e4 <SDMMC_CmdBlockLength>
 800a418:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a41a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d001      	beq.n	800a424 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a422:	e0b2      	b.n	800a58a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a42c:	041b      	lsls	r3, r3, #16
 800a42e:	4619      	mov	r1, r3
 800a430:	4610      	mov	r0, r2
 800a432:	f003 ff83 	bl	800e33c <SDMMC_CmdAppCommand>
 800a436:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <SD_FindSCR+0x56>
  {
    return errorstate;
 800a43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a440:	e0a3      	b.n	800a58a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a442:	f04f 33ff 	mov.w	r3, #4294967295
 800a446:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a448:	2308      	movs	r3, #8
 800a44a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a44c:	2330      	movs	r3, #48	@ 0x30
 800a44e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a450:	2302      	movs	r3, #2
 800a452:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a454:	2300      	movs	r3, #0
 800a456:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a458:	2301      	movs	r3, #1
 800a45a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f107 0210 	add.w	r2, r7, #16
 800a464:	4611      	mov	r1, r2
 800a466:	4618      	mov	r0, r3
 800a468:	f003 fe10 	bl	800e08c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	4618      	mov	r0, r3
 800a472:	f003 ffcb 	bl	800e40c <SDMMC_CmdSendSCR>
 800a476:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d02a      	beq.n	800a4d4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800a47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a480:	e083      	b.n	800a58a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00f      	beq.n	800a4b0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6819      	ldr	r1, [r3, #0]
 800a494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	f107 0208 	add.w	r2, r7, #8
 800a49c:	18d4      	adds	r4, r2, r3
 800a49e:	4608      	mov	r0, r1
 800a4a0:	f003 fd80 	bl	800dfa4 <SDMMC_ReadFIFO>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	6023      	str	r3, [r4, #0]
      index++;
 800a4a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4ae:	e006      	b.n	800a4be <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d012      	beq.n	800a4e4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800a4be:	f7fa fd99 	bl	8004ff4 <HAL_GetTick>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4cc:	d102      	bne.n	800a4d4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a4ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4d2:	e05a      	b.n	800a58a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4da:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d0cf      	beq.n	800a482 <SD_FindSCR+0x96>
 800a4e2:	e000      	b.n	800a4e6 <SD_FindSCR+0xfa>
      break;
 800a4e4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ec:	f003 0308 	and.w	r3, r3, #8
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d005      	beq.n	800a500 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2208      	movs	r2, #8
 800a4fa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a4fc:	2308      	movs	r3, #8
 800a4fe:	e044      	b.n	800a58a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a506:	f003 0302 	and.w	r3, r3, #2
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d005      	beq.n	800a51a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2202      	movs	r2, #2
 800a514:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a516:	2302      	movs	r3, #2
 800a518:	e037      	b.n	800a58a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a520:	f003 0320 	and.w	r3, r3, #32
 800a524:	2b00      	cmp	r3, #0
 800a526:	d005      	beq.n	800a534 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2220      	movs	r2, #32
 800a52e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a530:	2320      	movs	r3, #32
 800a532:	e02a      	b.n	800a58a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a53c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	061a      	lsls	r2, r3, #24
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	021b      	lsls	r3, r3, #8
 800a546:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a54a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	0a1b      	lsrs	r3, r3, #8
 800a550:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a554:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	0e1b      	lsrs	r3, r3, #24
 800a55a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a55e:	601a      	str	r2, [r3, #0]
    scr++;
 800a560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a562:	3304      	adds	r3, #4
 800a564:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	061a      	lsls	r2, r3, #24
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	021b      	lsls	r3, r3, #8
 800a56e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a572:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	0a1b      	lsrs	r3, r3, #8
 800a578:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a57c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	0e1b      	lsrs	r3, r3, #24
 800a582:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a586:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	373c      	adds	r7, #60	@ 0x3c
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd90      	pop	{r4, r7, pc}

0800a592 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b082      	sub	sp, #8
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d101      	bne.n	800a5a6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e025      	b.n	800a5f2 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d106      	bne.n	800a5c0 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f7f7 fcee 	bl	8001f9c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2202      	movs	r2, #2
 800a5c4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681a      	ldr	r2, [r3, #0]
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	3304      	adds	r3, #4
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	4610      	mov	r0, r2
 800a5d4:	f003 fbf4 	bl	800ddc0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6818      	ldr	r0, [r3, #0]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	6839      	ldr	r1, [r7, #0]
 800a5e4:	f003 fc48 	bl	800de78 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3708      	adds	r7, #8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}
	...

0800a5fc <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d101      	bne.n	800a60e <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e04c      	b.n	800a6a8 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d106      	bne.n	800a628 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7f9 fcf2 	bl	800400c <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2202      	movs	r2, #2
 800a62c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f022 0203 	bic.w	r2, r2, #3
 800a63e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	4b19      	ldr	r3, [pc, #100]	@ (800a6b0 <HAL_SPDIFRX_Init+0xb4>)
 800a64c:	4013      	ands	r3, r2
 800a64e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800a658:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800a65e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800a664:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800a66a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800a670:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800a676:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800a67c:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800a682:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800a688:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800a68a:	68fa      	ldr	r2, [r7, #12]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	68fa      	ldr	r2, [r7, #12]
 800a696:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2200      	movs	r2, #0
 800a69c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3710      	adds	r7, #16
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	fff88407 	.word	0xfff88407

0800a6b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d101      	bne.n	800a6c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e09d      	b.n	800a802 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d108      	bne.n	800a6e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6d6:	d009      	beq.n	800a6ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	61da      	str	r2, [r3, #28]
 800a6de:	e005      	b.n	800a6ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a6f8:	b2db      	uxtb	r3, r3
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d106      	bne.n	800a70c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7f9 fd22 	bl	8004150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2202      	movs	r2, #2
 800a710:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a722:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	68db      	ldr	r3, [r3, #12]
 800a728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a72c:	d902      	bls.n	800a734 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a72e:	2300      	movs	r3, #0
 800a730:	60fb      	str	r3, [r7, #12]
 800a732:	e002      	b.n	800a73a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a734:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a738:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a742:	d007      	beq.n	800a754 <HAL_SPI_Init+0xa0>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	68db      	ldr	r3, [r3, #12]
 800a748:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a74c:	d002      	beq.n	800a754 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2200      	movs	r2, #0
 800a752:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a764:	431a      	orrs	r2, r3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	691b      	ldr	r3, [r3, #16]
 800a76a:	f003 0302 	and.w	r3, r3, #2
 800a76e:	431a      	orrs	r2, r3
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	695b      	ldr	r3, [r3, #20]
 800a774:	f003 0301 	and.w	r3, r3, #1
 800a778:	431a      	orrs	r2, r3
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	699b      	ldr	r3, [r3, #24]
 800a77e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a782:	431a      	orrs	r2, r3
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	69db      	ldr	r3, [r3, #28]
 800a788:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a78c:	431a      	orrs	r2, r3
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a796:	ea42 0103 	orr.w	r1, r2, r3
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a79e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	699b      	ldr	r3, [r3, #24]
 800a7ae:	0c1b      	lsrs	r3, r3, #16
 800a7b0:	f003 0204 	and.w	r2, r3, #4
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7b8:	f003 0310 	and.w	r3, r3, #16
 800a7bc:	431a      	orrs	r2, r3
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7c2:	f003 0308 	and.w	r3, r3, #8
 800a7c6:	431a      	orrs	r2, r3
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a7d0:	ea42 0103 	orr.w	r1, r2, r3
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	430a      	orrs	r2, r1
 800a7e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	69da      	ldr	r2, [r3, #28]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a7f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a800:	2300      	movs	r3, #0
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b088      	sub	sp, #32
 800a80e:	af00      	add	r7, sp, #0
 800a810:	60f8      	str	r0, [r7, #12]
 800a812:	60b9      	str	r1, [r7, #8]
 800a814:	603b      	str	r3, [r7, #0]
 800a816:	4613      	mov	r3, r2
 800a818:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a81a:	f7fa fbeb 	bl	8004ff4 <HAL_GetTick>
 800a81e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a820:	88fb      	ldrh	r3, [r7, #6]
 800a822:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d001      	beq.n	800a834 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a830:	2302      	movs	r3, #2
 800a832:	e15c      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d002      	beq.n	800a840 <HAL_SPI_Transmit+0x36>
 800a83a:	88fb      	ldrh	r3, [r7, #6]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a840:	2301      	movs	r3, #1
 800a842:	e154      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d101      	bne.n	800a852 <HAL_SPI_Transmit+0x48>
 800a84e:	2302      	movs	r3, #2
 800a850:	e14d      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2203      	movs	r2, #3
 800a85e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2200      	movs	r2, #0
 800a866:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	88fa      	ldrh	r2, [r7, #6]
 800a872:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	88fa      	ldrh	r2, [r7, #6]
 800a878:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2200      	movs	r2, #0
 800a87e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	2200      	movs	r2, #0
 800a884:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	2200      	movs	r2, #0
 800a88c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2200      	movs	r2, #0
 800a894:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2200      	movs	r2, #0
 800a89a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	689b      	ldr	r3, [r3, #8]
 800a8a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8a4:	d10f      	bne.n	800a8c6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a8c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8d0:	2b40      	cmp	r3, #64	@ 0x40
 800a8d2:	d007      	beq.n	800a8e4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a8ec:	d952      	bls.n	800a994 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <HAL_SPI_Transmit+0xf2>
 800a8f6:	8b7b      	ldrh	r3, [r7, #26]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d145      	bne.n	800a988 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a900:	881a      	ldrh	r2, [r3, #0]
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a90c:	1c9a      	adds	r2, r3, #2
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a916:	b29b      	uxth	r3, r3
 800a918:	3b01      	subs	r3, #1
 800a91a:	b29a      	uxth	r2, r3
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a920:	e032      	b.n	800a988 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	f003 0302 	and.w	r3, r3, #2
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d112      	bne.n	800a956 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a934:	881a      	ldrh	r2, [r3, #0]
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a940:	1c9a      	adds	r2, r3, #2
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	3b01      	subs	r3, #1
 800a94e:	b29a      	uxth	r2, r3
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a954:	e018      	b.n	800a988 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a956:	f7fa fb4d 	bl	8004ff4 <HAL_GetTick>
 800a95a:	4602      	mov	r2, r0
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	1ad3      	subs	r3, r2, r3
 800a960:	683a      	ldr	r2, [r7, #0]
 800a962:	429a      	cmp	r2, r3
 800a964:	d803      	bhi.n	800a96e <HAL_SPI_Transmit+0x164>
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96c:	d102      	bne.n	800a974 <HAL_SPI_Transmit+0x16a>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d109      	bne.n	800a988 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2200      	movs	r2, #0
 800a980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e0b2      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a98c:	b29b      	uxth	r3, r3
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1c7      	bne.n	800a922 <HAL_SPI_Transmit+0x118>
 800a992:	e083      	b.n	800aa9c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d002      	beq.n	800a9a2 <HAL_SPI_Transmit+0x198>
 800a99c:	8b7b      	ldrh	r3, [r7, #26]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d177      	bne.n	800aa92 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d912      	bls.n	800a9d2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9b0:	881a      	ldrh	r2, [r3, #0]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9bc:	1c9a      	adds	r2, r3, #2
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	3b02      	subs	r3, #2
 800a9ca:	b29a      	uxth	r2, r3
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a9d0:	e05f      	b.n	800aa92 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	330c      	adds	r3, #12
 800a9dc:	7812      	ldrb	r2, [r2, #0]
 800a9de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9e4:	1c5a      	adds	r2, r3, #1
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	b29a      	uxth	r2, r3
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a9f8:	e04b      	b.n	800aa92 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	f003 0302 	and.w	r3, r3, #2
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	d12b      	bne.n	800aa60 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa0c:	b29b      	uxth	r3, r3
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d912      	bls.n	800aa38 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa16:	881a      	ldrh	r2, [r3, #0]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa22:	1c9a      	adds	r2, r3, #2
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	3b02      	subs	r3, #2
 800aa30:	b29a      	uxth	r2, r3
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800aa36:	e02c      	b.n	800aa92 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	330c      	adds	r3, #12
 800aa42:	7812      	ldrb	r2, [r2, #0]
 800aa44:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa4a:	1c5a      	adds	r2, r3, #1
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	3b01      	subs	r3, #1
 800aa58:	b29a      	uxth	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800aa5e:	e018      	b.n	800aa92 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa60:	f7fa fac8 	bl	8004ff4 <HAL_GetTick>
 800aa64:	4602      	mov	r2, r0
 800aa66:	69fb      	ldr	r3, [r7, #28]
 800aa68:	1ad3      	subs	r3, r2, r3
 800aa6a:	683a      	ldr	r2, [r7, #0]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d803      	bhi.n	800aa78 <HAL_SPI_Transmit+0x26e>
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa76:	d102      	bne.n	800aa7e <HAL_SPI_Transmit+0x274>
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d109      	bne.n	800aa92 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2201      	movs	r2, #1
 800aa82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	e02d      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1ae      	bne.n	800a9fa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aa9c:	69fa      	ldr	r2, [r7, #28]
 800aa9e:	6839      	ldr	r1, [r7, #0]
 800aaa0:	68f8      	ldr	r0, [r7, #12]
 800aaa2:	f000 fd27 	bl	800b4f4 <SPI_EndRxTxTransaction>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d002      	beq.n	800aab2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2220      	movs	r2, #32
 800aab0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	689b      	ldr	r3, [r3, #8]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d10a      	bne.n	800aad0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aaba:	2300      	movs	r3, #0
 800aabc:	617b      	str	r3, [r7, #20]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	617b      	str	r3, [r7, #20]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	617b      	str	r3, [r7, #20]
 800aace:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800aae8:	2301      	movs	r3, #1
 800aaea:	e000      	b.n	800aaee <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800aaec:	2300      	movs	r3, #0
  }
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3720      	adds	r7, #32
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}

0800aaf6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aaf6:	b580      	push	{r7, lr}
 800aaf8:	b088      	sub	sp, #32
 800aafa:	af02      	add	r7, sp, #8
 800aafc:	60f8      	str	r0, [r7, #12]
 800aafe:	60b9      	str	r1, [r7, #8]
 800ab00:	603b      	str	r3, [r7, #0]
 800ab02:	4613      	mov	r3, r2
 800ab04:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	d001      	beq.n	800ab16 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ab12:	2302      	movs	r3, #2
 800ab14:	e123      	b.n	800ad5e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d002      	beq.n	800ab22 <HAL_SPI_Receive+0x2c>
 800ab1c:	88fb      	ldrh	r3, [r7, #6]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e11b      	b.n	800ad5e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab2e:	d112      	bne.n	800ab56 <HAL_SPI_Receive+0x60>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	689b      	ldr	r3, [r3, #8]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d10e      	bne.n	800ab56 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2204      	movs	r2, #4
 800ab3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ab40:	88fa      	ldrh	r2, [r7, #6]
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	4613      	mov	r3, r2
 800ab48:	68ba      	ldr	r2, [r7, #8]
 800ab4a:	68b9      	ldr	r1, [r7, #8]
 800ab4c:	68f8      	ldr	r0, [r7, #12]
 800ab4e:	f000 f90a 	bl	800ad66 <HAL_SPI_TransmitReceive>
 800ab52:	4603      	mov	r3, r0
 800ab54:	e103      	b.n	800ad5e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ab56:	f7fa fa4d 	bl	8004ff4 <HAL_GetTick>
 800ab5a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ab62:	2b01      	cmp	r3, #1
 800ab64:	d101      	bne.n	800ab6a <HAL_SPI_Receive+0x74>
 800ab66:	2302      	movs	r3, #2
 800ab68:	e0f9      	b.n	800ad5e <HAL_SPI_Receive+0x268>
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	2204      	movs	r2, #4
 800ab76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	88fa      	ldrh	r2, [r7, #6]
 800ab8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	88fa      	ldrh	r2, [r7, #6]
 800ab92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2200      	movs	r2, #0
 800aba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2200      	movs	r2, #0
 800abac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800abbc:	d908      	bls.n	800abd0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	685a      	ldr	r2, [r3, #4]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800abcc:	605a      	str	r2, [r3, #4]
 800abce:	e007      	b.n	800abe0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800abde:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	689b      	ldr	r3, [r3, #8]
 800abe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abe8:	d10f      	bne.n	800ac0a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800abf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	681a      	ldr	r2, [r3, #0]
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac08:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac14:	2b40      	cmp	r3, #64	@ 0x40
 800ac16:	d007      	beq.n	800ac28 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac26:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ac30:	d875      	bhi.n	800ad1e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ac32:	e037      	b.n	800aca4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	f003 0301 	and.w	r3, r3, #1
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d117      	bne.n	800ac72 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f103 020c 	add.w	r2, r3, #12
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac4e:	7812      	ldrb	r2, [r2, #0]
 800ac50:	b2d2      	uxtb	r2, r2
 800ac52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac58:	1c5a      	adds	r2, r3, #1
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	3b01      	subs	r3, #1
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ac70:	e018      	b.n	800aca4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac72:	f7fa f9bf 	bl	8004ff4 <HAL_GetTick>
 800ac76:	4602      	mov	r2, r0
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	1ad3      	subs	r3, r2, r3
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d803      	bhi.n	800ac8a <HAL_SPI_Receive+0x194>
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac88:	d102      	bne.n	800ac90 <HAL_SPI_Receive+0x19a>
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d109      	bne.n	800aca4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800aca0:	2303      	movs	r3, #3
 800aca2:	e05c      	b.n	800ad5e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800acaa:	b29b      	uxth	r3, r3
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1c1      	bne.n	800ac34 <HAL_SPI_Receive+0x13e>
 800acb0:	e03b      	b.n	800ad2a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	f003 0301 	and.w	r3, r3, #1
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d115      	bne.n	800acec <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68da      	ldr	r2, [r3, #12]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acca:	b292      	uxth	r2, r2
 800accc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acd2:	1c9a      	adds	r2, r3, #2
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800acde:	b29b      	uxth	r3, r3
 800ace0:	3b01      	subs	r3, #1
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800acea:	e018      	b.n	800ad1e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acec:	f7fa f982 	bl	8004ff4 <HAL_GetTick>
 800acf0:	4602      	mov	r2, r0
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	1ad3      	subs	r3, r2, r3
 800acf6:	683a      	ldr	r2, [r7, #0]
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d803      	bhi.n	800ad04 <HAL_SPI_Receive+0x20e>
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad02:	d102      	bne.n	800ad0a <HAL_SPI_Receive+0x214>
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d109      	bne.n	800ad1e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2201      	movs	r2, #1
 800ad0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ad1a:	2303      	movs	r3, #3
 800ad1c:	e01f      	b.n	800ad5e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1c3      	bne.n	800acb2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad2a:	697a      	ldr	r2, [r7, #20]
 800ad2c:	6839      	ldr	r1, [r7, #0]
 800ad2e:	68f8      	ldr	r0, [r7, #12]
 800ad30:	f000 fb64 	bl	800b3fc <SPI_EndRxTransaction>
 800ad34:	4603      	mov	r3, r0
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d002      	beq.n	800ad40 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2220      	movs	r2, #32
 800ad3e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d001      	beq.n	800ad5c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	e000      	b.n	800ad5e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
  }
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3718      	adds	r7, #24
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b08a      	sub	sp, #40	@ 0x28
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	607a      	str	r2, [r7, #4]
 800ad72:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ad74:	2301      	movs	r3, #1
 800ad76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad78:	f7fa f93c 	bl	8004ff4 <HAL_GetTick>
 800ad7c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad84:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	685b      	ldr	r3, [r3, #4]
 800ad8a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ad8c:	887b      	ldrh	r3, [r7, #2]
 800ad8e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800ad90:	887b      	ldrh	r3, [r7, #2]
 800ad92:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ad94:	7ffb      	ldrb	r3, [r7, #31]
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d00c      	beq.n	800adb4 <HAL_SPI_TransmitReceive+0x4e>
 800ad9a:	69bb      	ldr	r3, [r7, #24]
 800ad9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ada0:	d106      	bne.n	800adb0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d102      	bne.n	800adb0 <HAL_SPI_TransmitReceive+0x4a>
 800adaa:	7ffb      	ldrb	r3, [r7, #31]
 800adac:	2b04      	cmp	r3, #4
 800adae:	d001      	beq.n	800adb4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800adb0:	2302      	movs	r3, #2
 800adb2:	e1f3      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d005      	beq.n	800adc6 <HAL_SPI_TransmitReceive+0x60>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d002      	beq.n	800adc6 <HAL_SPI_TransmitReceive+0x60>
 800adc0:	887b      	ldrh	r3, [r7, #2]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d101      	bne.n	800adca <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e1e8      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800add0:	2b01      	cmp	r3, #1
 800add2:	d101      	bne.n	800add8 <HAL_SPI_TransmitReceive+0x72>
 800add4:	2302      	movs	r3, #2
 800add6:	e1e1      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	2b04      	cmp	r3, #4
 800adea:	d003      	beq.n	800adf4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2205      	movs	r2, #5
 800adf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	887a      	ldrh	r2, [r7, #2]
 800ae04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	887a      	ldrh	r2, [r7, #2]
 800ae0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	68ba      	ldr	r2, [r7, #8]
 800ae14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	887a      	ldrh	r2, [r7, #2]
 800ae1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	887a      	ldrh	r2, [r7, #2]
 800ae20:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2200      	movs	r2, #0
 800ae26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae36:	d802      	bhi.n	800ae3e <HAL_SPI_TransmitReceive+0xd8>
 800ae38:	8abb      	ldrh	r3, [r7, #20]
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d908      	bls.n	800ae50 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	685a      	ldr	r2, [r3, #4]
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ae4c:	605a      	str	r2, [r3, #4]
 800ae4e:	e007      	b.n	800ae60 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685a      	ldr	r2, [r3, #4]
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ae5e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae6a:	2b40      	cmp	r3, #64	@ 0x40
 800ae6c:	d007      	beq.n	800ae7e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	681a      	ldr	r2, [r3, #0]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae86:	f240 8083 	bls.w	800af90 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d002      	beq.n	800ae98 <HAL_SPI_TransmitReceive+0x132>
 800ae92:	8afb      	ldrh	r3, [r7, #22]
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d16f      	bne.n	800af78 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae9c:	881a      	ldrh	r2, [r3, #0]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea8:	1c9a      	adds	r2, r3, #2
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	3b01      	subs	r3, #1
 800aeb6:	b29a      	uxth	r2, r3
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aebc:	e05c      	b.n	800af78 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f003 0302 	and.w	r3, r3, #2
 800aec8:	2b02      	cmp	r3, #2
 800aeca:	d11b      	bne.n	800af04 <HAL_SPI_TransmitReceive+0x19e>
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d016      	beq.n	800af04 <HAL_SPI_TransmitReceive+0x19e>
 800aed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed8:	2b01      	cmp	r3, #1
 800aeda:	d113      	bne.n	800af04 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aee0:	881a      	ldrh	r2, [r3, #0]
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeec:	1c9a      	adds	r2, r3, #2
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	3b01      	subs	r3, #1
 800aefa:	b29a      	uxth	r2, r3
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800af00:	2300      	movs	r3, #0
 800af02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	f003 0301 	and.w	r3, r3, #1
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d11c      	bne.n	800af4c <HAL_SPI_TransmitReceive+0x1e6>
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af18:	b29b      	uxth	r3, r3
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d016      	beq.n	800af4c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	68da      	ldr	r2, [r3, #12]
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af28:	b292      	uxth	r2, r2
 800af2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af30:	1c9a      	adds	r2, r3, #2
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af3c:	b29b      	uxth	r3, r3
 800af3e:	3b01      	subs	r3, #1
 800af40:	b29a      	uxth	r2, r3
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800af48:	2301      	movs	r3, #1
 800af4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800af4c:	f7fa f852 	bl	8004ff4 <HAL_GetTick>
 800af50:	4602      	mov	r2, r0
 800af52:	6a3b      	ldr	r3, [r7, #32]
 800af54:	1ad3      	subs	r3, r2, r3
 800af56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af58:	429a      	cmp	r2, r3
 800af5a:	d80d      	bhi.n	800af78 <HAL_SPI_TransmitReceive+0x212>
 800af5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af62:	d009      	beq.n	800af78 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	2201      	movs	r2, #1
 800af68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2200      	movs	r2, #0
 800af70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800af74:	2303      	movs	r3, #3
 800af76:	e111      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d19d      	bne.n	800aebe <HAL_SPI_TransmitReceive+0x158>
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af88:	b29b      	uxth	r3, r3
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d197      	bne.n	800aebe <HAL_SPI_TransmitReceive+0x158>
 800af8e:	e0e5      	b.n	800b15c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d003      	beq.n	800afa0 <HAL_SPI_TransmitReceive+0x23a>
 800af98:	8afb      	ldrh	r3, [r7, #22]
 800af9a:	2b01      	cmp	r3, #1
 800af9c:	f040 80d1 	bne.w	800b142 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afa4:	b29b      	uxth	r3, r3
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d912      	bls.n	800afd0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afae:	881a      	ldrh	r2, [r3, #0]
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afba:	1c9a      	adds	r2, r3, #2
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	3b02      	subs	r3, #2
 800afc8:	b29a      	uxth	r2, r3
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800afce:	e0b8      	b.n	800b142 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	330c      	adds	r3, #12
 800afda:	7812      	ldrb	r2, [r2, #0]
 800afdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afe2:	1c5a      	adds	r2, r3, #1
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afec:	b29b      	uxth	r3, r3
 800afee:	3b01      	subs	r3, #1
 800aff0:	b29a      	uxth	r2, r3
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aff6:	e0a4      	b.n	800b142 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	689b      	ldr	r3, [r3, #8]
 800affe:	f003 0302 	and.w	r3, r3, #2
 800b002:	2b02      	cmp	r3, #2
 800b004:	d134      	bne.n	800b070 <HAL_SPI_TransmitReceive+0x30a>
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d02f      	beq.n	800b070 <HAL_SPI_TransmitReceive+0x30a>
 800b010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b012:	2b01      	cmp	r3, #1
 800b014:	d12c      	bne.n	800b070 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b01a:	b29b      	uxth	r3, r3
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d912      	bls.n	800b046 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b024:	881a      	ldrh	r2, [r3, #0]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b030:	1c9a      	adds	r2, r3, #2
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b03a:	b29b      	uxth	r3, r3
 800b03c:	3b02      	subs	r3, #2
 800b03e:	b29a      	uxth	r2, r3
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b044:	e012      	b.n	800b06c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	330c      	adds	r3, #12
 800b050:	7812      	ldrb	r2, [r2, #0]
 800b052:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b058:	1c5a      	adds	r2, r3, #1
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b062:	b29b      	uxth	r3, r3
 800b064:	3b01      	subs	r3, #1
 800b066:	b29a      	uxth	r2, r3
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b06c:	2300      	movs	r3, #0
 800b06e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	f003 0301 	and.w	r3, r3, #1
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d148      	bne.n	800b110 <HAL_SPI_TransmitReceive+0x3aa>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b084:	b29b      	uxth	r3, r3
 800b086:	2b00      	cmp	r3, #0
 800b088:	d042      	beq.n	800b110 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b090:	b29b      	uxth	r3, r3
 800b092:	2b01      	cmp	r3, #1
 800b094:	d923      	bls.n	800b0de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	68da      	ldr	r2, [r3, #12]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0a0:	b292      	uxth	r2, r2
 800b0a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0a8:	1c9a      	adds	r2, r3, #2
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	3b02      	subs	r3, #2
 800b0b8:	b29a      	uxth	r2, r3
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	d81f      	bhi.n	800b10c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	685a      	ldr	r2, [r3, #4]
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b0da:	605a      	str	r2, [r3, #4]
 800b0dc:	e016      	b.n	800b10c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f103 020c 	add.w	r2, r3, #12
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0ea:	7812      	ldrb	r2, [r2, #0]
 800b0ec:	b2d2      	uxtb	r2, r2
 800b0ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f4:	1c5a      	adds	r2, r3, #1
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b100:	b29b      	uxth	r3, r3
 800b102:	3b01      	subs	r3, #1
 800b104:	b29a      	uxth	r2, r3
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b10c:	2301      	movs	r3, #1
 800b10e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b110:	f7f9 ff70 	bl	8004ff4 <HAL_GetTick>
 800b114:	4602      	mov	r2, r0
 800b116:	6a3b      	ldr	r3, [r7, #32]
 800b118:	1ad3      	subs	r3, r2, r3
 800b11a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b11c:	429a      	cmp	r2, r3
 800b11e:	d803      	bhi.n	800b128 <HAL_SPI_TransmitReceive+0x3c2>
 800b120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b122:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b126:	d102      	bne.n	800b12e <HAL_SPI_TransmitReceive+0x3c8>
 800b128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d109      	bne.n	800b142 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	2201      	movs	r2, #1
 800b132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2200      	movs	r2, #0
 800b13a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b13e:	2303      	movs	r3, #3
 800b140:	e02c      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b146:	b29b      	uxth	r3, r3
 800b148:	2b00      	cmp	r3, #0
 800b14a:	f47f af55 	bne.w	800aff8 <HAL_SPI_TransmitReceive+0x292>
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b154:	b29b      	uxth	r3, r3
 800b156:	2b00      	cmp	r3, #0
 800b158:	f47f af4e 	bne.w	800aff8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b15c:	6a3a      	ldr	r2, [r7, #32]
 800b15e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	f000 f9c7 	bl	800b4f4 <SPI_EndRxTxTransaction>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d008      	beq.n	800b17e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2220      	movs	r2, #32
 800b170:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2200      	movs	r2, #0
 800b176:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	e00e      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2201      	movs	r2, #1
 800b182:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2200      	movs	r2, #0
 800b18a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b192:	2b00      	cmp	r3, #0
 800b194:	d001      	beq.n	800b19a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b196:	2301      	movs	r3, #1
 800b198:	e000      	b.n	800b19c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b19a:	2300      	movs	r3, #0
  }
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3728      	adds	r7, #40	@ 0x28
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b083      	sub	sp, #12
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b1b2:	b2db      	uxtb	r3, r3
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b088      	sub	sp, #32
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	603b      	str	r3, [r7, #0]
 800b1cc:	4613      	mov	r3, r2
 800b1ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b1d0:	f7f9 ff10 	bl	8004ff4 <HAL_GetTick>
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d8:	1a9b      	subs	r3, r3, r2
 800b1da:	683a      	ldr	r2, [r7, #0]
 800b1dc:	4413      	add	r3, r2
 800b1de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b1e0:	f7f9 ff08 	bl	8004ff4 <HAL_GetTick>
 800b1e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b1e6:	4b39      	ldr	r3, [pc, #228]	@ (800b2cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	015b      	lsls	r3, r3, #5
 800b1ec:	0d1b      	lsrs	r3, r3, #20
 800b1ee:	69fa      	ldr	r2, [r7, #28]
 800b1f0:	fb02 f303 	mul.w	r3, r2, r3
 800b1f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1f6:	e055      	b.n	800b2a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1fe:	d051      	beq.n	800b2a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b200:	f7f9 fef8 	bl	8004ff4 <HAL_GetTick>
 800b204:	4602      	mov	r2, r0
 800b206:	69bb      	ldr	r3, [r7, #24]
 800b208:	1ad3      	subs	r3, r2, r3
 800b20a:	69fa      	ldr	r2, [r7, #28]
 800b20c:	429a      	cmp	r2, r3
 800b20e:	d902      	bls.n	800b216 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b210:	69fb      	ldr	r3, [r7, #28]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d13d      	bne.n	800b292 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	685a      	ldr	r2, [r3, #4]
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b224:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b22e:	d111      	bne.n	800b254 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b238:	d004      	beq.n	800b244 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	689b      	ldr	r3, [r3, #8]
 800b23e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b242:	d107      	bne.n	800b254 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b252:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b25c:	d10f      	bne.n	800b27e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b26c:	601a      	str	r2, [r3, #0]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	681a      	ldr	r2, [r3, #0]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b27c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2201      	movs	r2, #1
 800b282:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2200      	movs	r2, #0
 800b28a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b28e:	2303      	movs	r3, #3
 800b290:	e018      	b.n	800b2c4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d102      	bne.n	800b29e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b298:	2300      	movs	r3, #0
 800b29a:	61fb      	str	r3, [r7, #28]
 800b29c:	e002      	b.n	800b2a4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	689a      	ldr	r2, [r3, #8]
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	4013      	ands	r3, r2
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	bf0c      	ite	eq
 800b2b4:	2301      	moveq	r3, #1
 800b2b6:	2300      	movne	r3, #0
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	461a      	mov	r2, r3
 800b2bc:	79fb      	ldrb	r3, [r7, #7]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d19a      	bne.n	800b1f8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3720      	adds	r7, #32
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}
 800b2cc:	20000004 	.word	0x20000004

0800b2d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b08a      	sub	sp, #40	@ 0x28
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	60f8      	str	r0, [r7, #12]
 800b2d8:	60b9      	str	r1, [r7, #8]
 800b2da:	607a      	str	r2, [r7, #4]
 800b2dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b2e2:	f7f9 fe87 	bl	8004ff4 <HAL_GetTick>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ea:	1a9b      	subs	r3, r3, r2
 800b2ec:	683a      	ldr	r2, [r7, #0]
 800b2ee:	4413      	add	r3, r2
 800b2f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b2f2:	f7f9 fe7f 	bl	8004ff4 <HAL_GetTick>
 800b2f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	330c      	adds	r3, #12
 800b2fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b300:	4b3d      	ldr	r3, [pc, #244]	@ (800b3f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	4613      	mov	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	00da      	lsls	r2, r3, #3
 800b30c:	1ad3      	subs	r3, r2, r3
 800b30e:	0d1b      	lsrs	r3, r3, #20
 800b310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b312:	fb02 f303 	mul.w	r3, r2, r3
 800b316:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b318:	e061      	b.n	800b3de <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b320:	d107      	bne.n	800b332 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d104      	bne.n	800b332 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b328:	69fb      	ldr	r3, [r7, #28]
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b330:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b338:	d051      	beq.n	800b3de <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b33a:	f7f9 fe5b 	bl	8004ff4 <HAL_GetTick>
 800b33e:	4602      	mov	r2, r0
 800b340:	6a3b      	ldr	r3, [r7, #32]
 800b342:	1ad3      	subs	r3, r2, r3
 800b344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b346:	429a      	cmp	r2, r3
 800b348:	d902      	bls.n	800b350 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d13d      	bne.n	800b3cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	685a      	ldr	r2, [r3, #4]
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b35e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	685b      	ldr	r3, [r3, #4]
 800b364:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b368:	d111      	bne.n	800b38e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b372:	d004      	beq.n	800b37e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	689b      	ldr	r3, [r3, #8]
 800b378:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b37c:	d107      	bne.n	800b38e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b38c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b392:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b396:	d10f      	bne.n	800b3b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	681a      	ldr	r2, [r3, #0]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b3a6:	601a      	str	r2, [r3, #0]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b3b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b3c8:	2303      	movs	r3, #3
 800b3ca:	e011      	b.n	800b3f0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b3cc:	69bb      	ldr	r3, [r7, #24]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d102      	bne.n	800b3d8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3d6:	e002      	b.n	800b3de <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	689a      	ldr	r2, [r3, #8]
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	4013      	ands	r3, r2
 800b3e8:	687a      	ldr	r2, [r7, #4]
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d195      	bne.n	800b31a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800b3ee:	2300      	movs	r3, #0
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3728      	adds	r7, #40	@ 0x28
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}
 800b3f8:	20000004 	.word	0x20000004

0800b3fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b088      	sub	sp, #32
 800b400:	af02      	add	r7, sp, #8
 800b402:	60f8      	str	r0, [r7, #12]
 800b404:	60b9      	str	r1, [r7, #8]
 800b406:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b410:	d111      	bne.n	800b436 <SPI_EndRxTransaction+0x3a>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	689b      	ldr	r3, [r3, #8]
 800b416:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b41a:	d004      	beq.n	800b426 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	689b      	ldr	r3, [r3, #8]
 800b420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b424:	d107      	bne.n	800b436 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b434:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	685b      	ldr	r3, [r3, #4]
 800b43a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b43e:	d112      	bne.n	800b466 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	2200      	movs	r2, #0
 800b448:	2180      	movs	r1, #128	@ 0x80
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	f7ff feb8 	bl	800b1c0 <SPI_WaitFlagStateUntilTimeout>
 800b450:	4603      	mov	r3, r0
 800b452:	2b00      	cmp	r3, #0
 800b454:	d021      	beq.n	800b49a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b45a:	f043 0220 	orr.w	r2, r3, #32
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b462:	2303      	movs	r3, #3
 800b464:	e03d      	b.n	800b4e2 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b466:	4b21      	ldr	r3, [pc, #132]	@ (800b4ec <SPI_EndRxTransaction+0xf0>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	4a21      	ldr	r2, [pc, #132]	@ (800b4f0 <SPI_EndRxTransaction+0xf4>)
 800b46c:	fba2 2303 	umull	r2, r3, r2, r3
 800b470:	0d5b      	lsrs	r3, r3, #21
 800b472:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b476:	fb02 f303 	mul.w	r3, r2, r3
 800b47a:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00a      	beq.n	800b498 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	3b01      	subs	r3, #1
 800b486:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b492:	2b80      	cmp	r3, #128	@ 0x80
 800b494:	d0f2      	beq.n	800b47c <SPI_EndRxTransaction+0x80>
 800b496:	e000      	b.n	800b49a <SPI_EndRxTransaction+0x9e>
        break;
 800b498:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4a2:	d11d      	bne.n	800b4e0 <SPI_EndRxTransaction+0xe4>
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	689b      	ldr	r3, [r3, #8]
 800b4a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4ac:	d004      	beq.n	800b4b8 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4b6:	d113      	bne.n	800b4e0 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	9300      	str	r3, [sp, #0]
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b4c4:	68f8      	ldr	r0, [r7, #12]
 800b4c6:	f7ff ff03 	bl	800b2d0 <SPI_WaitFifoStateUntilTimeout>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d007      	beq.n	800b4e0 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4d4:	f043 0220 	orr.w	r2, r3, #32
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b4dc:	2303      	movs	r3, #3
 800b4de:	e000      	b.n	800b4e2 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3718      	adds	r7, #24
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
 800b4ea:	bf00      	nop
 800b4ec:	20000004 	.word	0x20000004
 800b4f0:	165e9f81 	.word	0x165e9f81

0800b4f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b088      	sub	sp, #32
 800b4f8:	af02      	add	r7, sp, #8
 800b4fa:	60f8      	str	r0, [r7, #12]
 800b4fc:	60b9      	str	r1, [r7, #8]
 800b4fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	9300      	str	r3, [sp, #0]
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	2200      	movs	r2, #0
 800b508:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f7ff fedf 	bl	800b2d0 <SPI_WaitFifoStateUntilTimeout>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d007      	beq.n	800b528 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b51c:	f043 0220 	orr.w	r2, r3, #32
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b524:	2303      	movs	r3, #3
 800b526:	e046      	b.n	800b5b6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b528:	4b25      	ldr	r3, [pc, #148]	@ (800b5c0 <SPI_EndRxTxTransaction+0xcc>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a25      	ldr	r2, [pc, #148]	@ (800b5c4 <SPI_EndRxTxTransaction+0xd0>)
 800b52e:	fba2 2303 	umull	r2, r3, r2, r3
 800b532:	0d5b      	lsrs	r3, r3, #21
 800b534:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b538:	fb02 f303 	mul.w	r3, r2, r3
 800b53c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	685b      	ldr	r3, [r3, #4]
 800b542:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b546:	d112      	bne.n	800b56e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	9300      	str	r3, [sp, #0]
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2200      	movs	r2, #0
 800b550:	2180      	movs	r1, #128	@ 0x80
 800b552:	68f8      	ldr	r0, [r7, #12]
 800b554:	f7ff fe34 	bl	800b1c0 <SPI_WaitFlagStateUntilTimeout>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d016      	beq.n	800b58c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b562:	f043 0220 	orr.w	r2, r3, #32
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b56a:	2303      	movs	r3, #3
 800b56c:	e023      	b.n	800b5b6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00a      	beq.n	800b58a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	3b01      	subs	r3, #1
 800b578:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b584:	2b80      	cmp	r3, #128	@ 0x80
 800b586:	d0f2      	beq.n	800b56e <SPI_EndRxTxTransaction+0x7a>
 800b588:	e000      	b.n	800b58c <SPI_EndRxTxTransaction+0x98>
        break;
 800b58a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	9300      	str	r3, [sp, #0]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	2200      	movs	r2, #0
 800b594:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b598:	68f8      	ldr	r0, [r7, #12]
 800b59a:	f7ff fe99 	bl	800b2d0 <SPI_WaitFifoStateUntilTimeout>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d007      	beq.n	800b5b4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5a8:	f043 0220 	orr.w	r2, r3, #32
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	e000      	b.n	800b5b6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3718      	adds	r7, #24
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	20000004 	.word	0x20000004
 800b5c4:	165e9f81 	.word	0x165e9f81

0800b5c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b082      	sub	sp, #8
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e049      	b.n	800b66e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5e0:	b2db      	uxtb	r3, r3
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d106      	bne.n	800b5f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f7f9 fa50 	bl	8004a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2202      	movs	r2, #2
 800b5f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	3304      	adds	r3, #4
 800b604:	4619      	mov	r1, r3
 800b606:	4610      	mov	r0, r2
 800b608:	f000 fc12 	bl	800be30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2201      	movs	r2, #1
 800b610:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2201      	movs	r2, #1
 800b618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2201      	movs	r2, #1
 800b620:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2201      	movs	r2, #1
 800b628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2201      	movs	r2, #1
 800b630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2201      	movs	r2, #1
 800b638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2201      	movs	r2, #1
 800b640:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2201      	movs	r2, #1
 800b648:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2201      	movs	r2, #1
 800b650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2201      	movs	r2, #1
 800b658:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2201      	movs	r2, #1
 800b660:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3708      	adds	r7, #8
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
	...

0800b678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b678:	b480      	push	{r7}
 800b67a:	b085      	sub	sp, #20
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b686:	b2db      	uxtb	r3, r3
 800b688:	2b01      	cmp	r3, #1
 800b68a:	d001      	beq.n	800b690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b68c:	2301      	movs	r3, #1
 800b68e:	e054      	b.n	800b73a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2202      	movs	r2, #2
 800b694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	68da      	ldr	r2, [r3, #12]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f042 0201 	orr.w	r2, r2, #1
 800b6a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a26      	ldr	r2, [pc, #152]	@ (800b748 <HAL_TIM_Base_Start_IT+0xd0>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d022      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ba:	d01d      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a22      	ldr	r2, [pc, #136]	@ (800b74c <HAL_TIM_Base_Start_IT+0xd4>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d018      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	4a21      	ldr	r2, [pc, #132]	@ (800b750 <HAL_TIM_Base_Start_IT+0xd8>)
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	d013      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a1f      	ldr	r2, [pc, #124]	@ (800b754 <HAL_TIM_Base_Start_IT+0xdc>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d00e      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a1e      	ldr	r2, [pc, #120]	@ (800b758 <HAL_TIM_Base_Start_IT+0xe0>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d009      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	4a1c      	ldr	r2, [pc, #112]	@ (800b75c <HAL_TIM_Base_Start_IT+0xe4>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d004      	beq.n	800b6f8 <HAL_TIM_Base_Start_IT+0x80>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800b760 <HAL_TIM_Base_Start_IT+0xe8>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d115      	bne.n	800b724 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689a      	ldr	r2, [r3, #8]
 800b6fe:	4b19      	ldr	r3, [pc, #100]	@ (800b764 <HAL_TIM_Base_Start_IT+0xec>)
 800b700:	4013      	ands	r3, r2
 800b702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2b06      	cmp	r3, #6
 800b708:	d015      	beq.n	800b736 <HAL_TIM_Base_Start_IT+0xbe>
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b710:	d011      	beq.n	800b736 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f042 0201 	orr.w	r2, r2, #1
 800b720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b722:	e008      	b.n	800b736 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f042 0201 	orr.w	r2, r2, #1
 800b732:	601a      	str	r2, [r3, #0]
 800b734:	e000      	b.n	800b738 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b736:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3714      	adds	r7, #20
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr
 800b746:	bf00      	nop
 800b748:	40010000 	.word	0x40010000
 800b74c:	40000400 	.word	0x40000400
 800b750:	40000800 	.word	0x40000800
 800b754:	40000c00 	.word	0x40000c00
 800b758:	40010400 	.word	0x40010400
 800b75c:	40014000 	.word	0x40014000
 800b760:	40001800 	.word	0x40001800
 800b764:	00010007 	.word	0x00010007

0800b768 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d101      	bne.n	800b77a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b776:	2301      	movs	r3, #1
 800b778:	e049      	b.n	800b80e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b780:	b2db      	uxtb	r3, r3
 800b782:	2b00      	cmp	r3, #0
 800b784:	d106      	bne.n	800b794 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2200      	movs	r2, #0
 800b78a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7f9 f9ee 	bl	8004b70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2202      	movs	r2, #2
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	4610      	mov	r0, r2
 800b7a8:	f000 fb42 	bl	800be30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3708      	adds	r7, #8
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b084      	sub	sp, #16
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	f003 0302 	and.w	r3, r3, #2
 800b834:	2b00      	cmp	r3, #0
 800b836:	d020      	beq.n	800b87a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f003 0302 	and.w	r3, r3, #2
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d01b      	beq.n	800b87a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f06f 0202 	mvn.w	r2, #2
 800b84a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2201      	movs	r2, #1
 800b850:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	699b      	ldr	r3, [r3, #24]
 800b858:	f003 0303 	and.w	r3, r3, #3
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d003      	beq.n	800b868 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 fac7 	bl	800bdf4 <HAL_TIM_IC_CaptureCallback>
 800b866:	e005      	b.n	800b874 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fab9 	bl	800bde0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 faca 	bl	800be08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	f003 0304 	and.w	r3, r3, #4
 800b880:	2b00      	cmp	r3, #0
 800b882:	d020      	beq.n	800b8c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	f003 0304 	and.w	r3, r3, #4
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d01b      	beq.n	800b8c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f06f 0204 	mvn.w	r2, #4
 800b896:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2202      	movs	r2, #2
 800b89c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	699b      	ldr	r3, [r3, #24]
 800b8a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d003      	beq.n	800b8b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 faa1 	bl	800bdf4 <HAL_TIM_IC_CaptureCallback>
 800b8b2:	e005      	b.n	800b8c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f000 fa93 	bl	800bde0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 faa4 	bl	800be08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	f003 0308 	and.w	r3, r3, #8
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d020      	beq.n	800b912 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f003 0308 	and.w	r3, r3, #8
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d01b      	beq.n	800b912 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f06f 0208 	mvn.w	r2, #8
 800b8e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2204      	movs	r2, #4
 800b8e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	69db      	ldr	r3, [r3, #28]
 800b8f0:	f003 0303 	and.w	r3, r3, #3
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d003      	beq.n	800b900 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 fa7b 	bl	800bdf4 <HAL_TIM_IC_CaptureCallback>
 800b8fe:	e005      	b.n	800b90c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b900:	6878      	ldr	r0, [r7, #4]
 800b902:	f000 fa6d 	bl	800bde0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 fa7e 	bl	800be08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f003 0310 	and.w	r3, r3, #16
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d020      	beq.n	800b95e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f003 0310 	and.w	r3, r3, #16
 800b922:	2b00      	cmp	r3, #0
 800b924:	d01b      	beq.n	800b95e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f06f 0210 	mvn.w	r2, #16
 800b92e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2208      	movs	r2, #8
 800b934:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	69db      	ldr	r3, [r3, #28]
 800b93c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b940:	2b00      	cmp	r3, #0
 800b942:	d003      	beq.n	800b94c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 fa55 	bl	800bdf4 <HAL_TIM_IC_CaptureCallback>
 800b94a:	e005      	b.n	800b958 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 fa47 	bl	800bde0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 fa58 	bl	800be08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2200      	movs	r2, #0
 800b95c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	f003 0301 	and.w	r3, r3, #1
 800b964:	2b00      	cmp	r3, #0
 800b966:	d00c      	beq.n	800b982 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f003 0301 	and.w	r3, r3, #1
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d007      	beq.n	800b982 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f06f 0201 	mvn.w	r2, #1
 800b97a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f7f7 ffd9 	bl	8003934 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d104      	bne.n	800b996 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00c      	beq.n	800b9b0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d007      	beq.n	800b9b0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b9a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f000 fef4 	bl	800c798 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00c      	beq.n	800b9d4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d007      	beq.n	800b9d4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b9cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f000 feec 	bl	800c7ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d00c      	beq.n	800b9f8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d007      	beq.n	800b9f8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b9f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fa12 	bl	800be1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	f003 0320 	and.w	r3, r3, #32
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d00c      	beq.n	800ba1c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f003 0320 	and.w	r3, r3, #32
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d007      	beq.n	800ba1c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f06f 0220 	mvn.w	r2, #32
 800ba14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f000 feb4 	bl	800c784 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba1c:	bf00      	nop
 800ba1e:	3710      	adds	r7, #16
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b086      	sub	sp, #24
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	60f8      	str	r0, [r7, #12]
 800ba2c:	60b9      	str	r1, [r7, #8]
 800ba2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba30:	2300      	movs	r3, #0
 800ba32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d101      	bne.n	800ba42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ba3e:	2302      	movs	r3, #2
 800ba40:	e0ff      	b.n	800bc42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2b14      	cmp	r3, #20
 800ba4e:	f200 80f0 	bhi.w	800bc32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ba52:	a201      	add	r2, pc, #4	@ (adr r2, 800ba58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ba54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba58:	0800baad 	.word	0x0800baad
 800ba5c:	0800bc33 	.word	0x0800bc33
 800ba60:	0800bc33 	.word	0x0800bc33
 800ba64:	0800bc33 	.word	0x0800bc33
 800ba68:	0800baed 	.word	0x0800baed
 800ba6c:	0800bc33 	.word	0x0800bc33
 800ba70:	0800bc33 	.word	0x0800bc33
 800ba74:	0800bc33 	.word	0x0800bc33
 800ba78:	0800bb2f 	.word	0x0800bb2f
 800ba7c:	0800bc33 	.word	0x0800bc33
 800ba80:	0800bc33 	.word	0x0800bc33
 800ba84:	0800bc33 	.word	0x0800bc33
 800ba88:	0800bb6f 	.word	0x0800bb6f
 800ba8c:	0800bc33 	.word	0x0800bc33
 800ba90:	0800bc33 	.word	0x0800bc33
 800ba94:	0800bc33 	.word	0x0800bc33
 800ba98:	0800bbb1 	.word	0x0800bbb1
 800ba9c:	0800bc33 	.word	0x0800bc33
 800baa0:	0800bc33 	.word	0x0800bc33
 800baa4:	0800bc33 	.word	0x0800bc33
 800baa8:	0800bbf1 	.word	0x0800bbf1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	68b9      	ldr	r1, [r7, #8]
 800bab2:	4618      	mov	r0, r3
 800bab4:	f000 fa62 	bl	800bf7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	699a      	ldr	r2, [r3, #24]
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f042 0208 	orr.w	r2, r2, #8
 800bac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	699a      	ldr	r2, [r3, #24]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f022 0204 	bic.w	r2, r2, #4
 800bad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	6999      	ldr	r1, [r3, #24]
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	691a      	ldr	r2, [r3, #16]
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	430a      	orrs	r2, r1
 800bae8:	619a      	str	r2, [r3, #24]
      break;
 800baea:	e0a5      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	68b9      	ldr	r1, [r7, #8]
 800baf2:	4618      	mov	r0, r3
 800baf4:	f000 fab4 	bl	800c060 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	699a      	ldr	r2, [r3, #24]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	699a      	ldr	r2, [r3, #24]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	6999      	ldr	r1, [r3, #24]
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	691b      	ldr	r3, [r3, #16]
 800bb22:	021a      	lsls	r2, r3, #8
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	430a      	orrs	r2, r1
 800bb2a:	619a      	str	r2, [r3, #24]
      break;
 800bb2c:	e084      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	68b9      	ldr	r1, [r7, #8]
 800bb34:	4618      	mov	r0, r3
 800bb36:	f000 fb0b 	bl	800c150 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	69da      	ldr	r2, [r3, #28]
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f042 0208 	orr.w	r2, r2, #8
 800bb48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	69da      	ldr	r2, [r3, #28]
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f022 0204 	bic.w	r2, r2, #4
 800bb58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	69d9      	ldr	r1, [r3, #28]
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	691a      	ldr	r2, [r3, #16]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	430a      	orrs	r2, r1
 800bb6a:	61da      	str	r2, [r3, #28]
      break;
 800bb6c:	e064      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	4618      	mov	r0, r3
 800bb76:	f000 fb61 	bl	800c23c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	69da      	ldr	r2, [r3, #28]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bb88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	69da      	ldr	r2, [r3, #28]
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bb98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	69d9      	ldr	r1, [r3, #28]
 800bba0:	68bb      	ldr	r3, [r7, #8]
 800bba2:	691b      	ldr	r3, [r3, #16]
 800bba4:	021a      	lsls	r2, r3, #8
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	430a      	orrs	r2, r1
 800bbac:	61da      	str	r2, [r3, #28]
      break;
 800bbae:	e043      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	68b9      	ldr	r1, [r7, #8]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f000 fb98 	bl	800c2ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f042 0208 	orr.w	r2, r2, #8
 800bbca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f022 0204 	bic.w	r2, r2, #4
 800bbda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	691a      	ldr	r2, [r3, #16]
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	430a      	orrs	r2, r1
 800bbec:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bbee:	e023      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	68b9      	ldr	r1, [r7, #8]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f000 fbca 	bl	800c390 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc0a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc1a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	691b      	ldr	r3, [r3, #16]
 800bc26:	021a      	lsls	r2, r3, #8
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	430a      	orrs	r2, r1
 800bc2e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bc30:	e002      	b.n	800bc38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bc32:	2301      	movs	r3, #1
 800bc34:	75fb      	strb	r3, [r7, #23]
      break;
 800bc36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bc40:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3718      	adds	r7, #24
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop

0800bc4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b084      	sub	sp, #16
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc56:	2300      	movs	r3, #0
 800bc58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d101      	bne.n	800bc68 <HAL_TIM_ConfigClockSource+0x1c>
 800bc64:	2302      	movs	r3, #2
 800bc66:	e0b4      	b.n	800bdd2 <HAL_TIM_ConfigClockSource+0x186>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2201      	movs	r2, #1
 800bc6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2202      	movs	r2, #2
 800bc74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	689b      	ldr	r3, [r3, #8]
 800bc7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bc80:	68ba      	ldr	r2, [r7, #8]
 800bc82:	4b56      	ldr	r3, [pc, #344]	@ (800bddc <HAL_TIM_ConfigClockSource+0x190>)
 800bc84:	4013      	ands	r3, r2
 800bc86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bc8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	68ba      	ldr	r2, [r7, #8]
 800bc96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bca0:	d03e      	beq.n	800bd20 <HAL_TIM_ConfigClockSource+0xd4>
 800bca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bca6:	f200 8087 	bhi.w	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcae:	f000 8086 	beq.w	800bdbe <HAL_TIM_ConfigClockSource+0x172>
 800bcb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcb6:	d87f      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcb8:	2b70      	cmp	r3, #112	@ 0x70
 800bcba:	d01a      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0xa6>
 800bcbc:	2b70      	cmp	r3, #112	@ 0x70
 800bcbe:	d87b      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcc0:	2b60      	cmp	r3, #96	@ 0x60
 800bcc2:	d050      	beq.n	800bd66 <HAL_TIM_ConfigClockSource+0x11a>
 800bcc4:	2b60      	cmp	r3, #96	@ 0x60
 800bcc6:	d877      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcc8:	2b50      	cmp	r3, #80	@ 0x50
 800bcca:	d03c      	beq.n	800bd46 <HAL_TIM_ConfigClockSource+0xfa>
 800bccc:	2b50      	cmp	r3, #80	@ 0x50
 800bcce:	d873      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcd0:	2b40      	cmp	r3, #64	@ 0x40
 800bcd2:	d058      	beq.n	800bd86 <HAL_TIM_ConfigClockSource+0x13a>
 800bcd4:	2b40      	cmp	r3, #64	@ 0x40
 800bcd6:	d86f      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bcd8:	2b30      	cmp	r3, #48	@ 0x30
 800bcda:	d064      	beq.n	800bda6 <HAL_TIM_ConfigClockSource+0x15a>
 800bcdc:	2b30      	cmp	r3, #48	@ 0x30
 800bcde:	d86b      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bce0:	2b20      	cmp	r3, #32
 800bce2:	d060      	beq.n	800bda6 <HAL_TIM_ConfigClockSource+0x15a>
 800bce4:	2b20      	cmp	r3, #32
 800bce6:	d867      	bhi.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d05c      	beq.n	800bda6 <HAL_TIM_ConfigClockSource+0x15a>
 800bcec:	2b10      	cmp	r3, #16
 800bcee:	d05a      	beq.n	800bda6 <HAL_TIM_ConfigClockSource+0x15a>
 800bcf0:	e062      	b.n	800bdb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bd02:	f000 fc13 	bl	800c52c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	689b      	ldr	r3, [r3, #8]
 800bd0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800bd14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	68ba      	ldr	r2, [r7, #8]
 800bd1c:	609a      	str	r2, [r3, #8]
      break;
 800bd1e:	e04f      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800bd30:	f000 fbfc 	bl	800c52c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	689a      	ldr	r2, [r3, #8]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bd42:	609a      	str	r2, [r3, #8]
      break;
 800bd44:	e03c      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd52:	461a      	mov	r2, r3
 800bd54:	f000 fb70 	bl	800c438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2150      	movs	r1, #80	@ 0x50
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f000 fbc9 	bl	800c4f6 <TIM_ITRx_SetConfig>
      break;
 800bd64:	e02c      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bd72:	461a      	mov	r2, r3
 800bd74:	f000 fb8f 	bl	800c496 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2160      	movs	r1, #96	@ 0x60
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f000 fbb9 	bl	800c4f6 <TIM_ITRx_SetConfig>
      break;
 800bd84:	e01c      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd92:	461a      	mov	r2, r3
 800bd94:	f000 fb50 	bl	800c438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2140      	movs	r1, #64	@ 0x40
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f000 fba9 	bl	800c4f6 <TIM_ITRx_SetConfig>
      break;
 800bda4:	e00c      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681a      	ldr	r2, [r3, #0]
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4619      	mov	r1, r3
 800bdb0:	4610      	mov	r0, r2
 800bdb2:	f000 fba0 	bl	800c4f6 <TIM_ITRx_SetConfig>
      break;
 800bdb6:	e003      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	73fb      	strb	r3, [r7, #15]
      break;
 800bdbc:	e000      	b.n	800bdc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800bdbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	fffeff88 	.word	0xfffeff88

0800bde0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b083      	sub	sp, #12
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bde8:	bf00      	nop
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bdfc:	bf00      	nop
 800bdfe:	370c      	adds	r7, #12
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr

0800be08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr

0800be1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b083      	sub	sp, #12
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be24:	bf00      	nop
 800be26:	370c      	adds	r7, #12
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800be30:	b480      	push	{r7}
 800be32:	b085      	sub	sp, #20
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
 800be38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	4a43      	ldr	r2, [pc, #268]	@ (800bf50 <TIM_Base_SetConfig+0x120>)
 800be44:	4293      	cmp	r3, r2
 800be46:	d013      	beq.n	800be70 <TIM_Base_SetConfig+0x40>
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be4e:	d00f      	beq.n	800be70 <TIM_Base_SetConfig+0x40>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	4a40      	ldr	r2, [pc, #256]	@ (800bf54 <TIM_Base_SetConfig+0x124>)
 800be54:	4293      	cmp	r3, r2
 800be56:	d00b      	beq.n	800be70 <TIM_Base_SetConfig+0x40>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	4a3f      	ldr	r2, [pc, #252]	@ (800bf58 <TIM_Base_SetConfig+0x128>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d007      	beq.n	800be70 <TIM_Base_SetConfig+0x40>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	4a3e      	ldr	r2, [pc, #248]	@ (800bf5c <TIM_Base_SetConfig+0x12c>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d003      	beq.n	800be70 <TIM_Base_SetConfig+0x40>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	4a3d      	ldr	r2, [pc, #244]	@ (800bf60 <TIM_Base_SetConfig+0x130>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d108      	bne.n	800be82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	68fa      	ldr	r2, [r7, #12]
 800be7e:	4313      	orrs	r3, r2
 800be80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	4a32      	ldr	r2, [pc, #200]	@ (800bf50 <TIM_Base_SetConfig+0x120>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d02b      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be90:	d027      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	4a2f      	ldr	r2, [pc, #188]	@ (800bf54 <TIM_Base_SetConfig+0x124>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d023      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	4a2e      	ldr	r2, [pc, #184]	@ (800bf58 <TIM_Base_SetConfig+0x128>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d01f      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	4a2d      	ldr	r2, [pc, #180]	@ (800bf5c <TIM_Base_SetConfig+0x12c>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d01b      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	4a2c      	ldr	r2, [pc, #176]	@ (800bf60 <TIM_Base_SetConfig+0x130>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d017      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a2b      	ldr	r2, [pc, #172]	@ (800bf64 <TIM_Base_SetConfig+0x134>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d013      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	4a2a      	ldr	r2, [pc, #168]	@ (800bf68 <TIM_Base_SetConfig+0x138>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d00f      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	4a29      	ldr	r2, [pc, #164]	@ (800bf6c <TIM_Base_SetConfig+0x13c>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d00b      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a28      	ldr	r2, [pc, #160]	@ (800bf70 <TIM_Base_SetConfig+0x140>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d007      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4a27      	ldr	r2, [pc, #156]	@ (800bf74 <TIM_Base_SetConfig+0x144>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d003      	beq.n	800bee2 <TIM_Base_SetConfig+0xb2>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	4a26      	ldr	r2, [pc, #152]	@ (800bf78 <TIM_Base_SetConfig+0x148>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d108      	bne.n	800bef4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	68db      	ldr	r3, [r3, #12]
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	4313      	orrs	r3, r2
 800bef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	4313      	orrs	r3, r2
 800bf00:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	689a      	ldr	r2, [r3, #8]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	681a      	ldr	r2, [r3, #0]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	4a0e      	ldr	r2, [pc, #56]	@ (800bf50 <TIM_Base_SetConfig+0x120>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d003      	beq.n	800bf22 <TIM_Base_SetConfig+0xf2>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4a10      	ldr	r2, [pc, #64]	@ (800bf60 <TIM_Base_SetConfig+0x130>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d103      	bne.n	800bf2a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	691a      	ldr	r2, [r3, #16]
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f043 0204 	orr.w	r2, r3, #4
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2201      	movs	r2, #1
 800bf3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	68fa      	ldr	r2, [r7, #12]
 800bf40:	601a      	str	r2, [r3, #0]
}
 800bf42:	bf00      	nop
 800bf44:	3714      	adds	r7, #20
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	40010000 	.word	0x40010000
 800bf54:	40000400 	.word	0x40000400
 800bf58:	40000800 	.word	0x40000800
 800bf5c:	40000c00 	.word	0x40000c00
 800bf60:	40010400 	.word	0x40010400
 800bf64:	40014000 	.word	0x40014000
 800bf68:	40014400 	.word	0x40014400
 800bf6c:	40014800 	.word	0x40014800
 800bf70:	40001800 	.word	0x40001800
 800bf74:	40001c00 	.word	0x40001c00
 800bf78:	40002000 	.word	0x40002000

0800bf7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
 800bf84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6a1b      	ldr	r3, [r3, #32]
 800bf8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6a1b      	ldr	r3, [r3, #32]
 800bf90:	f023 0201 	bic.w	r2, r3, #1
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	699b      	ldr	r3, [r3, #24]
 800bfa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bfa4:	68fa      	ldr	r2, [r7, #12]
 800bfa6:	4b2b      	ldr	r3, [pc, #172]	@ (800c054 <TIM_OC1_SetConfig+0xd8>)
 800bfa8:	4013      	ands	r3, r2
 800bfaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	f023 0303 	bic.w	r3, r3, #3
 800bfb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	68fa      	ldr	r2, [r7, #12]
 800bfba:	4313      	orrs	r3, r2
 800bfbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	f023 0302 	bic.w	r3, r3, #2
 800bfc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	697a      	ldr	r2, [r7, #20]
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	4a21      	ldr	r2, [pc, #132]	@ (800c058 <TIM_OC1_SetConfig+0xdc>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d003      	beq.n	800bfe0 <TIM_OC1_SetConfig+0x64>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4a20      	ldr	r2, [pc, #128]	@ (800c05c <TIM_OC1_SetConfig+0xe0>)
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d10c      	bne.n	800bffa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	f023 0308 	bic.w	r3, r3, #8
 800bfe6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	697a      	ldr	r2, [r7, #20]
 800bfee:	4313      	orrs	r3, r2
 800bff0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	f023 0304 	bic.w	r3, r3, #4
 800bff8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	4a16      	ldr	r2, [pc, #88]	@ (800c058 <TIM_OC1_SetConfig+0xdc>)
 800bffe:	4293      	cmp	r3, r2
 800c000:	d003      	beq.n	800c00a <TIM_OC1_SetConfig+0x8e>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	4a15      	ldr	r2, [pc, #84]	@ (800c05c <TIM_OC1_SetConfig+0xe0>)
 800c006:	4293      	cmp	r3, r2
 800c008:	d111      	bne.n	800c02e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c010:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c018:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	695b      	ldr	r3, [r3, #20]
 800c01e:	693a      	ldr	r2, [r7, #16]
 800c020:	4313      	orrs	r3, r2
 800c022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	699b      	ldr	r3, [r3, #24]
 800c028:	693a      	ldr	r2, [r7, #16]
 800c02a:	4313      	orrs	r3, r2
 800c02c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	693a      	ldr	r2, [r7, #16]
 800c032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	68fa      	ldr	r2, [r7, #12]
 800c038:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	685a      	ldr	r2, [r3, #4]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	697a      	ldr	r2, [r7, #20]
 800c046:	621a      	str	r2, [r3, #32]
}
 800c048:	bf00      	nop
 800c04a:	371c      	adds	r7, #28
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	fffeff8f 	.word	0xfffeff8f
 800c058:	40010000 	.word	0x40010000
 800c05c:	40010400 	.word	0x40010400

0800c060 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c060:	b480      	push	{r7}
 800c062:	b087      	sub	sp, #28
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6a1b      	ldr	r3, [r3, #32]
 800c06e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6a1b      	ldr	r3, [r3, #32]
 800c074:	f023 0210 	bic.w	r2, r3, #16
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	699b      	ldr	r3, [r3, #24]
 800c086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	4b2e      	ldr	r3, [pc, #184]	@ (800c144 <TIM_OC2_SetConfig+0xe4>)
 800c08c:	4013      	ands	r3, r2
 800c08e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	021b      	lsls	r3, r3, #8
 800c09e:	68fa      	ldr	r2, [r7, #12]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	f023 0320 	bic.w	r3, r3, #32
 800c0aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	689b      	ldr	r3, [r3, #8]
 800c0b0:	011b      	lsls	r3, r3, #4
 800c0b2:	697a      	ldr	r2, [r7, #20]
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	4a23      	ldr	r2, [pc, #140]	@ (800c148 <TIM_OC2_SetConfig+0xe8>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d003      	beq.n	800c0c8 <TIM_OC2_SetConfig+0x68>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	4a22      	ldr	r2, [pc, #136]	@ (800c14c <TIM_OC2_SetConfig+0xec>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d10d      	bne.n	800c0e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	68db      	ldr	r3, [r3, #12]
 800c0d4:	011b      	lsls	r3, r3, #4
 800c0d6:	697a      	ldr	r2, [r7, #20]
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a18      	ldr	r2, [pc, #96]	@ (800c148 <TIM_OC2_SetConfig+0xe8>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d003      	beq.n	800c0f4 <TIM_OC2_SetConfig+0x94>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	4a17      	ldr	r2, [pc, #92]	@ (800c14c <TIM_OC2_SetConfig+0xec>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d113      	bne.n	800c11c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c0fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c102:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	695b      	ldr	r3, [r3, #20]
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	693a      	ldr	r2, [r7, #16]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	699b      	ldr	r3, [r3, #24]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	693a      	ldr	r2, [r7, #16]
 800c118:	4313      	orrs	r3, r2
 800c11a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	693a      	ldr	r2, [r7, #16]
 800c120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	68fa      	ldr	r2, [r7, #12]
 800c126:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	685a      	ldr	r2, [r3, #4]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	697a      	ldr	r2, [r7, #20]
 800c134:	621a      	str	r2, [r3, #32]
}
 800c136:	bf00      	nop
 800c138:	371c      	adds	r7, #28
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	feff8fff 	.word	0xfeff8fff
 800c148:	40010000 	.word	0x40010000
 800c14c:	40010400 	.word	0x40010400

0800c150 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c150:	b480      	push	{r7}
 800c152:	b087      	sub	sp, #28
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
 800c158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	6a1b      	ldr	r3, [r3, #32]
 800c15e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6a1b      	ldr	r3, [r3, #32]
 800c164:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	69db      	ldr	r3, [r3, #28]
 800c176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c178:	68fa      	ldr	r2, [r7, #12]
 800c17a:	4b2d      	ldr	r3, [pc, #180]	@ (800c230 <TIM_OC3_SetConfig+0xe0>)
 800c17c:	4013      	ands	r3, r2
 800c17e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f023 0303 	bic.w	r3, r3, #3
 800c186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	68fa      	ldr	r2, [r7, #12]
 800c18e:	4313      	orrs	r3, r2
 800c190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	689b      	ldr	r3, [r3, #8]
 800c19e:	021b      	lsls	r3, r3, #8
 800c1a0:	697a      	ldr	r2, [r7, #20]
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	4a22      	ldr	r2, [pc, #136]	@ (800c234 <TIM_OC3_SetConfig+0xe4>)
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d003      	beq.n	800c1b6 <TIM_OC3_SetConfig+0x66>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	4a21      	ldr	r2, [pc, #132]	@ (800c238 <TIM_OC3_SetConfig+0xe8>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d10d      	bne.n	800c1d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c1bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	021b      	lsls	r3, r3, #8
 800c1c4:	697a      	ldr	r2, [r7, #20]
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c1d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	4a17      	ldr	r2, [pc, #92]	@ (800c234 <TIM_OC3_SetConfig+0xe4>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d003      	beq.n	800c1e2 <TIM_OC3_SetConfig+0x92>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	4a16      	ldr	r2, [pc, #88]	@ (800c238 <TIM_OC3_SetConfig+0xe8>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d113      	bne.n	800c20a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c1f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	695b      	ldr	r3, [r3, #20]
 800c1f6:	011b      	lsls	r3, r3, #4
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	4313      	orrs	r3, r2
 800c1fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	699b      	ldr	r3, [r3, #24]
 800c202:	011b      	lsls	r3, r3, #4
 800c204:	693a      	ldr	r2, [r7, #16]
 800c206:	4313      	orrs	r3, r2
 800c208:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	693a      	ldr	r2, [r7, #16]
 800c20e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	685a      	ldr	r2, [r3, #4]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	697a      	ldr	r2, [r7, #20]
 800c222:	621a      	str	r2, [r3, #32]
}
 800c224:	bf00      	nop
 800c226:	371c      	adds	r7, #28
 800c228:	46bd      	mov	sp, r7
 800c22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22e:	4770      	bx	lr
 800c230:	fffeff8f 	.word	0xfffeff8f
 800c234:	40010000 	.word	0x40010000
 800c238:	40010400 	.word	0x40010400

0800c23c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c23c:	b480      	push	{r7}
 800c23e:	b087      	sub	sp, #28
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
 800c244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a1b      	ldr	r3, [r3, #32]
 800c24a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6a1b      	ldr	r3, [r3, #32]
 800c250:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	69db      	ldr	r3, [r3, #28]
 800c262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c264:	68fa      	ldr	r2, [r7, #12]
 800c266:	4b1e      	ldr	r3, [pc, #120]	@ (800c2e0 <TIM_OC4_SetConfig+0xa4>)
 800c268:	4013      	ands	r3, r2
 800c26a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	021b      	lsls	r3, r3, #8
 800c27a:	68fa      	ldr	r2, [r7, #12]
 800c27c:	4313      	orrs	r3, r2
 800c27e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	031b      	lsls	r3, r3, #12
 800c28e:	693a      	ldr	r2, [r7, #16]
 800c290:	4313      	orrs	r3, r2
 800c292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	4a13      	ldr	r2, [pc, #76]	@ (800c2e4 <TIM_OC4_SetConfig+0xa8>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d003      	beq.n	800c2a4 <TIM_OC4_SetConfig+0x68>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a12      	ldr	r2, [pc, #72]	@ (800c2e8 <TIM_OC4_SetConfig+0xac>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d109      	bne.n	800c2b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c2aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	695b      	ldr	r3, [r3, #20]
 800c2b0:	019b      	lsls	r3, r3, #6
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	697a      	ldr	r2, [r7, #20]
 800c2bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	68fa      	ldr	r2, [r7, #12]
 800c2c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	685a      	ldr	r2, [r3, #4]
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	693a      	ldr	r2, [r7, #16]
 800c2d0:	621a      	str	r2, [r3, #32]
}
 800c2d2:	bf00      	nop
 800c2d4:	371c      	adds	r7, #28
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2dc:	4770      	bx	lr
 800c2de:	bf00      	nop
 800c2e0:	feff8fff 	.word	0xfeff8fff
 800c2e4:	40010000 	.word	0x40010000
 800c2e8:	40010400 	.word	0x40010400

0800c2ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b087      	sub	sp, #28
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6a1b      	ldr	r3, [r3, #32]
 800c2fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6a1b      	ldr	r3, [r3, #32]
 800c300:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	4b1b      	ldr	r3, [pc, #108]	@ (800c384 <TIM_OC5_SetConfig+0x98>)
 800c318:	4013      	ands	r3, r2
 800c31a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	68fa      	ldr	r2, [r7, #12]
 800c322:	4313      	orrs	r3, r2
 800c324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c32c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	689b      	ldr	r3, [r3, #8]
 800c332:	041b      	lsls	r3, r3, #16
 800c334:	693a      	ldr	r2, [r7, #16]
 800c336:	4313      	orrs	r3, r2
 800c338:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	4a12      	ldr	r2, [pc, #72]	@ (800c388 <TIM_OC5_SetConfig+0x9c>)
 800c33e:	4293      	cmp	r3, r2
 800c340:	d003      	beq.n	800c34a <TIM_OC5_SetConfig+0x5e>
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	4a11      	ldr	r2, [pc, #68]	@ (800c38c <TIM_OC5_SetConfig+0xa0>)
 800c346:	4293      	cmp	r3, r2
 800c348:	d109      	bne.n	800c35e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c34a:	697b      	ldr	r3, [r7, #20]
 800c34c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c350:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	695b      	ldr	r3, [r3, #20]
 800c356:	021b      	lsls	r3, r3, #8
 800c358:	697a      	ldr	r2, [r7, #20]
 800c35a:	4313      	orrs	r3, r2
 800c35c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	697a      	ldr	r2, [r7, #20]
 800c362:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	68fa      	ldr	r2, [r7, #12]
 800c368:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	685a      	ldr	r2, [r3, #4]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	693a      	ldr	r2, [r7, #16]
 800c376:	621a      	str	r2, [r3, #32]
}
 800c378:	bf00      	nop
 800c37a:	371c      	adds	r7, #28
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr
 800c384:	fffeff8f 	.word	0xfffeff8f
 800c388:	40010000 	.word	0x40010000
 800c38c:	40010400 	.word	0x40010400

0800c390 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c390:	b480      	push	{r7}
 800c392:	b087      	sub	sp, #28
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
 800c398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	6a1b      	ldr	r3, [r3, #32]
 800c39e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6a1b      	ldr	r3, [r3, #32]
 800c3a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	685b      	ldr	r3, [r3, #4]
 800c3b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c3b8:	68fa      	ldr	r2, [r7, #12]
 800c3ba:	4b1c      	ldr	r3, [pc, #112]	@ (800c42c <TIM_OC6_SetConfig+0x9c>)
 800c3bc:	4013      	ands	r3, r2
 800c3be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	021b      	lsls	r3, r3, #8
 800c3c6:	68fa      	ldr	r2, [r7, #12]
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	051b      	lsls	r3, r3, #20
 800c3da:	693a      	ldr	r2, [r7, #16]
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	4a13      	ldr	r2, [pc, #76]	@ (800c430 <TIM_OC6_SetConfig+0xa0>)
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	d003      	beq.n	800c3f0 <TIM_OC6_SetConfig+0x60>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	4a12      	ldr	r2, [pc, #72]	@ (800c434 <TIM_OC6_SetConfig+0xa4>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d109      	bne.n	800c404 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c3f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	695b      	ldr	r3, [r3, #20]
 800c3fc:	029b      	lsls	r3, r3, #10
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	4313      	orrs	r3, r2
 800c402:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	68fa      	ldr	r2, [r7, #12]
 800c40e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	685a      	ldr	r2, [r3, #4]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	693a      	ldr	r2, [r7, #16]
 800c41c:	621a      	str	r2, [r3, #32]
}
 800c41e:	bf00      	nop
 800c420:	371c      	adds	r7, #28
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr
 800c42a:	bf00      	nop
 800c42c:	feff8fff 	.word	0xfeff8fff
 800c430:	40010000 	.word	0x40010000
 800c434:	40010400 	.word	0x40010400

0800c438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c438:	b480      	push	{r7}
 800c43a:	b087      	sub	sp, #28
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	60b9      	str	r1, [r7, #8]
 800c442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	6a1b      	ldr	r3, [r3, #32]
 800c448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	6a1b      	ldr	r3, [r3, #32]
 800c44e:	f023 0201 	bic.w	r2, r3, #1
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	699b      	ldr	r3, [r3, #24]
 800c45a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	011b      	lsls	r3, r3, #4
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	f023 030a 	bic.w	r3, r3, #10
 800c474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c476:	697a      	ldr	r2, [r7, #20]
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	4313      	orrs	r3, r2
 800c47c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	693a      	ldr	r2, [r7, #16]
 800c482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	697a      	ldr	r2, [r7, #20]
 800c488:	621a      	str	r2, [r3, #32]
}
 800c48a:	bf00      	nop
 800c48c:	371c      	adds	r7, #28
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr

0800c496 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c496:	b480      	push	{r7}
 800c498:	b087      	sub	sp, #28
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	60f8      	str	r0, [r7, #12]
 800c49e:	60b9      	str	r1, [r7, #8]
 800c4a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6a1b      	ldr	r3, [r3, #32]
 800c4a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6a1b      	ldr	r3, [r3, #32]
 800c4ac:	f023 0210 	bic.w	r2, r3, #16
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	699b      	ldr	r3, [r3, #24]
 800c4b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c4c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	031b      	lsls	r3, r3, #12
 800c4c6:	693a      	ldr	r2, [r7, #16]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c4d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	011b      	lsls	r3, r3, #4
 800c4d8:	697a      	ldr	r2, [r7, #20]
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	693a      	ldr	r2, [r7, #16]
 800c4e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	621a      	str	r2, [r3, #32]
}
 800c4ea:	bf00      	nop
 800c4ec:	371c      	adds	r7, #28
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr

0800c4f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c4f6:	b480      	push	{r7}
 800c4f8:	b085      	sub	sp, #20
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
 800c4fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c50c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c50e:	683a      	ldr	r2, [r7, #0]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4313      	orrs	r3, r2
 800c514:	f043 0307 	orr.w	r3, r3, #7
 800c518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	68fa      	ldr	r2, [r7, #12]
 800c51e:	609a      	str	r2, [r3, #8]
}
 800c520:	bf00      	nop
 800c522:	3714      	adds	r7, #20
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr

0800c52c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c52c:	b480      	push	{r7}
 800c52e:	b087      	sub	sp, #28
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	607a      	str	r2, [r7, #4]
 800c538:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	689b      	ldr	r3, [r3, #8]
 800c53e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c540:	697b      	ldr	r3, [r7, #20]
 800c542:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c546:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	021a      	lsls	r2, r3, #8
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	431a      	orrs	r2, r3
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	4313      	orrs	r3, r2
 800c554:	697a      	ldr	r2, [r7, #20]
 800c556:	4313      	orrs	r3, r2
 800c558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	697a      	ldr	r2, [r7, #20]
 800c55e:	609a      	str	r2, [r3, #8]
}
 800c560:	bf00      	nop
 800c562:	371c      	adds	r7, #28
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr

0800c56c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c56c:	b480      	push	{r7}
 800c56e:	b085      	sub	sp, #20
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c57c:	2b01      	cmp	r3, #1
 800c57e:	d101      	bne.n	800c584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c580:	2302      	movs	r3, #2
 800c582:	e06d      	b.n	800c660 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2202      	movs	r2, #2
 800c590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	689b      	ldr	r3, [r3, #8]
 800c5a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	4a30      	ldr	r2, [pc, #192]	@ (800c66c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d004      	beq.n	800c5b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	4a2f      	ldr	r2, [pc, #188]	@ (800c670 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	d108      	bne.n	800c5ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c5be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	68fa      	ldr	r2, [r7, #12]
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68fa      	ldr	r2, [r7, #12]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	68fa      	ldr	r2, [r7, #12]
 800c5e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4a20      	ldr	r2, [pc, #128]	@ (800c66c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d022      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5f6:	d01d      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	4a1d      	ldr	r2, [pc, #116]	@ (800c674 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c5fe:	4293      	cmp	r3, r2
 800c600:	d018      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4a1c      	ldr	r2, [pc, #112]	@ (800c678 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d013      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	4a1a      	ldr	r2, [pc, #104]	@ (800c67c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d00e      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	4a15      	ldr	r2, [pc, #84]	@ (800c670 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d009      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	4a16      	ldr	r2, [pc, #88]	@ (800c680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c626:	4293      	cmp	r3, r2
 800c628:	d004      	beq.n	800c634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	4a15      	ldr	r2, [pc, #84]	@ (800c684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d10c      	bne.n	800c64e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c63a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	68ba      	ldr	r2, [r7, #8]
 800c642:	4313      	orrs	r3, r2
 800c644:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2200      	movs	r2, #0
 800c65a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c65e:	2300      	movs	r3, #0
}
 800c660:	4618      	mov	r0, r3
 800c662:	3714      	adds	r7, #20
 800c664:	46bd      	mov	sp, r7
 800c666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66a:	4770      	bx	lr
 800c66c:	40010000 	.word	0x40010000
 800c670:	40010400 	.word	0x40010400
 800c674:	40000400 	.word	0x40000400
 800c678:	40000800 	.word	0x40000800
 800c67c:	40000c00 	.word	0x40000c00
 800c680:	40014000 	.word	0x40014000
 800c684:	40001800 	.word	0x40001800

0800c688 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c692:	2300      	movs	r3, #0
 800c694:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d101      	bne.n	800c6a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c6a0:	2302      	movs	r3, #2
 800c6a2:	e065      	b.n	800c770 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	68db      	ldr	r3, [r3, #12]
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	689b      	ldr	r3, [r3, #8]
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	685b      	ldr	r3, [r3, #4]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4313      	orrs	r3, r2
 800c6e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	691b      	ldr	r3, [r3, #16]
 800c6ee:	4313      	orrs	r3, r2
 800c6f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	695b      	ldr	r3, [r3, #20]
 800c6fc:	4313      	orrs	r3, r2
 800c6fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c70a:	4313      	orrs	r3, r2
 800c70c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	699b      	ldr	r3, [r3, #24]
 800c718:	041b      	lsls	r3, r3, #16
 800c71a:	4313      	orrs	r3, r2
 800c71c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	4a16      	ldr	r2, [pc, #88]	@ (800c77c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c724:	4293      	cmp	r3, r2
 800c726:	d004      	beq.n	800c732 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4a14      	ldr	r2, [pc, #80]	@ (800c780 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c72e:	4293      	cmp	r3, r2
 800c730:	d115      	bne.n	800c75e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c73c:	051b      	lsls	r3, r3, #20
 800c73e:	4313      	orrs	r3, r2
 800c740:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	69db      	ldr	r3, [r3, #28]
 800c74c:	4313      	orrs	r3, r2
 800c74e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	6a1b      	ldr	r3, [r3, #32]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68fa      	ldr	r2, [r7, #12]
 800c764:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2200      	movs	r2, #0
 800c76a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c76e:	2300      	movs	r3, #0
}
 800c770:	4618      	mov	r0, r3
 800c772:	3714      	adds	r7, #20
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr
 800c77c:	40010000 	.word	0x40010000
 800c780:	40010400 	.word	0x40010400

0800c784 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c784:	b480      	push	{r7}
 800c786:	b083      	sub	sp, #12
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c78c:	bf00      	nop
 800c78e:	370c      	adds	r7, #12
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c798:	b480      	push	{r7}
 800c79a:	b083      	sub	sp, #12
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c7a0:	bf00      	nop
 800c7a2:	370c      	adds	r7, #12
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr

0800c7ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c7ac:	b480      	push	{r7}
 800c7ae:	b083      	sub	sp, #12
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c7b4:	bf00      	nop
 800c7b6:	370c      	adds	r7, #12
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7be:	4770      	bx	lr

0800c7c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d101      	bne.n	800c7d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e040      	b.n	800c854 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d106      	bne.n	800c7e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f7f8 faec 	bl	8004dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2224      	movs	r2, #36	@ 0x24
 800c7ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	681a      	ldr	r2, [r3, #0]
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f022 0201 	bic.w	r2, r2, #1
 800c7fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c802:	2b00      	cmp	r3, #0
 800c804:	d002      	beq.n	800c80c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 fe66 	bl	800d4d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f000 fbff 	bl	800d010 <UART_SetConfig>
 800c812:	4603      	mov	r3, r0
 800c814:	2b01      	cmp	r3, #1
 800c816:	d101      	bne.n	800c81c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	e01b      	b.n	800c854 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	685a      	ldr	r2, [r3, #4]
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c82a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	689a      	ldr	r2, [r3, #8]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c83a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	681a      	ldr	r2, [r3, #0]
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	f042 0201 	orr.w	r2, r2, #1
 800c84a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 fee5 	bl	800d61c <UART_CheckIdleState>
 800c852:	4603      	mov	r3, r0
}
 800c854:	4618      	mov	r0, r3
 800c856:	3708      	adds	r7, #8
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b08a      	sub	sp, #40	@ 0x28
 800c860:	af02      	add	r7, sp, #8
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	603b      	str	r3, [r7, #0]
 800c868:	4613      	mov	r3, r2
 800c86a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c870:	2b20      	cmp	r3, #32
 800c872:	d177      	bne.n	800c964 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d002      	beq.n	800c880 <HAL_UART_Transmit+0x24>
 800c87a:	88fb      	ldrh	r3, [r7, #6]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d101      	bne.n	800c884 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	e070      	b.n	800c966 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	2200      	movs	r2, #0
 800c888:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2221      	movs	r2, #33	@ 0x21
 800c890:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c892:	f7f8 fbaf 	bl	8004ff4 <HAL_GetTick>
 800c896:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	88fa      	ldrh	r2, [r7, #6]
 800c89c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	88fa      	ldrh	r2, [r7, #6]
 800c8a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	689b      	ldr	r3, [r3, #8]
 800c8ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8b0:	d108      	bne.n	800c8c4 <HAL_UART_Transmit+0x68>
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	691b      	ldr	r3, [r3, #16]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d104      	bne.n	800c8c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	61bb      	str	r3, [r7, #24]
 800c8c2:	e003      	b.n	800c8cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c8cc:	e02f      	b.n	800c92e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	9300      	str	r3, [sp, #0]
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	2180      	movs	r1, #128	@ 0x80
 800c8d8:	68f8      	ldr	r0, [r7, #12]
 800c8da:	f000 fef6 	bl	800d6ca <UART_WaitOnFlagUntilTimeout>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d004      	beq.n	800c8ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	2220      	movs	r2, #32
 800c8e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800c8ea:	2303      	movs	r3, #3
 800c8ec:	e03b      	b.n	800c966 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800c8ee:	69fb      	ldr	r3, [r7, #28]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d10b      	bne.n	800c90c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c8f4:	69bb      	ldr	r3, [r7, #24]
 800c8f6:	881b      	ldrh	r3, [r3, #0]
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c902:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c904:	69bb      	ldr	r3, [r7, #24]
 800c906:	3302      	adds	r3, #2
 800c908:	61bb      	str	r3, [r7, #24]
 800c90a:	e007      	b.n	800c91c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	781a      	ldrb	r2, [r3, #0]
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c916:	69fb      	ldr	r3, [r7, #28]
 800c918:	3301      	adds	r3, #1
 800c91a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c922:	b29b      	uxth	r3, r3
 800c924:	3b01      	subs	r3, #1
 800c926:	b29a      	uxth	r2, r3
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c934:	b29b      	uxth	r3, r3
 800c936:	2b00      	cmp	r3, #0
 800c938:	d1c9      	bne.n	800c8ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	9300      	str	r3, [sp, #0]
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	2200      	movs	r2, #0
 800c942:	2140      	movs	r1, #64	@ 0x40
 800c944:	68f8      	ldr	r0, [r7, #12]
 800c946:	f000 fec0 	bl	800d6ca <UART_WaitOnFlagUntilTimeout>
 800c94a:	4603      	mov	r3, r0
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d004      	beq.n	800c95a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2220      	movs	r2, #32
 800c954:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800c956:	2303      	movs	r3, #3
 800c958:	e005      	b.n	800c966 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	2220      	movs	r2, #32
 800c95e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c960:	2300      	movs	r3, #0
 800c962:	e000      	b.n	800c966 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c964:	2302      	movs	r3, #2
  }
}
 800c966:	4618      	mov	r0, r3
 800c968:	3720      	adds	r7, #32
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b08a      	sub	sp, #40	@ 0x28
 800c972:	af00      	add	r7, sp, #0
 800c974:	60f8      	str	r0, [r7, #12]
 800c976:	60b9      	str	r1, [r7, #8]
 800c978:	4613      	mov	r3, r2
 800c97a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c982:	2b20      	cmp	r3, #32
 800c984:	d132      	bne.n	800c9ec <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d002      	beq.n	800c992 <HAL_UART_Receive_IT+0x24>
 800c98c:	88fb      	ldrh	r3, [r7, #6]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d101      	bne.n	800c996 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c992:	2301      	movs	r3, #1
 800c994:	e02b      	b.n	800c9ee <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	2200      	movs	r2, #0
 800c99a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d018      	beq.n	800c9dc <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	e853 3f00 	ldrex	r3, [r3]
 800c9b6:	613b      	str	r3, [r7, #16]
   return(result);
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c9be:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9c8:	623b      	str	r3, [r7, #32]
 800c9ca:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9cc:	69f9      	ldr	r1, [r7, #28]
 800c9ce:	6a3a      	ldr	r2, [r7, #32]
 800c9d0:	e841 2300 	strex	r3, r2, [r1]
 800c9d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9d6:	69bb      	ldr	r3, [r7, #24]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d1e6      	bne.n	800c9aa <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c9dc:	88fb      	ldrh	r3, [r7, #6]
 800c9de:	461a      	mov	r2, r3
 800c9e0:	68b9      	ldr	r1, [r7, #8]
 800c9e2:	68f8      	ldr	r0, [r7, #12]
 800c9e4:	f000 fede 	bl	800d7a4 <UART_Start_Receive_IT>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	e000      	b.n	800c9ee <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800c9ec:	2302      	movs	r3, #2
  }
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3728      	adds	r7, #40	@ 0x28
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}
	...

0800c9f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b0ba      	sub	sp, #232	@ 0xe8
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	69db      	ldr	r3, [r3, #28]
 800ca06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ca1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ca22:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ca26:	4013      	ands	r3, r2
 800ca28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ca2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d115      	bne.n	800ca60 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ca34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca38:	f003 0320 	and.w	r3, r3, #32
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d00f      	beq.n	800ca60 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ca40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca44:	f003 0320 	and.w	r3, r3, #32
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d009      	beq.n	800ca60 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	f000 82b1 	beq.w	800cfb8 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	4798      	blx	r3
      }
      return;
 800ca5e:	e2ab      	b.n	800cfb8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ca60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	f000 8117 	beq.w	800cc98 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800ca6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca6e:	f003 0301 	and.w	r3, r3, #1
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d106      	bne.n	800ca84 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800ca76:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ca7a:	4b85      	ldr	r3, [pc, #532]	@ (800cc90 <HAL_UART_IRQHandler+0x298>)
 800ca7c:	4013      	ands	r3, r2
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	f000 810a 	beq.w	800cc98 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ca84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca88:	f003 0301 	and.w	r3, r3, #1
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d011      	beq.n	800cab4 <HAL_UART_IRQHandler+0xbc>
 800ca90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d00b      	beq.n	800cab4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2201      	movs	r2, #1
 800caa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800caaa:	f043 0201 	orr.w	r2, r3, #1
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cab8:	f003 0302 	and.w	r3, r3, #2
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d011      	beq.n	800cae4 <HAL_UART_IRQHandler+0xec>
 800cac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cac4:	f003 0301 	and.w	r3, r3, #1
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d00b      	beq.n	800cae4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	2202      	movs	r2, #2
 800cad2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cada:	f043 0204 	orr.w	r2, r3, #4
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cae8:	f003 0304 	and.w	r3, r3, #4
 800caec:	2b00      	cmp	r3, #0
 800caee:	d011      	beq.n	800cb14 <HAL_UART_IRQHandler+0x11c>
 800caf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800caf4:	f003 0301 	and.w	r3, r3, #1
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d00b      	beq.n	800cb14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2204      	movs	r2, #4
 800cb02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb0a:	f043 0202 	orr.w	r2, r3, #2
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cb14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb18:	f003 0308 	and.w	r3, r3, #8
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d017      	beq.n	800cb50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cb20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb24:	f003 0320 	and.w	r3, r3, #32
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d105      	bne.n	800cb38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800cb2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d00b      	beq.n	800cb50 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2208      	movs	r2, #8
 800cb3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb46:	f043 0208 	orr.w	r2, r3, #8
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cb50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d012      	beq.n	800cb82 <HAL_UART_IRQHandler+0x18a>
 800cb5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb60:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d00c      	beq.n	800cb82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb78:	f043 0220 	orr.w	r2, r3, #32
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	f000 8217 	beq.w	800cfbc <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800cb8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb92:	f003 0320 	and.w	r3, r3, #32
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d00d      	beq.n	800cbb6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800cb9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb9e:	f003 0320 	and.w	r3, r3, #32
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d007      	beq.n	800cbb6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d003      	beq.n	800cbb6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cbbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	689b      	ldr	r3, [r3, #8]
 800cbc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbca:	2b40      	cmp	r3, #64	@ 0x40
 800cbcc:	d005      	beq.n	800cbda <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cbce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cbd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d04f      	beq.n	800cc7a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f000 fea8 	bl	800d930 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	689b      	ldr	r3, [r3, #8]
 800cbe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbea:	2b40      	cmp	r3, #64	@ 0x40
 800cbec:	d141      	bne.n	800cc72 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	3308      	adds	r3, #8
 800cbf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cbfc:	e853 3f00 	ldrex	r3, [r3]
 800cc00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cc04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cc08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	3308      	adds	r3, #8
 800cc16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cc1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cc1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cc26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cc2a:	e841 2300 	strex	r3, r2, [r1]
 800cc2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cc32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d1d9      	bne.n	800cbee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d013      	beq.n	800cc6a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc46:	4a13      	ldr	r2, [pc, #76]	@ (800cc94 <HAL_UART_IRQHandler+0x29c>)
 800cc48:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f7f8 ffb6 	bl	8005bc0 <HAL_DMA_Abort_IT>
 800cc54:	4603      	mov	r3, r0
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d017      	beq.n	800cc8a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800cc64:	4610      	mov	r0, r2
 800cc66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc68:	e00f      	b.n	800cc8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f000 f9ba 	bl	800cfe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc70:	e00b      	b.n	800cc8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 f9b6 	bl	800cfe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc78:	e007      	b.n	800cc8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f000 f9b2 	bl	800cfe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2200      	movs	r2, #0
 800cc84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800cc88:	e198      	b.n	800cfbc <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc8a:	bf00      	nop
    return;
 800cc8c:	e196      	b.n	800cfbc <HAL_UART_IRQHandler+0x5c4>
 800cc8e:	bf00      	nop
 800cc90:	04000120 	.word	0x04000120
 800cc94:	0800d9f9 	.word	0x0800d9f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	f040 8166 	bne.w	800cf6e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cca6:	f003 0310 	and.w	r3, r3, #16
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	f000 815f 	beq.w	800cf6e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ccb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccb4:	f003 0310 	and.w	r3, r3, #16
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	f000 8158 	beq.w	800cf6e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	2210      	movs	r2, #16
 800ccc4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	689b      	ldr	r3, [r3, #8]
 800cccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccd0:	2b40      	cmp	r3, #64	@ 0x40
 800ccd2:	f040 80d0 	bne.w	800ce76 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	685b      	ldr	r3, [r3, #4]
 800ccde:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cce2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	f000 80ab 	beq.w	800ce42 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ccf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ccf6:	429a      	cmp	r2, r3
 800ccf8:	f080 80a3 	bcs.w	800ce42 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cd02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd0a:	69db      	ldr	r3, [r3, #28]
 800cd0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd10:	f000 8086 	beq.w	800ce20 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cd20:	e853 3f00 	ldrex	r3, [r3]
 800cd24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cd28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cd2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	461a      	mov	r2, r3
 800cd3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cd3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cd42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cd4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cd4e:	e841 2300 	strex	r3, r2, [r1]
 800cd52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cd56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d1da      	bne.n	800cd14 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	3308      	adds	r3, #8
 800cd64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd68:	e853 3f00 	ldrex	r3, [r3]
 800cd6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cd6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd70:	f023 0301 	bic.w	r3, r3, #1
 800cd74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	3308      	adds	r3, #8
 800cd7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cd82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cd86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cd8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cd8e:	e841 2300 	strex	r3, r2, [r1]
 800cd92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cd94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d1e1      	bne.n	800cd5e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	3308      	adds	r3, #8
 800cda0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cda4:	e853 3f00 	ldrex	r3, [r3]
 800cda8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cdaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	3308      	adds	r3, #8
 800cdba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cdbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cdc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cdc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cdc6:	e841 2300 	strex	r3, r2, [r1]
 800cdca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cdcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1e3      	bne.n	800cd9a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2220      	movs	r2, #32
 800cdd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2200      	movs	r2, #0
 800cdde:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cde8:	e853 3f00 	ldrex	r3, [r3]
 800cdec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cdee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdf0:	f023 0310 	bic.w	r3, r3, #16
 800cdf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce02:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ce04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ce08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce0a:	e841 2300 	strex	r3, r2, [r1]
 800ce0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ce10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d1e4      	bne.n	800cde0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f7f8 fe60 	bl	8005ae0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2202      	movs	r2, #2
 800ce24:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	1ad3      	subs	r3, r2, r3
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	4619      	mov	r1, r3
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f000 f8dc 	bl	800cff8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ce40:	e0be      	b.n	800cfc0 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ce48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	f040 80b7 	bne.w	800cfc0 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce56:	69db      	ldr	r3, [r3, #28]
 800ce58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce5c:	f040 80b0 	bne.w	800cfc0 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2202      	movs	r2, #2
 800ce64:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f000 f8c2 	bl	800cff8 <HAL_UARTEx_RxEventCallback>
      return;
 800ce74:	e0a4      	b.n	800cfc0 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	1ad3      	subs	r3, r2, r3
 800ce86:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ce90:	b29b      	uxth	r3, r3
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	f000 8096 	beq.w	800cfc4 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800ce98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	f000 8091 	beq.w	800cfc4 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceaa:	e853 3f00 	ldrex	r3, [r3]
 800ceae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ceb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ceb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	461a      	mov	r2, r3
 800cec0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cec4:	647b      	str	r3, [r7, #68]	@ 0x44
 800cec6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ceca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cecc:	e841 2300 	strex	r3, r2, [r1]
 800ced0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ced2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d1e4      	bne.n	800cea2 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	3308      	adds	r3, #8
 800cede:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee2:	e853 3f00 	ldrex	r3, [r3]
 800cee6:	623b      	str	r3, [r7, #32]
   return(result);
 800cee8:	6a3b      	ldr	r3, [r7, #32]
 800ceea:	f023 0301 	bic.w	r3, r3, #1
 800ceee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3308      	adds	r3, #8
 800cef8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cefc:	633a      	str	r2, [r7, #48]	@ 0x30
 800cefe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf04:	e841 2300 	strex	r3, r2, [r1]
 800cf08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d1e3      	bne.n	800ced8 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2220      	movs	r2, #32
 800cf14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2200      	movs	r2, #0
 800cf22:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	e853 3f00 	ldrex	r3, [r3]
 800cf30:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f023 0310 	bic.w	r3, r3, #16
 800cf38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	461a      	mov	r2, r3
 800cf42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cf46:	61fb      	str	r3, [r7, #28]
 800cf48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf4a:	69b9      	ldr	r1, [r7, #24]
 800cf4c:	69fa      	ldr	r2, [r7, #28]
 800cf4e:	e841 2300 	strex	r3, r2, [r1]
 800cf52:	617b      	str	r3, [r7, #20]
   return(result);
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d1e4      	bne.n	800cf24 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	2202      	movs	r2, #2
 800cf5e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cf60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cf64:	4619      	mov	r1, r3
 800cf66:	6878      	ldr	r0, [r7, #4]
 800cf68:	f000 f846 	bl	800cff8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cf6c:	e02a      	b.n	800cfc4 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800cf6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00e      	beq.n	800cf98 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800cf7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d008      	beq.n	800cf98 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d01c      	beq.n	800cfc8 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	4798      	blx	r3
    }
    return;
 800cf96:	e017      	b.n	800cfc8 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cf98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d012      	beq.n	800cfca <HAL_UART_IRQHandler+0x5d2>
 800cfa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cfa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d00c      	beq.n	800cfca <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800cfb0:	6878      	ldr	r0, [r7, #4]
 800cfb2:	f000 fd33 	bl	800da1c <UART_EndTransmit_IT>
    return;
 800cfb6:	e008      	b.n	800cfca <HAL_UART_IRQHandler+0x5d2>
      return;
 800cfb8:	bf00      	nop
 800cfba:	e006      	b.n	800cfca <HAL_UART_IRQHandler+0x5d2>
    return;
 800cfbc:	bf00      	nop
 800cfbe:	e004      	b.n	800cfca <HAL_UART_IRQHandler+0x5d2>
      return;
 800cfc0:	bf00      	nop
 800cfc2:	e002      	b.n	800cfca <HAL_UART_IRQHandler+0x5d2>
      return;
 800cfc4:	bf00      	nop
 800cfc6:	e000      	b.n	800cfca <HAL_UART_IRQHandler+0x5d2>
    return;
 800cfc8:	bf00      	nop
  }

}
 800cfca:	37e8      	adds	r7, #232	@ 0xe8
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}

0800cfd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b083      	sub	sp, #12
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cfd8:	bf00      	nop
 800cfda:	370c      	adds	r7, #12
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe2:	4770      	bx	lr

0800cfe4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr

0800cff8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cff8:	b480      	push	{r7}
 800cffa:	b083      	sub	sp, #12
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
 800d000:	460b      	mov	r3, r1
 800d002:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d004:	bf00      	nop
 800d006:	370c      	adds	r7, #12
 800d008:	46bd      	mov	sp, r7
 800d00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00e:	4770      	bx	lr

0800d010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b088      	sub	sp, #32
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d018:	2300      	movs	r3, #0
 800d01a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	689a      	ldr	r2, [r3, #8]
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	691b      	ldr	r3, [r3, #16]
 800d024:	431a      	orrs	r2, r3
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	695b      	ldr	r3, [r3, #20]
 800d02a:	431a      	orrs	r2, r3
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	69db      	ldr	r3, [r3, #28]
 800d030:	4313      	orrs	r3, r2
 800d032:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	681a      	ldr	r2, [r3, #0]
 800d03a:	4ba6      	ldr	r3, [pc, #664]	@ (800d2d4 <UART_SetConfig+0x2c4>)
 800d03c:	4013      	ands	r3, r2
 800d03e:	687a      	ldr	r2, [r7, #4]
 800d040:	6812      	ldr	r2, [r2, #0]
 800d042:	6979      	ldr	r1, [r7, #20]
 800d044:	430b      	orrs	r3, r1
 800d046:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	68da      	ldr	r2, [r3, #12]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	430a      	orrs	r2, r1
 800d05c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	699b      	ldr	r3, [r3, #24]
 800d062:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	6a1b      	ldr	r3, [r3, #32]
 800d068:	697a      	ldr	r2, [r7, #20]
 800d06a:	4313      	orrs	r3, r2
 800d06c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	689b      	ldr	r3, [r3, #8]
 800d074:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	697a      	ldr	r2, [r7, #20]
 800d07e:	430a      	orrs	r2, r1
 800d080:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a94      	ldr	r2, [pc, #592]	@ (800d2d8 <UART_SetConfig+0x2c8>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d120      	bne.n	800d0ce <UART_SetConfig+0xbe>
 800d08c:	4b93      	ldr	r3, [pc, #588]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d08e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d092:	f003 0303 	and.w	r3, r3, #3
 800d096:	2b03      	cmp	r3, #3
 800d098:	d816      	bhi.n	800d0c8 <UART_SetConfig+0xb8>
 800d09a:	a201      	add	r2, pc, #4	@ (adr r2, 800d0a0 <UART_SetConfig+0x90>)
 800d09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0a0:	0800d0b1 	.word	0x0800d0b1
 800d0a4:	0800d0bd 	.word	0x0800d0bd
 800d0a8:	0800d0b7 	.word	0x0800d0b7
 800d0ac:	0800d0c3 	.word	0x0800d0c3
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	77fb      	strb	r3, [r7, #31]
 800d0b4:	e150      	b.n	800d358 <UART_SetConfig+0x348>
 800d0b6:	2302      	movs	r3, #2
 800d0b8:	77fb      	strb	r3, [r7, #31]
 800d0ba:	e14d      	b.n	800d358 <UART_SetConfig+0x348>
 800d0bc:	2304      	movs	r3, #4
 800d0be:	77fb      	strb	r3, [r7, #31]
 800d0c0:	e14a      	b.n	800d358 <UART_SetConfig+0x348>
 800d0c2:	2308      	movs	r3, #8
 800d0c4:	77fb      	strb	r3, [r7, #31]
 800d0c6:	e147      	b.n	800d358 <UART_SetConfig+0x348>
 800d0c8:	2310      	movs	r3, #16
 800d0ca:	77fb      	strb	r3, [r7, #31]
 800d0cc:	e144      	b.n	800d358 <UART_SetConfig+0x348>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	4a83      	ldr	r2, [pc, #524]	@ (800d2e0 <UART_SetConfig+0x2d0>)
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d132      	bne.n	800d13e <UART_SetConfig+0x12e>
 800d0d8:	4b80      	ldr	r3, [pc, #512]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d0da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0de:	f003 030c 	and.w	r3, r3, #12
 800d0e2:	2b0c      	cmp	r3, #12
 800d0e4:	d828      	bhi.n	800d138 <UART_SetConfig+0x128>
 800d0e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d0ec <UART_SetConfig+0xdc>)
 800d0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ec:	0800d121 	.word	0x0800d121
 800d0f0:	0800d139 	.word	0x0800d139
 800d0f4:	0800d139 	.word	0x0800d139
 800d0f8:	0800d139 	.word	0x0800d139
 800d0fc:	0800d12d 	.word	0x0800d12d
 800d100:	0800d139 	.word	0x0800d139
 800d104:	0800d139 	.word	0x0800d139
 800d108:	0800d139 	.word	0x0800d139
 800d10c:	0800d127 	.word	0x0800d127
 800d110:	0800d139 	.word	0x0800d139
 800d114:	0800d139 	.word	0x0800d139
 800d118:	0800d139 	.word	0x0800d139
 800d11c:	0800d133 	.word	0x0800d133
 800d120:	2300      	movs	r3, #0
 800d122:	77fb      	strb	r3, [r7, #31]
 800d124:	e118      	b.n	800d358 <UART_SetConfig+0x348>
 800d126:	2302      	movs	r3, #2
 800d128:	77fb      	strb	r3, [r7, #31]
 800d12a:	e115      	b.n	800d358 <UART_SetConfig+0x348>
 800d12c:	2304      	movs	r3, #4
 800d12e:	77fb      	strb	r3, [r7, #31]
 800d130:	e112      	b.n	800d358 <UART_SetConfig+0x348>
 800d132:	2308      	movs	r3, #8
 800d134:	77fb      	strb	r3, [r7, #31]
 800d136:	e10f      	b.n	800d358 <UART_SetConfig+0x348>
 800d138:	2310      	movs	r3, #16
 800d13a:	77fb      	strb	r3, [r7, #31]
 800d13c:	e10c      	b.n	800d358 <UART_SetConfig+0x348>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	4a68      	ldr	r2, [pc, #416]	@ (800d2e4 <UART_SetConfig+0x2d4>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d120      	bne.n	800d18a <UART_SetConfig+0x17a>
 800d148:	4b64      	ldr	r3, [pc, #400]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d14e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d152:	2b30      	cmp	r3, #48	@ 0x30
 800d154:	d013      	beq.n	800d17e <UART_SetConfig+0x16e>
 800d156:	2b30      	cmp	r3, #48	@ 0x30
 800d158:	d814      	bhi.n	800d184 <UART_SetConfig+0x174>
 800d15a:	2b20      	cmp	r3, #32
 800d15c:	d009      	beq.n	800d172 <UART_SetConfig+0x162>
 800d15e:	2b20      	cmp	r3, #32
 800d160:	d810      	bhi.n	800d184 <UART_SetConfig+0x174>
 800d162:	2b00      	cmp	r3, #0
 800d164:	d002      	beq.n	800d16c <UART_SetConfig+0x15c>
 800d166:	2b10      	cmp	r3, #16
 800d168:	d006      	beq.n	800d178 <UART_SetConfig+0x168>
 800d16a:	e00b      	b.n	800d184 <UART_SetConfig+0x174>
 800d16c:	2300      	movs	r3, #0
 800d16e:	77fb      	strb	r3, [r7, #31]
 800d170:	e0f2      	b.n	800d358 <UART_SetConfig+0x348>
 800d172:	2302      	movs	r3, #2
 800d174:	77fb      	strb	r3, [r7, #31]
 800d176:	e0ef      	b.n	800d358 <UART_SetConfig+0x348>
 800d178:	2304      	movs	r3, #4
 800d17a:	77fb      	strb	r3, [r7, #31]
 800d17c:	e0ec      	b.n	800d358 <UART_SetConfig+0x348>
 800d17e:	2308      	movs	r3, #8
 800d180:	77fb      	strb	r3, [r7, #31]
 800d182:	e0e9      	b.n	800d358 <UART_SetConfig+0x348>
 800d184:	2310      	movs	r3, #16
 800d186:	77fb      	strb	r3, [r7, #31]
 800d188:	e0e6      	b.n	800d358 <UART_SetConfig+0x348>
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a56      	ldr	r2, [pc, #344]	@ (800d2e8 <UART_SetConfig+0x2d8>)
 800d190:	4293      	cmp	r3, r2
 800d192:	d120      	bne.n	800d1d6 <UART_SetConfig+0x1c6>
 800d194:	4b51      	ldr	r3, [pc, #324]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d19a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d19e:	2bc0      	cmp	r3, #192	@ 0xc0
 800d1a0:	d013      	beq.n	800d1ca <UART_SetConfig+0x1ba>
 800d1a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800d1a4:	d814      	bhi.n	800d1d0 <UART_SetConfig+0x1c0>
 800d1a6:	2b80      	cmp	r3, #128	@ 0x80
 800d1a8:	d009      	beq.n	800d1be <UART_SetConfig+0x1ae>
 800d1aa:	2b80      	cmp	r3, #128	@ 0x80
 800d1ac:	d810      	bhi.n	800d1d0 <UART_SetConfig+0x1c0>
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d002      	beq.n	800d1b8 <UART_SetConfig+0x1a8>
 800d1b2:	2b40      	cmp	r3, #64	@ 0x40
 800d1b4:	d006      	beq.n	800d1c4 <UART_SetConfig+0x1b4>
 800d1b6:	e00b      	b.n	800d1d0 <UART_SetConfig+0x1c0>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	77fb      	strb	r3, [r7, #31]
 800d1bc:	e0cc      	b.n	800d358 <UART_SetConfig+0x348>
 800d1be:	2302      	movs	r3, #2
 800d1c0:	77fb      	strb	r3, [r7, #31]
 800d1c2:	e0c9      	b.n	800d358 <UART_SetConfig+0x348>
 800d1c4:	2304      	movs	r3, #4
 800d1c6:	77fb      	strb	r3, [r7, #31]
 800d1c8:	e0c6      	b.n	800d358 <UART_SetConfig+0x348>
 800d1ca:	2308      	movs	r3, #8
 800d1cc:	77fb      	strb	r3, [r7, #31]
 800d1ce:	e0c3      	b.n	800d358 <UART_SetConfig+0x348>
 800d1d0:	2310      	movs	r3, #16
 800d1d2:	77fb      	strb	r3, [r7, #31]
 800d1d4:	e0c0      	b.n	800d358 <UART_SetConfig+0x348>
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4a44      	ldr	r2, [pc, #272]	@ (800d2ec <UART_SetConfig+0x2dc>)
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	d125      	bne.n	800d22c <UART_SetConfig+0x21c>
 800d1e0:	4b3e      	ldr	r3, [pc, #248]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d1e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d1ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d1ee:	d017      	beq.n	800d220 <UART_SetConfig+0x210>
 800d1f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d1f4:	d817      	bhi.n	800d226 <UART_SetConfig+0x216>
 800d1f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d1fa:	d00b      	beq.n	800d214 <UART_SetConfig+0x204>
 800d1fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d200:	d811      	bhi.n	800d226 <UART_SetConfig+0x216>
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <UART_SetConfig+0x1fe>
 800d206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d20a:	d006      	beq.n	800d21a <UART_SetConfig+0x20a>
 800d20c:	e00b      	b.n	800d226 <UART_SetConfig+0x216>
 800d20e:	2300      	movs	r3, #0
 800d210:	77fb      	strb	r3, [r7, #31]
 800d212:	e0a1      	b.n	800d358 <UART_SetConfig+0x348>
 800d214:	2302      	movs	r3, #2
 800d216:	77fb      	strb	r3, [r7, #31]
 800d218:	e09e      	b.n	800d358 <UART_SetConfig+0x348>
 800d21a:	2304      	movs	r3, #4
 800d21c:	77fb      	strb	r3, [r7, #31]
 800d21e:	e09b      	b.n	800d358 <UART_SetConfig+0x348>
 800d220:	2308      	movs	r3, #8
 800d222:	77fb      	strb	r3, [r7, #31]
 800d224:	e098      	b.n	800d358 <UART_SetConfig+0x348>
 800d226:	2310      	movs	r3, #16
 800d228:	77fb      	strb	r3, [r7, #31]
 800d22a:	e095      	b.n	800d358 <UART_SetConfig+0x348>
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	4a2f      	ldr	r2, [pc, #188]	@ (800d2f0 <UART_SetConfig+0x2e0>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d125      	bne.n	800d282 <UART_SetConfig+0x272>
 800d236:	4b29      	ldr	r3, [pc, #164]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d23c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d244:	d017      	beq.n	800d276 <UART_SetConfig+0x266>
 800d246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d24a:	d817      	bhi.n	800d27c <UART_SetConfig+0x26c>
 800d24c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d250:	d00b      	beq.n	800d26a <UART_SetConfig+0x25a>
 800d252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d256:	d811      	bhi.n	800d27c <UART_SetConfig+0x26c>
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d003      	beq.n	800d264 <UART_SetConfig+0x254>
 800d25c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d260:	d006      	beq.n	800d270 <UART_SetConfig+0x260>
 800d262:	e00b      	b.n	800d27c <UART_SetConfig+0x26c>
 800d264:	2301      	movs	r3, #1
 800d266:	77fb      	strb	r3, [r7, #31]
 800d268:	e076      	b.n	800d358 <UART_SetConfig+0x348>
 800d26a:	2302      	movs	r3, #2
 800d26c:	77fb      	strb	r3, [r7, #31]
 800d26e:	e073      	b.n	800d358 <UART_SetConfig+0x348>
 800d270:	2304      	movs	r3, #4
 800d272:	77fb      	strb	r3, [r7, #31]
 800d274:	e070      	b.n	800d358 <UART_SetConfig+0x348>
 800d276:	2308      	movs	r3, #8
 800d278:	77fb      	strb	r3, [r7, #31]
 800d27a:	e06d      	b.n	800d358 <UART_SetConfig+0x348>
 800d27c:	2310      	movs	r3, #16
 800d27e:	77fb      	strb	r3, [r7, #31]
 800d280:	e06a      	b.n	800d358 <UART_SetConfig+0x348>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	4a1b      	ldr	r2, [pc, #108]	@ (800d2f4 <UART_SetConfig+0x2e4>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d138      	bne.n	800d2fe <UART_SetConfig+0x2ee>
 800d28c:	4b13      	ldr	r3, [pc, #76]	@ (800d2dc <UART_SetConfig+0x2cc>)
 800d28e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d292:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800d296:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d29a:	d017      	beq.n	800d2cc <UART_SetConfig+0x2bc>
 800d29c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d2a0:	d82a      	bhi.n	800d2f8 <UART_SetConfig+0x2e8>
 800d2a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d2a6:	d00b      	beq.n	800d2c0 <UART_SetConfig+0x2b0>
 800d2a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d2ac:	d824      	bhi.n	800d2f8 <UART_SetConfig+0x2e8>
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d003      	beq.n	800d2ba <UART_SetConfig+0x2aa>
 800d2b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2b6:	d006      	beq.n	800d2c6 <UART_SetConfig+0x2b6>
 800d2b8:	e01e      	b.n	800d2f8 <UART_SetConfig+0x2e8>
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	77fb      	strb	r3, [r7, #31]
 800d2be:	e04b      	b.n	800d358 <UART_SetConfig+0x348>
 800d2c0:	2302      	movs	r3, #2
 800d2c2:	77fb      	strb	r3, [r7, #31]
 800d2c4:	e048      	b.n	800d358 <UART_SetConfig+0x348>
 800d2c6:	2304      	movs	r3, #4
 800d2c8:	77fb      	strb	r3, [r7, #31]
 800d2ca:	e045      	b.n	800d358 <UART_SetConfig+0x348>
 800d2cc:	2308      	movs	r3, #8
 800d2ce:	77fb      	strb	r3, [r7, #31]
 800d2d0:	e042      	b.n	800d358 <UART_SetConfig+0x348>
 800d2d2:	bf00      	nop
 800d2d4:	efff69f3 	.word	0xefff69f3
 800d2d8:	40011000 	.word	0x40011000
 800d2dc:	40023800 	.word	0x40023800
 800d2e0:	40004400 	.word	0x40004400
 800d2e4:	40004800 	.word	0x40004800
 800d2e8:	40004c00 	.word	0x40004c00
 800d2ec:	40005000 	.word	0x40005000
 800d2f0:	40011400 	.word	0x40011400
 800d2f4:	40007800 	.word	0x40007800
 800d2f8:	2310      	movs	r3, #16
 800d2fa:	77fb      	strb	r3, [r7, #31]
 800d2fc:	e02c      	b.n	800d358 <UART_SetConfig+0x348>
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	4a72      	ldr	r2, [pc, #456]	@ (800d4cc <UART_SetConfig+0x4bc>)
 800d304:	4293      	cmp	r3, r2
 800d306:	d125      	bne.n	800d354 <UART_SetConfig+0x344>
 800d308:	4b71      	ldr	r3, [pc, #452]	@ (800d4d0 <UART_SetConfig+0x4c0>)
 800d30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d30e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d312:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d316:	d017      	beq.n	800d348 <UART_SetConfig+0x338>
 800d318:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d31c:	d817      	bhi.n	800d34e <UART_SetConfig+0x33e>
 800d31e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d322:	d00b      	beq.n	800d33c <UART_SetConfig+0x32c>
 800d324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d328:	d811      	bhi.n	800d34e <UART_SetConfig+0x33e>
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d003      	beq.n	800d336 <UART_SetConfig+0x326>
 800d32e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d332:	d006      	beq.n	800d342 <UART_SetConfig+0x332>
 800d334:	e00b      	b.n	800d34e <UART_SetConfig+0x33e>
 800d336:	2300      	movs	r3, #0
 800d338:	77fb      	strb	r3, [r7, #31]
 800d33a:	e00d      	b.n	800d358 <UART_SetConfig+0x348>
 800d33c:	2302      	movs	r3, #2
 800d33e:	77fb      	strb	r3, [r7, #31]
 800d340:	e00a      	b.n	800d358 <UART_SetConfig+0x348>
 800d342:	2304      	movs	r3, #4
 800d344:	77fb      	strb	r3, [r7, #31]
 800d346:	e007      	b.n	800d358 <UART_SetConfig+0x348>
 800d348:	2308      	movs	r3, #8
 800d34a:	77fb      	strb	r3, [r7, #31]
 800d34c:	e004      	b.n	800d358 <UART_SetConfig+0x348>
 800d34e:	2310      	movs	r3, #16
 800d350:	77fb      	strb	r3, [r7, #31]
 800d352:	e001      	b.n	800d358 <UART_SetConfig+0x348>
 800d354:	2310      	movs	r3, #16
 800d356:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	69db      	ldr	r3, [r3, #28]
 800d35c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d360:	d15b      	bne.n	800d41a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800d362:	7ffb      	ldrb	r3, [r7, #31]
 800d364:	2b08      	cmp	r3, #8
 800d366:	d828      	bhi.n	800d3ba <UART_SetConfig+0x3aa>
 800d368:	a201      	add	r2, pc, #4	@ (adr r2, 800d370 <UART_SetConfig+0x360>)
 800d36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d36e:	bf00      	nop
 800d370:	0800d395 	.word	0x0800d395
 800d374:	0800d39d 	.word	0x0800d39d
 800d378:	0800d3a5 	.word	0x0800d3a5
 800d37c:	0800d3bb 	.word	0x0800d3bb
 800d380:	0800d3ab 	.word	0x0800d3ab
 800d384:	0800d3bb 	.word	0x0800d3bb
 800d388:	0800d3bb 	.word	0x0800d3bb
 800d38c:	0800d3bb 	.word	0x0800d3bb
 800d390:	0800d3b3 	.word	0x0800d3b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d394:	f7fa fd52 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 800d398:	61b8      	str	r0, [r7, #24]
        break;
 800d39a:	e013      	b.n	800d3c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d39c:	f7fa fd62 	bl	8007e64 <HAL_RCC_GetPCLK2Freq>
 800d3a0:	61b8      	str	r0, [r7, #24]
        break;
 800d3a2:	e00f      	b.n	800d3c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d3a4:	4b4b      	ldr	r3, [pc, #300]	@ (800d4d4 <UART_SetConfig+0x4c4>)
 800d3a6:	61bb      	str	r3, [r7, #24]
        break;
 800d3a8:	e00c      	b.n	800d3c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d3aa:	f7fa fc75 	bl	8007c98 <HAL_RCC_GetSysClockFreq>
 800d3ae:	61b8      	str	r0, [r7, #24]
        break;
 800d3b0:	e008      	b.n	800d3c4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d3b6:	61bb      	str	r3, [r7, #24]
        break;
 800d3b8:	e004      	b.n	800d3c4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	77bb      	strb	r3, [r7, #30]
        break;
 800d3c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d3c4:	69bb      	ldr	r3, [r7, #24]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d074      	beq.n	800d4b4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d3ca:	69bb      	ldr	r3, [r7, #24]
 800d3cc:	005a      	lsls	r2, r3, #1
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	085b      	lsrs	r3, r3, #1
 800d3d4:	441a      	add	r2, r3
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	685b      	ldr	r3, [r3, #4]
 800d3da:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	2b0f      	cmp	r3, #15
 800d3e4:	d916      	bls.n	800d414 <UART_SetConfig+0x404>
 800d3e6:	693b      	ldr	r3, [r7, #16]
 800d3e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3ec:	d212      	bcs.n	800d414 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d3ee:	693b      	ldr	r3, [r7, #16]
 800d3f0:	b29b      	uxth	r3, r3
 800d3f2:	f023 030f 	bic.w	r3, r3, #15
 800d3f6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	085b      	lsrs	r3, r3, #1
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	f003 0307 	and.w	r3, r3, #7
 800d402:	b29a      	uxth	r2, r3
 800d404:	89fb      	ldrh	r3, [r7, #14]
 800d406:	4313      	orrs	r3, r2
 800d408:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	89fa      	ldrh	r2, [r7, #14]
 800d410:	60da      	str	r2, [r3, #12]
 800d412:	e04f      	b.n	800d4b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d414:	2301      	movs	r3, #1
 800d416:	77bb      	strb	r3, [r7, #30]
 800d418:	e04c      	b.n	800d4b4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d41a:	7ffb      	ldrb	r3, [r7, #31]
 800d41c:	2b08      	cmp	r3, #8
 800d41e:	d828      	bhi.n	800d472 <UART_SetConfig+0x462>
 800d420:	a201      	add	r2, pc, #4	@ (adr r2, 800d428 <UART_SetConfig+0x418>)
 800d422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d426:	bf00      	nop
 800d428:	0800d44d 	.word	0x0800d44d
 800d42c:	0800d455 	.word	0x0800d455
 800d430:	0800d45d 	.word	0x0800d45d
 800d434:	0800d473 	.word	0x0800d473
 800d438:	0800d463 	.word	0x0800d463
 800d43c:	0800d473 	.word	0x0800d473
 800d440:	0800d473 	.word	0x0800d473
 800d444:	0800d473 	.word	0x0800d473
 800d448:	0800d46b 	.word	0x0800d46b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d44c:	f7fa fcf6 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 800d450:	61b8      	str	r0, [r7, #24]
        break;
 800d452:	e013      	b.n	800d47c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d454:	f7fa fd06 	bl	8007e64 <HAL_RCC_GetPCLK2Freq>
 800d458:	61b8      	str	r0, [r7, #24]
        break;
 800d45a:	e00f      	b.n	800d47c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d45c:	4b1d      	ldr	r3, [pc, #116]	@ (800d4d4 <UART_SetConfig+0x4c4>)
 800d45e:	61bb      	str	r3, [r7, #24]
        break;
 800d460:	e00c      	b.n	800d47c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d462:	f7fa fc19 	bl	8007c98 <HAL_RCC_GetSysClockFreq>
 800d466:	61b8      	str	r0, [r7, #24]
        break;
 800d468:	e008      	b.n	800d47c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d46a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d46e:	61bb      	str	r3, [r7, #24]
        break;
 800d470:	e004      	b.n	800d47c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800d472:	2300      	movs	r3, #0
 800d474:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800d476:	2301      	movs	r3, #1
 800d478:	77bb      	strb	r3, [r7, #30]
        break;
 800d47a:	bf00      	nop
    }

    if (pclk != 0U)
 800d47c:	69bb      	ldr	r3, [r7, #24]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d018      	beq.n	800d4b4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	085a      	lsrs	r2, r3, #1
 800d488:	69bb      	ldr	r3, [r7, #24]
 800d48a:	441a      	add	r2, r3
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	685b      	ldr	r3, [r3, #4]
 800d490:	fbb2 f3f3 	udiv	r3, r2, r3
 800d494:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	2b0f      	cmp	r3, #15
 800d49a:	d909      	bls.n	800d4b0 <UART_SetConfig+0x4a0>
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4a2:	d205      	bcs.n	800d4b0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	b29a      	uxth	r2, r3
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	60da      	str	r2, [r3, #12]
 800d4ae:	e001      	b.n	800d4b4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800d4c0:	7fbb      	ldrb	r3, [r7, #30]
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3720      	adds	r7, #32
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	40007c00 	.word	0x40007c00
 800d4d0:	40023800 	.word	0x40023800
 800d4d4:	00f42400 	.word	0x00f42400

0800d4d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d4d8:	b480      	push	{r7}
 800d4da:	b083      	sub	sp, #12
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4e4:	f003 0308 	and.w	r3, r3, #8
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d00a      	beq.n	800d502 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	685b      	ldr	r3, [r3, #4]
 800d4f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	430a      	orrs	r2, r1
 800d500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d506:	f003 0301 	and.w	r3, r3, #1
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d00a      	beq.n	800d524 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	430a      	orrs	r2, r1
 800d522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d528:	f003 0302 	and.w	r3, r3, #2
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00a      	beq.n	800d546 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	685b      	ldr	r3, [r3, #4]
 800d536:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	430a      	orrs	r2, r1
 800d544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d54a:	f003 0304 	and.w	r3, r3, #4
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d00a      	beq.n	800d568 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	430a      	orrs	r2, r1
 800d566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d56c:	f003 0310 	and.w	r3, r3, #16
 800d570:	2b00      	cmp	r3, #0
 800d572:	d00a      	beq.n	800d58a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	689b      	ldr	r3, [r3, #8]
 800d57a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	430a      	orrs	r2, r1
 800d588:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58e:	f003 0320 	and.w	r3, r3, #32
 800d592:	2b00      	cmp	r3, #0
 800d594:	d00a      	beq.n	800d5ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	689b      	ldr	r3, [r3, #8]
 800d59c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	430a      	orrs	r2, r1
 800d5aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d01a      	beq.n	800d5ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	685b      	ldr	r3, [r3, #4]
 800d5be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	430a      	orrs	r2, r1
 800d5cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d5d6:	d10a      	bne.n	800d5ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	685b      	ldr	r3, [r3, #4]
 800d5de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	430a      	orrs	r2, r1
 800d5ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00a      	beq.n	800d610 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	685b      	ldr	r3, [r3, #4]
 800d600:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	430a      	orrs	r2, r1
 800d60e:	605a      	str	r2, [r3, #4]
  }
}
 800d610:	bf00      	nop
 800d612:	370c      	adds	r7, #12
 800d614:	46bd      	mov	sp, r7
 800d616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61a:	4770      	bx	lr

0800d61c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b08c      	sub	sp, #48	@ 0x30
 800d620:	af02      	add	r7, sp, #8
 800d622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2200      	movs	r2, #0
 800d628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d62c:	f7f7 fce2 	bl	8004ff4 <HAL_GetTick>
 800d630:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f003 0308 	and.w	r3, r3, #8
 800d63c:	2b08      	cmp	r3, #8
 800d63e:	d12e      	bne.n	800d69e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d640:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d644:	9300      	str	r3, [sp, #0]
 800d646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d648:	2200      	movs	r2, #0
 800d64a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 f83b 	bl	800d6ca <UART_WaitOnFlagUntilTimeout>
 800d654:	4603      	mov	r3, r0
 800d656:	2b00      	cmp	r3, #0
 800d658:	d021      	beq.n	800d69e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	e853 3f00 	ldrex	r3, [r3]
 800d666:	60fb      	str	r3, [r7, #12]
   return(result);
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d66e:	623b      	str	r3, [r7, #32]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	461a      	mov	r2, r3
 800d676:	6a3b      	ldr	r3, [r7, #32]
 800d678:	61fb      	str	r3, [r7, #28]
 800d67a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67c:	69b9      	ldr	r1, [r7, #24]
 800d67e:	69fa      	ldr	r2, [r7, #28]
 800d680:	e841 2300 	strex	r3, r2, [r1]
 800d684:	617b      	str	r3, [r7, #20]
   return(result);
 800d686:	697b      	ldr	r3, [r7, #20]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1e6      	bne.n	800d65a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2220      	movs	r2, #32
 800d690:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2200      	movs	r2, #0
 800d696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d69a:	2303      	movs	r3, #3
 800d69c:	e011      	b.n	800d6c2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	2220      	movs	r2, #32
 800d6a2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2220      	movs	r2, #32
 800d6a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d6c0:	2300      	movs	r3, #0
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3728      	adds	r7, #40	@ 0x28
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}

0800d6ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b084      	sub	sp, #16
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	60f8      	str	r0, [r7, #12]
 800d6d2:	60b9      	str	r1, [r7, #8]
 800d6d4:	603b      	str	r3, [r7, #0]
 800d6d6:	4613      	mov	r3, r2
 800d6d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6da:	e04f      	b.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6dc:	69bb      	ldr	r3, [r7, #24]
 800d6de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e2:	d04b      	beq.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6e4:	f7f7 fc86 	bl	8004ff4 <HAL_GetTick>
 800d6e8:	4602      	mov	r2, r0
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	1ad3      	subs	r3, r2, r3
 800d6ee:	69ba      	ldr	r2, [r7, #24]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d302      	bcc.n	800d6fa <UART_WaitOnFlagUntilTimeout+0x30>
 800d6f4:	69bb      	ldr	r3, [r7, #24]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d6fa:	2303      	movs	r3, #3
 800d6fc:	e04e      	b.n	800d79c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f003 0304 	and.w	r3, r3, #4
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d037      	beq.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	2b80      	cmp	r3, #128	@ 0x80
 800d710:	d034      	beq.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	2b40      	cmp	r3, #64	@ 0x40
 800d716:	d031      	beq.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	69db      	ldr	r3, [r3, #28]
 800d71e:	f003 0308 	and.w	r3, r3, #8
 800d722:	2b08      	cmp	r3, #8
 800d724:	d110      	bne.n	800d748 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	2208      	movs	r2, #8
 800d72c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d72e:	68f8      	ldr	r0, [r7, #12]
 800d730:	f000 f8fe 	bl	800d930 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	2208      	movs	r2, #8
 800d738:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	2200      	movs	r2, #0
 800d740:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	e029      	b.n	800d79c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	69db      	ldr	r3, [r3, #28]
 800d74e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d756:	d111      	bne.n	800d77c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d760:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d762:	68f8      	ldr	r0, [r7, #12]
 800d764:	f000 f8e4 	bl	800d930 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2220      	movs	r2, #32
 800d76c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2200      	movs	r2, #0
 800d774:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d778:	2303      	movs	r3, #3
 800d77a:	e00f      	b.n	800d79c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	69da      	ldr	r2, [r3, #28]
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	4013      	ands	r3, r2
 800d786:	68ba      	ldr	r2, [r7, #8]
 800d788:	429a      	cmp	r2, r3
 800d78a:	bf0c      	ite	eq
 800d78c:	2301      	moveq	r3, #1
 800d78e:	2300      	movne	r3, #0
 800d790:	b2db      	uxtb	r3, r3
 800d792:	461a      	mov	r2, r3
 800d794:	79fb      	ldrb	r3, [r7, #7]
 800d796:	429a      	cmp	r2, r3
 800d798:	d0a0      	beq.n	800d6dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d79a:	2300      	movs	r3, #0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3710      	adds	r7, #16
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}

0800d7a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b097      	sub	sp, #92	@ 0x5c
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	60f8      	str	r0, [r7, #12]
 800d7ac:	60b9      	str	r1, [r7, #8]
 800d7ae:	4613      	mov	r3, r2
 800d7b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	68ba      	ldr	r2, [r7, #8]
 800d7b6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	88fa      	ldrh	r2, [r7, #6]
 800d7bc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	88fa      	ldrh	r2, [r7, #6]
 800d7c4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	689b      	ldr	r3, [r3, #8]
 800d7d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7d6:	d10e      	bne.n	800d7f6 <UART_Start_Receive_IT+0x52>
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d105      	bne.n	800d7ec <UART_Start_Receive_IT+0x48>
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d7e6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d7ea:	e02d      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	22ff      	movs	r2, #255	@ 0xff
 800d7f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d7f4:	e028      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	689b      	ldr	r3, [r3, #8]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d10d      	bne.n	800d81a <UART_Start_Receive_IT+0x76>
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	691b      	ldr	r3, [r3, #16]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d104      	bne.n	800d810 <UART_Start_Receive_IT+0x6c>
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	22ff      	movs	r2, #255	@ 0xff
 800d80a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d80e:	e01b      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	227f      	movs	r2, #127	@ 0x7f
 800d814:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d818:	e016      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	689b      	ldr	r3, [r3, #8]
 800d81e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d822:	d10d      	bne.n	800d840 <UART_Start_Receive_IT+0x9c>
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	691b      	ldr	r3, [r3, #16]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d104      	bne.n	800d836 <UART_Start_Receive_IT+0x92>
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	227f      	movs	r2, #127	@ 0x7f
 800d830:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d834:	e008      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	223f      	movs	r2, #63	@ 0x3f
 800d83a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800d83e:	e003      	b.n	800d848 <UART_Start_Receive_IT+0xa4>
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2200      	movs	r2, #0
 800d844:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2200      	movs	r2, #0
 800d84c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2222      	movs	r2, #34	@ 0x22
 800d854:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	3308      	adds	r3, #8
 800d85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d862:	e853 3f00 	ldrex	r3, [r3]
 800d866:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d86a:	f043 0301 	orr.w	r3, r3, #1
 800d86e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	3308      	adds	r3, #8
 800d876:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d878:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d87a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d87c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d87e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d880:	e841 2300 	strex	r3, r2, [r1]
 800d884:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d1e5      	bne.n	800d858 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	689b      	ldr	r3, [r3, #8]
 800d890:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d894:	d107      	bne.n	800d8a6 <UART_Start_Receive_IT+0x102>
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	691b      	ldr	r3, [r3, #16]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d103      	bne.n	800d8a6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	4a21      	ldr	r2, [pc, #132]	@ (800d928 <UART_Start_Receive_IT+0x184>)
 800d8a2:	669a      	str	r2, [r3, #104]	@ 0x68
 800d8a4:	e002      	b.n	800d8ac <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	4a20      	ldr	r2, [pc, #128]	@ (800d92c <UART_Start_Receive_IT+0x188>)
 800d8aa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	691b      	ldr	r3, [r3, #16]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d019      	beq.n	800d8e8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8bc:	e853 3f00 	ldrex	r3, [r3]
 800d8c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d8c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8d4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d8d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8da:	e841 2300 	strex	r3, r2, [r1]
 800d8de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d1e6      	bne.n	800d8b4 <UART_Start_Receive_IT+0x110>
 800d8e6:	e018      	b.n	800d91a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	e853 3f00 	ldrex	r3, [r3]
 800d8f4:	613b      	str	r3, [r7, #16]
   return(result);
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	f043 0320 	orr.w	r3, r3, #32
 800d8fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	461a      	mov	r2, r3
 800d904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d906:	623b      	str	r3, [r7, #32]
 800d908:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d90a:	69f9      	ldr	r1, [r7, #28]
 800d90c:	6a3a      	ldr	r2, [r7, #32]
 800d90e:	e841 2300 	strex	r3, r2, [r1]
 800d912:	61bb      	str	r3, [r7, #24]
   return(result);
 800d914:	69bb      	ldr	r3, [r7, #24]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d1e6      	bne.n	800d8e8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	375c      	adds	r7, #92	@ 0x5c
 800d920:	46bd      	mov	sp, r7
 800d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d926:	4770      	bx	lr
 800d928:	0800dc19 	.word	0x0800dc19
 800d92c:	0800da71 	.word	0x0800da71

0800d930 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d930:	b480      	push	{r7}
 800d932:	b095      	sub	sp, #84	@ 0x54
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d93e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d940:	e853 3f00 	ldrex	r3, [r3]
 800d944:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d948:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d94c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	461a      	mov	r2, r3
 800d954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d956:	643b      	str	r3, [r7, #64]	@ 0x40
 800d958:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d95a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d95c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d95e:	e841 2300 	strex	r3, r2, [r1]
 800d962:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d966:	2b00      	cmp	r3, #0
 800d968:	d1e6      	bne.n	800d938 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	3308      	adds	r3, #8
 800d970:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d972:	6a3b      	ldr	r3, [r7, #32]
 800d974:	e853 3f00 	ldrex	r3, [r3]
 800d978:	61fb      	str	r3, [r7, #28]
   return(result);
 800d97a:	69fb      	ldr	r3, [r7, #28]
 800d97c:	f023 0301 	bic.w	r3, r3, #1
 800d980:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	3308      	adds	r3, #8
 800d988:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d98a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d98c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d992:	e841 2300 	strex	r3, r2, [r1]
 800d996:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d1e5      	bne.n	800d96a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	d118      	bne.n	800d9d8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	e853 3f00 	ldrex	r3, [r3]
 800d9b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	f023 0310 	bic.w	r3, r3, #16
 800d9ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d9c4:	61bb      	str	r3, [r7, #24]
 800d9c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9c8:	6979      	ldr	r1, [r7, #20]
 800d9ca:	69ba      	ldr	r2, [r7, #24]
 800d9cc:	e841 2300 	strex	r3, r2, [r1]
 800d9d0:	613b      	str	r3, [r7, #16]
   return(result);
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d1e6      	bne.n	800d9a6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2220      	movs	r2, #32
 800d9dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d9ec:	bf00      	nop
 800d9ee:	3754      	adds	r7, #84	@ 0x54
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b084      	sub	sp, #16
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2200      	movs	r2, #0
 800da0a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800da0e:	68f8      	ldr	r0, [r7, #12]
 800da10:	f7ff fae8 	bl	800cfe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da14:	bf00      	nop
 800da16:	3710      	adds	r7, #16
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b088      	sub	sp, #32
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	e853 3f00 	ldrex	r3, [r3]
 800da30:	60bb      	str	r3, [r7, #8]
   return(result);
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da38:	61fb      	str	r3, [r7, #28]
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	461a      	mov	r2, r3
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	61bb      	str	r3, [r7, #24]
 800da44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da46:	6979      	ldr	r1, [r7, #20]
 800da48:	69ba      	ldr	r2, [r7, #24]
 800da4a:	e841 2300 	strex	r3, r2, [r1]
 800da4e:	613b      	str	r3, [r7, #16]
   return(result);
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d1e6      	bne.n	800da24 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2220      	movs	r2, #32
 800da5a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2200      	movs	r2, #0
 800da60:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800da62:	6878      	ldr	r0, [r7, #4]
 800da64:	f7ff fab4 	bl	800cfd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da68:	bf00      	nop
 800da6a:	3720      	adds	r7, #32
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b09c      	sub	sp, #112	@ 0x70
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da88:	2b22      	cmp	r3, #34	@ 0x22
 800da8a:	f040 80b9 	bne.w	800dc00 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800da98:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800da9c:	b2d9      	uxtb	r1, r3
 800da9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800daa2:	b2da      	uxtb	r2, r3
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800daa8:	400a      	ands	r2, r1
 800daaa:	b2d2      	uxtb	r2, r2
 800daac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dab2:	1c5a      	adds	r2, r3, #1
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dabe:	b29b      	uxth	r3, r3
 800dac0:	3b01      	subs	r3, #1
 800dac2:	b29a      	uxth	r2, r3
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	f040 809c 	bne.w	800dc10 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dae0:	e853 3f00 	ldrex	r3, [r3]
 800dae4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dae6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dae8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800daec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	461a      	mov	r2, r3
 800daf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800daf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800daf8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dafa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dafc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dafe:	e841 2300 	strex	r3, r2, [r1]
 800db02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800db04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db06:	2b00      	cmp	r3, #0
 800db08:	d1e6      	bne.n	800dad8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	3308      	adds	r3, #8
 800db10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db14:	e853 3f00 	ldrex	r3, [r3]
 800db18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db1c:	f023 0301 	bic.w	r3, r3, #1
 800db20:	667b      	str	r3, [r7, #100]	@ 0x64
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	3308      	adds	r3, #8
 800db28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800db2a:	647a      	str	r2, [r7, #68]	@ 0x44
 800db2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db32:	e841 2300 	strex	r3, r2, [r1]
 800db36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800db38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d1e5      	bne.n	800db0a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2220      	movs	r2, #32
 800db42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2200      	movs	r2, #0
 800db4a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2200      	movs	r2, #0
 800db50:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d018      	beq.n	800db92 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db68:	e853 3f00 	ldrex	r3, [r3]
 800db6c:	623b      	str	r3, [r7, #32]
   return(result);
 800db6e:	6a3b      	ldr	r3, [r7, #32]
 800db70:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800db74:	663b      	str	r3, [r7, #96]	@ 0x60
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	461a      	mov	r2, r3
 800db7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800db80:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db86:	e841 2300 	strex	r3, r2, [r1]
 800db8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800db8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d1e6      	bne.n	800db60 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800db96:	2b01      	cmp	r3, #1
 800db98:	d12e      	bne.n	800dbf8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2200      	movs	r2, #0
 800db9e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	e853 3f00 	ldrex	r3, [r3]
 800dbac:	60fb      	str	r3, [r7, #12]
   return(result);
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f023 0310 	bic.w	r3, r3, #16
 800dbb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	461a      	mov	r2, r3
 800dbbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbbe:	61fb      	str	r3, [r7, #28]
 800dbc0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc2:	69b9      	ldr	r1, [r7, #24]
 800dbc4:	69fa      	ldr	r2, [r7, #28]
 800dbc6:	e841 2300 	strex	r3, r2, [r1]
 800dbca:	617b      	str	r3, [r7, #20]
   return(result);
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1e6      	bne.n	800dba0 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	69db      	ldr	r3, [r3, #28]
 800dbd8:	f003 0310 	and.w	r3, r3, #16
 800dbdc:	2b10      	cmp	r3, #16
 800dbde:	d103      	bne.n	800dbe8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	2210      	movs	r2, #16
 800dbe6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800dbee:	4619      	mov	r1, r3
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f7ff fa01 	bl	800cff8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dbf6:	e00b      	b.n	800dc10 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f7f4 ff0b 	bl	8002a14 <HAL_UART_RxCpltCallback>
}
 800dbfe:	e007      	b.n	800dc10 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	699a      	ldr	r2, [r3, #24]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f042 0208 	orr.w	r2, r2, #8
 800dc0e:	619a      	str	r2, [r3, #24]
}
 800dc10:	bf00      	nop
 800dc12:	3770      	adds	r7, #112	@ 0x70
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b09c      	sub	sp, #112	@ 0x70
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dc26:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc30:	2b22      	cmp	r3, #34	@ 0x22
 800dc32:	f040 80b9 	bne.w	800dda8 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc44:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800dc46:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800dc4a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dc4e:	4013      	ands	r3, r2
 800dc50:	b29a      	uxth	r2, r3
 800dc52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc54:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc5a:	1c9a      	adds	r2, r3, #2
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dc66:	b29b      	uxth	r3, r3
 800dc68:	3b01      	subs	r3, #1
 800dc6a:	b29a      	uxth	r2, r3
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	f040 809c 	bne.w	800ddb8 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc88:	e853 3f00 	ldrex	r3, [r3]
 800dc8c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dc8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dc94:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc9e:	657b      	str	r3, [r7, #84]	@ 0x54
 800dca0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dca4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dca6:	e841 2300 	strex	r3, r2, [r1]
 800dcaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dcac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d1e6      	bne.n	800dc80 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	3308      	adds	r3, #8
 800dcb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcbc:	e853 3f00 	ldrex	r3, [r3]
 800dcc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dcc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc4:	f023 0301 	bic.w	r3, r3, #1
 800dcc8:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	3308      	adds	r3, #8
 800dcd0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dcd2:	643a      	str	r2, [r7, #64]	@ 0x40
 800dcd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dcd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcda:	e841 2300 	strex	r3, r2, [r1]
 800dcde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d1e5      	bne.n	800dcb2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	2220      	movs	r2, #32
 800dcea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	685b      	ldr	r3, [r3, #4]
 800dd00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d018      	beq.n	800dd3a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd0e:	6a3b      	ldr	r3, [r7, #32]
 800dd10:	e853 3f00 	ldrex	r3, [r3]
 800dd14:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd16:	69fb      	ldr	r3, [r7, #28]
 800dd18:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dd1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	461a      	mov	r2, r3
 800dd24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd28:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e6      	bne.n	800dd08 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dd3e:	2b01      	cmp	r3, #1
 800dd40:	d12e      	bne.n	800dda0 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	e853 3f00 	ldrex	r3, [r3]
 800dd54:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd56:	68bb      	ldr	r3, [r7, #8]
 800dd58:	f023 0310 	bic.w	r3, r3, #16
 800dd5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	461a      	mov	r2, r3
 800dd64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd66:	61bb      	str	r3, [r7, #24]
 800dd68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6a:	6979      	ldr	r1, [r7, #20]
 800dd6c:	69ba      	ldr	r2, [r7, #24]
 800dd6e:	e841 2300 	strex	r3, r2, [r1]
 800dd72:	613b      	str	r3, [r7, #16]
   return(result);
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1e6      	bne.n	800dd48 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	69db      	ldr	r3, [r3, #28]
 800dd80:	f003 0310 	and.w	r3, r3, #16
 800dd84:	2b10      	cmp	r3, #16
 800dd86:	d103      	bne.n	800dd90 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	2210      	movs	r2, #16
 800dd8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800dd96:	4619      	mov	r1, r3
 800dd98:	6878      	ldr	r0, [r7, #4]
 800dd9a:	f7ff f92d 	bl	800cff8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dd9e:	e00b      	b.n	800ddb8 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f7f4 fe37 	bl	8002a14 <HAL_UART_RxCpltCallback>
}
 800dda6:	e007      	b.n	800ddb8 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	699a      	ldr	r2, [r3, #24]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f042 0208 	orr.w	r2, r2, #8
 800ddb6:	619a      	str	r2, [r3, #24]
}
 800ddb8:	bf00      	nop
 800ddba:	3770      	adds	r7, #112	@ 0x70
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d121      	bne.n	800de16 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	4b27      	ldr	r3, [pc, #156]	@ (800de74 <FMC_SDRAM_Init+0xb4>)
 800ddd8:	4013      	ands	r3, r2
 800ddda:	683a      	ldr	r2, [r7, #0]
 800dddc:	6851      	ldr	r1, [r2, #4]
 800ddde:	683a      	ldr	r2, [r7, #0]
 800dde0:	6892      	ldr	r2, [r2, #8]
 800dde2:	4311      	orrs	r1, r2
 800dde4:	683a      	ldr	r2, [r7, #0]
 800dde6:	68d2      	ldr	r2, [r2, #12]
 800dde8:	4311      	orrs	r1, r2
 800ddea:	683a      	ldr	r2, [r7, #0]
 800ddec:	6912      	ldr	r2, [r2, #16]
 800ddee:	4311      	orrs	r1, r2
 800ddf0:	683a      	ldr	r2, [r7, #0]
 800ddf2:	6952      	ldr	r2, [r2, #20]
 800ddf4:	4311      	orrs	r1, r2
 800ddf6:	683a      	ldr	r2, [r7, #0]
 800ddf8:	6992      	ldr	r2, [r2, #24]
 800ddfa:	4311      	orrs	r1, r2
 800ddfc:	683a      	ldr	r2, [r7, #0]
 800ddfe:	69d2      	ldr	r2, [r2, #28]
 800de00:	4311      	orrs	r1, r2
 800de02:	683a      	ldr	r2, [r7, #0]
 800de04:	6a12      	ldr	r2, [r2, #32]
 800de06:	4311      	orrs	r1, r2
 800de08:	683a      	ldr	r2, [r7, #0]
 800de0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800de0c:	430a      	orrs	r2, r1
 800de0e:	431a      	orrs	r2, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	601a      	str	r2, [r3, #0]
 800de14:	e026      	b.n	800de64 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	69d9      	ldr	r1, [r3, #28]
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	6a1b      	ldr	r3, [r3, #32]
 800de26:	4319      	orrs	r1, r3
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de2c:	430b      	orrs	r3, r1
 800de2e:	431a      	orrs	r2, r3
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	685a      	ldr	r2, [r3, #4]
 800de38:	4b0e      	ldr	r3, [pc, #56]	@ (800de74 <FMC_SDRAM_Init+0xb4>)
 800de3a:	4013      	ands	r3, r2
 800de3c:	683a      	ldr	r2, [r7, #0]
 800de3e:	6851      	ldr	r1, [r2, #4]
 800de40:	683a      	ldr	r2, [r7, #0]
 800de42:	6892      	ldr	r2, [r2, #8]
 800de44:	4311      	orrs	r1, r2
 800de46:	683a      	ldr	r2, [r7, #0]
 800de48:	68d2      	ldr	r2, [r2, #12]
 800de4a:	4311      	orrs	r1, r2
 800de4c:	683a      	ldr	r2, [r7, #0]
 800de4e:	6912      	ldr	r2, [r2, #16]
 800de50:	4311      	orrs	r1, r2
 800de52:	683a      	ldr	r2, [r7, #0]
 800de54:	6952      	ldr	r2, [r2, #20]
 800de56:	4311      	orrs	r1, r2
 800de58:	683a      	ldr	r2, [r7, #0]
 800de5a:	6992      	ldr	r2, [r2, #24]
 800de5c:	430a      	orrs	r2, r1
 800de5e:	431a      	orrs	r2, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800de64:	2300      	movs	r3, #0
}
 800de66:	4618      	mov	r0, r3
 800de68:	370c      	adds	r7, #12
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	ffff8000 	.word	0xffff8000

0800de78 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800de78:	b480      	push	{r7}
 800de7a:	b085      	sub	sp, #20
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	60f8      	str	r0, [r7, #12]
 800de80:	60b9      	str	r1, [r7, #8]
 800de82:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d128      	bne.n	800dedc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	689b      	ldr	r3, [r3, #8]
 800de8e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	1e59      	subs	r1, r3, #1
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	685b      	ldr	r3, [r3, #4]
 800de9c:	3b01      	subs	r3, #1
 800de9e:	011b      	lsls	r3, r3, #4
 800dea0:	4319      	orrs	r1, r3
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	689b      	ldr	r3, [r3, #8]
 800dea6:	3b01      	subs	r3, #1
 800dea8:	021b      	lsls	r3, r3, #8
 800deaa:	4319      	orrs	r1, r3
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	68db      	ldr	r3, [r3, #12]
 800deb0:	3b01      	subs	r3, #1
 800deb2:	031b      	lsls	r3, r3, #12
 800deb4:	4319      	orrs	r1, r3
 800deb6:	68bb      	ldr	r3, [r7, #8]
 800deb8:	691b      	ldr	r3, [r3, #16]
 800deba:	3b01      	subs	r3, #1
 800debc:	041b      	lsls	r3, r3, #16
 800debe:	4319      	orrs	r1, r3
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	695b      	ldr	r3, [r3, #20]
 800dec4:	3b01      	subs	r3, #1
 800dec6:	051b      	lsls	r3, r3, #20
 800dec8:	4319      	orrs	r1, r3
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	699b      	ldr	r3, [r3, #24]
 800dece:	3b01      	subs	r3, #1
 800ded0:	061b      	lsls	r3, r3, #24
 800ded2:	430b      	orrs	r3, r1
 800ded4:	431a      	orrs	r2, r3
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	609a      	str	r2, [r3, #8]
 800deda:	e02d      	b.n	800df38 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	689a      	ldr	r2, [r3, #8]
 800dee0:	4b19      	ldr	r3, [pc, #100]	@ (800df48 <FMC_SDRAM_Timing_Init+0xd0>)
 800dee2:	4013      	ands	r3, r2
 800dee4:	68ba      	ldr	r2, [r7, #8]
 800dee6:	68d2      	ldr	r2, [r2, #12]
 800dee8:	3a01      	subs	r2, #1
 800deea:	0311      	lsls	r1, r2, #12
 800deec:	68ba      	ldr	r2, [r7, #8]
 800deee:	6952      	ldr	r2, [r2, #20]
 800def0:	3a01      	subs	r2, #1
 800def2:	0512      	lsls	r2, r2, #20
 800def4:	430a      	orrs	r2, r1
 800def6:	431a      	orrs	r2, r3
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	68db      	ldr	r3, [r3, #12]
 800df00:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	1e59      	subs	r1, r3, #1
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	685b      	ldr	r3, [r3, #4]
 800df0e:	3b01      	subs	r3, #1
 800df10:	011b      	lsls	r3, r3, #4
 800df12:	4319      	orrs	r1, r3
 800df14:	68bb      	ldr	r3, [r7, #8]
 800df16:	689b      	ldr	r3, [r3, #8]
 800df18:	3b01      	subs	r3, #1
 800df1a:	021b      	lsls	r3, r3, #8
 800df1c:	4319      	orrs	r1, r3
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	691b      	ldr	r3, [r3, #16]
 800df22:	3b01      	subs	r3, #1
 800df24:	041b      	lsls	r3, r3, #16
 800df26:	4319      	orrs	r1, r3
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	699b      	ldr	r3, [r3, #24]
 800df2c:	3b01      	subs	r3, #1
 800df2e:	061b      	lsls	r3, r3, #24
 800df30:	430b      	orrs	r3, r1
 800df32:	431a      	orrs	r2, r3
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800df38:	2300      	movs	r3, #0
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3714      	adds	r7, #20
 800df3e:	46bd      	mov	sp, r7
 800df40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df44:	4770      	bx	lr
 800df46:	bf00      	nop
 800df48:	ff0f0fff 	.word	0xff0f0fff

0800df4c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800df4c:	b084      	sub	sp, #16
 800df4e:	b480      	push	{r7}
 800df50:	b085      	sub	sp, #20
 800df52:	af00      	add	r7, sp, #0
 800df54:	6078      	str	r0, [r7, #4]
 800df56:	f107 001c 	add.w	r0, r7, #28
 800df5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800df5e:	2300      	movs	r3, #0
 800df60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800df62:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800df64:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800df66:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800df68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800df6a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800df6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800df6e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800df70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800df72:	431a      	orrs	r2, r3
             Init.ClockDiv
 800df74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800df76:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800df78:	68fa      	ldr	r2, [r7, #12]
 800df7a:	4313      	orrs	r3, r2
 800df7c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	685a      	ldr	r2, [r3, #4]
 800df82:	4b07      	ldr	r3, [pc, #28]	@ (800dfa0 <SDMMC_Init+0x54>)
 800df84:	4013      	ands	r3, r2
 800df86:	68fa      	ldr	r2, [r7, #12]
 800df88:	431a      	orrs	r2, r3
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800df8e:	2300      	movs	r3, #0
}
 800df90:	4618      	mov	r0, r3
 800df92:	3714      	adds	r7, #20
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	b004      	add	sp, #16
 800df9c:	4770      	bx	lr
 800df9e:	bf00      	nop
 800dfa0:	ffff8100 	.word	0xffff8100

0800dfa4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800dfa4:	b480      	push	{r7}
 800dfa6:	b083      	sub	sp, #12
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	370c      	adds	r7, #12
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbc:	4770      	bx	lr

0800dfbe <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800dfbe:	b480      	push	{r7}
 800dfc0:	b083      	sub	sp, #12
 800dfc2:	af00      	add	r7, sp, #0
 800dfc4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	2203      	movs	r2, #3
 800dfca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	370c      	adds	r7, #12
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd8:	4770      	bx	lr

0800dfda <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800dfda:	b480      	push	{r7}
 800dfdc:	b083      	sub	sp, #12
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f003 0303 	and.w	r3, r3, #3
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	370c      	adds	r7, #12
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr
	...

0800dff8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b085      	sub	sp, #20
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e002:	2300      	movs	r3, #0
 800e004:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	681a      	ldr	r2, [r3, #0]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e016:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e01c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e022:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e024:	68fa      	ldr	r2, [r7, #12]
 800e026:	4313      	orrs	r3, r2
 800e028:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	68da      	ldr	r2, [r3, #12]
 800e02e:	4b06      	ldr	r3, [pc, #24]	@ (800e048 <SDMMC_SendCommand+0x50>)
 800e030:	4013      	ands	r3, r2
 800e032:	68fa      	ldr	r2, [r7, #12]
 800e034:	431a      	orrs	r2, r3
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e03a:	2300      	movs	r3, #0
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3714      	adds	r7, #20
 800e040:	46bd      	mov	sp, r7
 800e042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e046:	4770      	bx	lr
 800e048:	fffff000 	.word	0xfffff000

0800e04c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800e04c:	b480      	push	{r7}
 800e04e:	b083      	sub	sp, #12
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	691b      	ldr	r3, [r3, #16]
 800e058:	b2db      	uxtb	r3, r3
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	370c      	adds	r7, #12
 800e05e:	46bd      	mov	sp, r7
 800e060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e064:	4770      	bx	lr

0800e066 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800e066:	b480      	push	{r7}
 800e068:	b085      	sub	sp, #20
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
 800e06e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	3314      	adds	r3, #20
 800e074:	461a      	mov	r2, r3
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	4413      	add	r3, r2
 800e07a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681b      	ldr	r3, [r3, #0]
}  
 800e080:	4618      	mov	r0, r3
 800e082:	3714      	adds	r7, #20
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b085      	sub	sp, #20
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e096:	2300      	movs	r3, #0
 800e098:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	681a      	ldr	r2, [r3, #0]
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	685a      	ldr	r2, [r3, #4]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0b2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e0b8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e0be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e0c0:	68fa      	ldr	r2, [r7, #12]
 800e0c2:	4313      	orrs	r3, r2
 800e0c4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ca:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	431a      	orrs	r2, r3
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e0d6:	2300      	movs	r3, #0

}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3714      	adds	r7, #20
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr

0800e0e4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b088      	sub	sp, #32
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
 800e0ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e0f2:	2310      	movs	r3, #16
 800e0f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0f6:	2340      	movs	r3, #64	@ 0x40
 800e0f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e102:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e104:	f107 0308 	add.w	r3, r7, #8
 800e108:	4619      	mov	r1, r3
 800e10a:	6878      	ldr	r0, [r7, #4]
 800e10c:	f7ff ff74 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800e110:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e114:	2110      	movs	r1, #16
 800e116:	6878      	ldr	r0, [r7, #4]
 800e118:	f000 fa1a 	bl	800e550 <SDMMC_GetCmdResp1>
 800e11c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e11e:	69fb      	ldr	r3, [r7, #28]
}
 800e120:	4618      	mov	r0, r3
 800e122:	3720      	adds	r7, #32
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}

0800e128 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b088      	sub	sp, #32
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
 800e130:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e136:	2311      	movs	r3, #17
 800e138:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e13a:	2340      	movs	r3, #64	@ 0x40
 800e13c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e13e:	2300      	movs	r3, #0
 800e140:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e146:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e148:	f107 0308 	add.w	r3, r7, #8
 800e14c:	4619      	mov	r1, r3
 800e14e:	6878      	ldr	r0, [r7, #4]
 800e150:	f7ff ff52 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e154:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e158:	2111      	movs	r1, #17
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f000 f9f8 	bl	800e550 <SDMMC_GetCmdResp1>
 800e160:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e162:	69fb      	ldr	r3, [r7, #28]
}
 800e164:	4618      	mov	r0, r3
 800e166:	3720      	adds	r7, #32
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b088      	sub	sp, #32
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e17a:	2312      	movs	r3, #18
 800e17c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e17e:	2340      	movs	r3, #64	@ 0x40
 800e180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e182:	2300      	movs	r3, #0
 800e184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e18a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e18c:	f107 0308 	add.w	r3, r7, #8
 800e190:	4619      	mov	r1, r3
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f7ff ff30 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e19c:	2112      	movs	r1, #18
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f000 f9d6 	bl	800e550 <SDMMC_GetCmdResp1>
 800e1a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1a6:	69fb      	ldr	r3, [r7, #28]
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3720      	adds	r7, #32
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}

0800e1b0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b088      	sub	sp, #32
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e1be:	2318      	movs	r3, #24
 800e1c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e1c2:	2340      	movs	r3, #64	@ 0x40
 800e1c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e1ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1d0:	f107 0308 	add.w	r3, r7, #8
 800e1d4:	4619      	mov	r1, r3
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f7ff ff0e 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e1dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e1e0:	2118      	movs	r1, #24
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f000 f9b4 	bl	800e550 <SDMMC_GetCmdResp1>
 800e1e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1ea:	69fb      	ldr	r3, [r7, #28]
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3720      	adds	r7, #32
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}

0800e1f4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e202:	2319      	movs	r3, #25
 800e204:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e206:	2340      	movs	r3, #64	@ 0x40
 800e208:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e20a:	2300      	movs	r3, #0
 800e20c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e20e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e212:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e214:	f107 0308 	add.w	r3, r7, #8
 800e218:	4619      	mov	r1, r3
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f7ff feec 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e220:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e224:	2119      	movs	r1, #25
 800e226:	6878      	ldr	r0, [r7, #4]
 800e228:	f000 f992 	bl	800e550 <SDMMC_GetCmdResp1>
 800e22c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e22e:	69fb      	ldr	r3, [r7, #28]
}
 800e230:	4618      	mov	r0, r3
 800e232:	3720      	adds	r7, #32
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}

0800e238 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b088      	sub	sp, #32
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e240:	2300      	movs	r3, #0
 800e242:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e244:	230c      	movs	r3, #12
 800e246:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e248:	2340      	movs	r3, #64	@ 0x40
 800e24a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e24c:	2300      	movs	r3, #0
 800e24e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e250:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e254:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e256:	f107 0308 	add.w	r3, r7, #8
 800e25a:	4619      	mov	r1, r3
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f7ff fecb 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800e262:	4a05      	ldr	r2, [pc, #20]	@ (800e278 <SDMMC_CmdStopTransfer+0x40>)
 800e264:	210c      	movs	r1, #12
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 f972 	bl	800e550 <SDMMC_GetCmdResp1>
 800e26c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e26e:	69fb      	ldr	r3, [r7, #28]
}
 800e270:	4618      	mov	r0, r3
 800e272:	3720      	adds	r7, #32
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}
 800e278:	05f5e100 	.word	0x05f5e100

0800e27c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b08a      	sub	sp, #40	@ 0x28
 800e280:	af00      	add	r7, sp, #0
 800e282:	60f8      	str	r0, [r7, #12]
 800e284:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e28c:	2307      	movs	r3, #7
 800e28e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e290:	2340      	movs	r3, #64	@ 0x40
 800e292:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e294:	2300      	movs	r3, #0
 800e296:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e29c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e29e:	f107 0310 	add.w	r3, r7, #16
 800e2a2:	4619      	mov	r1, r3
 800e2a4:	68f8      	ldr	r0, [r7, #12]
 800e2a6:	f7ff fea7 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800e2aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2ae:	2107      	movs	r1, #7
 800e2b0:	68f8      	ldr	r0, [r7, #12]
 800e2b2:	f000 f94d 	bl	800e550 <SDMMC_GetCmdResp1>
 800e2b6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800e2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	3728      	adds	r7, #40	@ 0x28
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	bd80      	pop	{r7, pc}

0800e2c2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800e2c2:	b580      	push	{r7, lr}
 800e2c4:	b088      	sub	sp, #32
 800e2c6:	af00      	add	r7, sp, #0
 800e2c8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e2e0:	f107 0308 	add.w	r3, r7, #8
 800e2e4:	4619      	mov	r1, r3
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f7ff fe86 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f000 fb67 	bl	800e9c0 <SDMMC_GetCmdError>
 800e2f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2f4:	69fb      	ldr	r3, [r7, #28]
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3720      	adds	r7, #32
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}

0800e2fe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800e2fe:	b580      	push	{r7, lr}
 800e300:	b088      	sub	sp, #32
 800e302:	af00      	add	r7, sp, #0
 800e304:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e306:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800e30a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e30c:	2308      	movs	r3, #8
 800e30e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e310:	2340      	movs	r3, #64	@ 0x40
 800e312:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e314:	2300      	movs	r3, #0
 800e316:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e31c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e31e:	f107 0308 	add.w	r3, r7, #8
 800e322:	4619      	mov	r1, r3
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f7ff fe67 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f000 fafa 	bl	800e924 <SDMMC_GetCmdResp7>
 800e330:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e332:	69fb      	ldr	r3, [r7, #28]
}
 800e334:	4618      	mov	r0, r3
 800e336:	3720      	adds	r7, #32
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b088      	sub	sp, #32
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
 800e344:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e34a:	2337      	movs	r3, #55	@ 0x37
 800e34c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e34e:	2340      	movs	r3, #64	@ 0x40
 800e350:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e352:	2300      	movs	r3, #0
 800e354:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e356:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e35a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e35c:	f107 0308 	add.w	r3, r7, #8
 800e360:	4619      	mov	r1, r3
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7ff fe48 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800e368:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e36c:	2137      	movs	r1, #55	@ 0x37
 800e36e:	6878      	ldr	r0, [r7, #4]
 800e370:	f000 f8ee 	bl	800e550 <SDMMC_GetCmdResp1>
 800e374:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e376:	69fb      	ldr	r3, [r7, #28]
}
 800e378:	4618      	mov	r0, r3
 800e37a:	3720      	adds	r7, #32
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}

0800e380 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b088      	sub	sp, #32
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e38a:	683a      	ldr	r2, [r7, #0]
 800e38c:	4b0d      	ldr	r3, [pc, #52]	@ (800e3c4 <SDMMC_CmdAppOperCommand+0x44>)
 800e38e:	4313      	orrs	r3, r2
 800e390:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e392:	2329      	movs	r3, #41	@ 0x29
 800e394:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e396:	2340      	movs	r3, #64	@ 0x40
 800e398:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e39a:	2300      	movs	r3, #0
 800e39c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e39e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3a4:	f107 0308 	add.w	r3, r7, #8
 800e3a8:	4619      	mov	r1, r3
 800e3aa:	6878      	ldr	r0, [r7, #4]
 800e3ac:	f7ff fe24 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f000 fa03 	bl	800e7bc <SDMMC_GetCmdResp3>
 800e3b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3b8:	69fb      	ldr	r3, [r7, #28]
}
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	3720      	adds	r7, #32
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	80100000 	.word	0x80100000

0800e3c8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b088      	sub	sp, #32
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
 800e3d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e3d2:	683b      	ldr	r3, [r7, #0]
 800e3d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e3d6:	2306      	movs	r3, #6
 800e3d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e3da:	2340      	movs	r3, #64	@ 0x40
 800e3dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e3de:	2300      	movs	r3, #0
 800e3e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3e8:	f107 0308 	add.w	r3, r7, #8
 800e3ec:	4619      	mov	r1, r3
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f7ff fe02 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800e3f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e3f8:	2106      	movs	r1, #6
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 f8a8 	bl	800e550 <SDMMC_GetCmdResp1>
 800e400:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e402:	69fb      	ldr	r3, [r7, #28]
}
 800e404:	4618      	mov	r0, r3
 800e406:	3720      	adds	r7, #32
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}

0800e40c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b088      	sub	sp, #32
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e414:	2300      	movs	r3, #0
 800e416:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e418:	2333      	movs	r3, #51	@ 0x33
 800e41a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e41c:	2340      	movs	r3, #64	@ 0x40
 800e41e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e420:	2300      	movs	r3, #0
 800e422:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e428:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e42a:	f107 0308 	add.w	r3, r7, #8
 800e42e:	4619      	mov	r1, r3
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f7ff fde1 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800e436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e43a:	2133      	movs	r1, #51	@ 0x33
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	f000 f887 	bl	800e550 <SDMMC_GetCmdResp1>
 800e442:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e444:	69fb      	ldr	r3, [r7, #28]
}
 800e446:	4618      	mov	r0, r3
 800e448:	3720      	adds	r7, #32
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}

0800e44e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e44e:	b580      	push	{r7, lr}
 800e450:	b088      	sub	sp, #32
 800e452:	af00      	add	r7, sp, #0
 800e454:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e456:	2300      	movs	r3, #0
 800e458:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e45a:	2302      	movs	r3, #2
 800e45c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e45e:	23c0      	movs	r3, #192	@ 0xc0
 800e460:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e462:	2300      	movs	r3, #0
 800e464:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e46a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e46c:	f107 0308 	add.w	r3, r7, #8
 800e470:	4619      	mov	r1, r3
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f7ff fdc0 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f000 f957 	bl	800e72c <SDMMC_GetCmdResp2>
 800e47e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e480:	69fb      	ldr	r3, [r7, #28]
}
 800e482:	4618      	mov	r0, r3
 800e484:	3720      	adds	r7, #32
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}

0800e48a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e48a:	b580      	push	{r7, lr}
 800e48c:	b088      	sub	sp, #32
 800e48e:	af00      	add	r7, sp, #0
 800e490:	6078      	str	r0, [r7, #4]
 800e492:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e498:	2309      	movs	r3, #9
 800e49a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e49c:	23c0      	movs	r3, #192	@ 0xc0
 800e49e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e4a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e4a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e4aa:	f107 0308 	add.w	r3, r7, #8
 800e4ae:	4619      	mov	r1, r3
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f7ff fda1 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f000 f938 	bl	800e72c <SDMMC_GetCmdResp2>
 800e4bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4be:	69fb      	ldr	r3, [r7, #28]
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3720      	adds	r7, #32
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b088      	sub	sp, #32
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e4d6:	2303      	movs	r3, #3
 800e4d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e4da:	2340      	movs	r3, #64	@ 0x40
 800e4dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e4e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e4e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e4e8:	f107 0308 	add.w	r3, r7, #8
 800e4ec:	4619      	mov	r1, r3
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f7ff fd82 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e4f4:	683a      	ldr	r2, [r7, #0]
 800e4f6:	2103      	movs	r1, #3
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 f99d 	bl	800e838 <SDMMC_GetCmdResp6>
 800e4fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e500:	69fb      	ldr	r3, [r7, #28]
}
 800e502:	4618      	mov	r0, r3
 800e504:	3720      	adds	r7, #32
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e50a:	b580      	push	{r7, lr}
 800e50c:	b088      	sub	sp, #32
 800e50e:	af00      	add	r7, sp, #0
 800e510:	6078      	str	r0, [r7, #4]
 800e512:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e518:	230d      	movs	r3, #13
 800e51a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e51c:	2340      	movs	r3, #64	@ 0x40
 800e51e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e520:	2300      	movs	r3, #0
 800e522:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e524:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e528:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e52a:	f107 0308 	add.w	r3, r7, #8
 800e52e:	4619      	mov	r1, r3
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f7ff fd61 	bl	800dff8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e53a:	210d      	movs	r1, #13
 800e53c:	6878      	ldr	r0, [r7, #4]
 800e53e:	f000 f807 	bl	800e550 <SDMMC_GetCmdResp1>
 800e542:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e544:	69fb      	ldr	r3, [r7, #28]
}
 800e546:	4618      	mov	r0, r3
 800e548:	3720      	adds	r7, #32
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}
	...

0800e550 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b088      	sub	sp, #32
 800e554:	af00      	add	r7, sp, #0
 800e556:	60f8      	str	r0, [r7, #12]
 800e558:	460b      	mov	r3, r1
 800e55a:	607a      	str	r2, [r7, #4]
 800e55c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e55e:	4b70      	ldr	r3, [pc, #448]	@ (800e720 <SDMMC_GetCmdResp1+0x1d0>)
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	4a70      	ldr	r2, [pc, #448]	@ (800e724 <SDMMC_GetCmdResp1+0x1d4>)
 800e564:	fba2 2303 	umull	r2, r3, r2, r3
 800e568:	0a5a      	lsrs	r2, r3, #9
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	fb02 f303 	mul.w	r3, r2, r3
 800e570:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e572:	69fb      	ldr	r3, [r7, #28]
 800e574:	1e5a      	subs	r2, r3, #1
 800e576:	61fa      	str	r2, [r7, #28]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d102      	bne.n	800e582 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e57c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e580:	e0c9      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e586:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e588:	69bb      	ldr	r3, [r7, #24]
 800e58a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d0ef      	beq.n	800e572 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e592:	69bb      	ldr	r3, [r7, #24]
 800e594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d1ea      	bne.n	800e572 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5a0:	f003 0304 	and.w	r3, r3, #4
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d004      	beq.n	800e5b2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2204      	movs	r2, #4
 800e5ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e5ae:	2304      	movs	r3, #4
 800e5b0:	e0b1      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5b6:	f003 0301 	and.w	r3, r3, #1
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d004      	beq.n	800e5c8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	e0a6      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	22c5      	movs	r2, #197	@ 0xc5
 800e5cc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e5ce:	68f8      	ldr	r0, [r7, #12]
 800e5d0:	f7ff fd3c 	bl	800e04c <SDMMC_GetCommandResponse>
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	461a      	mov	r2, r3
 800e5d8:	7afb      	ldrb	r3, [r7, #11]
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d001      	beq.n	800e5e2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	e099      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e5e2:	2100      	movs	r1, #0
 800e5e4:	68f8      	ldr	r0, [r7, #12]
 800e5e6:	f7ff fd3e 	bl	800e066 <SDMMC_GetResponse>
 800e5ea:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e5ec:	697a      	ldr	r2, [r7, #20]
 800e5ee:	4b4e      	ldr	r3, [pc, #312]	@ (800e728 <SDMMC_GetCmdResp1+0x1d8>)
 800e5f0:	4013      	ands	r3, r2
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d101      	bne.n	800e5fa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	e08d      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e5fa:	697b      	ldr	r3, [r7, #20]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	da02      	bge.n	800e606 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e600:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e604:	e087      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d001      	beq.n	800e614 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e610:	2340      	movs	r3, #64	@ 0x40
 800e612:	e080      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e614:	697b      	ldr	r3, [r7, #20]
 800e616:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d001      	beq.n	800e622 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e61e:	2380      	movs	r3, #128	@ 0x80
 800e620:	e079      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e622:	697b      	ldr	r3, [r7, #20]
 800e624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d002      	beq.n	800e632 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e62c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e630:	e071      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e632:	697b      	ldr	r3, [r7, #20]
 800e634:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d002      	beq.n	800e642 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e63c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e640:	e069      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e642:	697b      	ldr	r3, [r7, #20]
 800e644:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d002      	beq.n	800e652 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e64c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e650:	e061      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e652:	697b      	ldr	r3, [r7, #20]
 800e654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d002      	beq.n	800e662 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e65c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e660:	e059      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e662:	697b      	ldr	r3, [r7, #20]
 800e664:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d002      	beq.n	800e672 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e66c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e670:	e051      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e672:	697b      	ldr	r3, [r7, #20]
 800e674:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d002      	beq.n	800e682 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e67c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e680:	e049      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d002      	beq.n	800e692 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e68c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e690:	e041      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d002      	beq.n	800e6a2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e69c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e6a0:	e039      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e6a2:	697b      	ldr	r3, [r7, #20]
 800e6a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d002      	beq.n	800e6b2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e6ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e6b0:	e031      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d002      	beq.n	800e6c2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e6bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e6c0:	e029      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d002      	beq.n	800e6d2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e6cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e6d0:	e021      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e6d2:	697b      	ldr	r3, [r7, #20]
 800e6d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d002      	beq.n	800e6e2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e6dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e6e0:	e019      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d002      	beq.n	800e6f2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e6ec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e6f0:	e011      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d002      	beq.n	800e702 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e6fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e700:	e009      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e702:	697b      	ldr	r3, [r7, #20]
 800e704:	f003 0308 	and.w	r3, r3, #8
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d002      	beq.n	800e712 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e70c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e710:	e001      	b.n	800e716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e712:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e716:	4618      	mov	r0, r3
 800e718:	3720      	adds	r7, #32
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}
 800e71e:	bf00      	nop
 800e720:	20000004 	.word	0x20000004
 800e724:	10624dd3 	.word	0x10624dd3
 800e728:	fdffe008 	.word	0xfdffe008

0800e72c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e72c:	b480      	push	{r7}
 800e72e:	b085      	sub	sp, #20
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e734:	4b1f      	ldr	r3, [pc, #124]	@ (800e7b4 <SDMMC_GetCmdResp2+0x88>)
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	4a1f      	ldr	r2, [pc, #124]	@ (800e7b8 <SDMMC_GetCmdResp2+0x8c>)
 800e73a:	fba2 2303 	umull	r2, r3, r2, r3
 800e73e:	0a5b      	lsrs	r3, r3, #9
 800e740:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e744:	fb02 f303 	mul.w	r3, r2, r3
 800e748:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	1e5a      	subs	r2, r3, #1
 800e74e:	60fa      	str	r2, [r7, #12]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d102      	bne.n	800e75a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e754:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e758:	e026      	b.n	800e7a8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e75e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e760:	68bb      	ldr	r3, [r7, #8]
 800e762:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e766:	2b00      	cmp	r3, #0
 800e768:	d0ef      	beq.n	800e74a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e76a:	68bb      	ldr	r3, [r7, #8]
 800e76c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e770:	2b00      	cmp	r3, #0
 800e772:	d1ea      	bne.n	800e74a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e778:	f003 0304 	and.w	r3, r3, #4
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2204      	movs	r2, #4
 800e784:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e786:	2304      	movs	r3, #4
 800e788:	e00e      	b.n	800e7a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e78e:	f003 0301 	and.w	r3, r3, #1
 800e792:	2b00      	cmp	r3, #0
 800e794:	d004      	beq.n	800e7a0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2201      	movs	r2, #1
 800e79a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e79c:	2301      	movs	r3, #1
 800e79e:	e003      	b.n	800e7a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	22c5      	movs	r2, #197	@ 0xc5
 800e7a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e7a6:	2300      	movs	r3, #0
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3714      	adds	r7, #20
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b2:	4770      	bx	lr
 800e7b4:	20000004 	.word	0x20000004
 800e7b8:	10624dd3 	.word	0x10624dd3

0800e7bc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	b085      	sub	sp, #20
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e7c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e830 <SDMMC_GetCmdResp3+0x74>)
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	4a1a      	ldr	r2, [pc, #104]	@ (800e834 <SDMMC_GetCmdResp3+0x78>)
 800e7ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e7ce:	0a5b      	lsrs	r3, r3, #9
 800e7d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e7d4:	fb02 f303 	mul.w	r3, r2, r3
 800e7d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	1e5a      	subs	r2, r3, #1
 800e7de:	60fa      	str	r2, [r7, #12]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d102      	bne.n	800e7ea <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e7e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e7e8:	e01b      	b.n	800e822 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d0ef      	beq.n	800e7da <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e800:	2b00      	cmp	r3, #0
 800e802:	d1ea      	bne.n	800e7da <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e808:	f003 0304 	and.w	r3, r3, #4
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d004      	beq.n	800e81a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2204      	movs	r2, #4
 800e814:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e816:	2304      	movs	r3, #4
 800e818:	e003      	b.n	800e822 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	22c5      	movs	r2, #197	@ 0xc5
 800e81e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e820:	2300      	movs	r3, #0
}
 800e822:	4618      	mov	r0, r3
 800e824:	3714      	adds	r7, #20
 800e826:	46bd      	mov	sp, r7
 800e828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82c:	4770      	bx	lr
 800e82e:	bf00      	nop
 800e830:	20000004 	.word	0x20000004
 800e834:	10624dd3 	.word	0x10624dd3

0800e838 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b088      	sub	sp, #32
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	60f8      	str	r0, [r7, #12]
 800e840:	460b      	mov	r3, r1
 800e842:	607a      	str	r2, [r7, #4]
 800e844:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e846:	4b35      	ldr	r3, [pc, #212]	@ (800e91c <SDMMC_GetCmdResp6+0xe4>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	4a35      	ldr	r2, [pc, #212]	@ (800e920 <SDMMC_GetCmdResp6+0xe8>)
 800e84c:	fba2 2303 	umull	r2, r3, r2, r3
 800e850:	0a5b      	lsrs	r3, r3, #9
 800e852:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e856:	fb02 f303 	mul.w	r3, r2, r3
 800e85a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800e85c:	69fb      	ldr	r3, [r7, #28]
 800e85e:	1e5a      	subs	r2, r3, #1
 800e860:	61fa      	str	r2, [r7, #28]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d102      	bne.n	800e86c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e866:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e86a:	e052      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e870:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e872:	69bb      	ldr	r3, [r7, #24]
 800e874:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d0ef      	beq.n	800e85c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e87c:	69bb      	ldr	r3, [r7, #24]
 800e87e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e882:	2b00      	cmp	r3, #0
 800e884:	d1ea      	bne.n	800e85c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e88a:	f003 0304 	and.w	r3, r3, #4
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d004      	beq.n	800e89c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	2204      	movs	r2, #4
 800e896:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e898:	2304      	movs	r3, #4
 800e89a:	e03a      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8a0:	f003 0301 	and.w	r3, r3, #1
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d004      	beq.n	800e8b2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2201      	movs	r2, #1
 800e8ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	e02f      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e8b2:	68f8      	ldr	r0, [r7, #12]
 800e8b4:	f7ff fbca 	bl	800e04c <SDMMC_GetCommandResponse>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	7afb      	ldrb	r3, [r7, #11]
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d001      	beq.n	800e8c6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	e025      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	22c5      	movs	r2, #197	@ 0xc5
 800e8ca:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	68f8      	ldr	r0, [r7, #12]
 800e8d0:	f7ff fbc9 	bl	800e066 <SDMMC_GetResponse>
 800e8d4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e8d6:	697b      	ldr	r3, [r7, #20]
 800e8d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d106      	bne.n	800e8ee <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800e8e0:	697b      	ldr	r3, [r7, #20]
 800e8e2:	0c1b      	lsrs	r3, r3, #16
 800e8e4:	b29a      	uxth	r2, r3
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	e011      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e8ee:	697b      	ldr	r3, [r7, #20]
 800e8f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d002      	beq.n	800e8fe <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e8f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e8fc:	e009      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e904:	2b00      	cmp	r3, #0
 800e906:	d002      	beq.n	800e90e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e908:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e90c:	e001      	b.n	800e912 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e90e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e912:	4618      	mov	r0, r3
 800e914:	3720      	adds	r7, #32
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	20000004 	.word	0x20000004
 800e920:	10624dd3 	.word	0x10624dd3

0800e924 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e924:	b480      	push	{r7}
 800e926:	b085      	sub	sp, #20
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e92c:	4b22      	ldr	r3, [pc, #136]	@ (800e9b8 <SDMMC_GetCmdResp7+0x94>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	4a22      	ldr	r2, [pc, #136]	@ (800e9bc <SDMMC_GetCmdResp7+0x98>)
 800e932:	fba2 2303 	umull	r2, r3, r2, r3
 800e936:	0a5b      	lsrs	r3, r3, #9
 800e938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e93c:	fb02 f303 	mul.w	r3, r2, r3
 800e940:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	1e5a      	subs	r2, r3, #1
 800e946:	60fa      	str	r2, [r7, #12]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d102      	bne.n	800e952 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e94c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e950:	e02c      	b.n	800e9ac <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e956:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d0ef      	beq.n	800e942 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800e962:	68bb      	ldr	r3, [r7, #8]
 800e964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d1ea      	bne.n	800e942 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e970:	f003 0304 	and.w	r3, r3, #4
 800e974:	2b00      	cmp	r3, #0
 800e976:	d004      	beq.n	800e982 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2204      	movs	r2, #4
 800e97c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e97e:	2304      	movs	r3, #4
 800e980:	e014      	b.n	800e9ac <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e986:	f003 0301 	and.w	r3, r3, #1
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d004      	beq.n	800e998 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2201      	movs	r2, #1
 800e992:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e994:	2301      	movs	r3, #1
 800e996:	e009      	b.n	800e9ac <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e99c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d002      	beq.n	800e9aa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	2240      	movs	r2, #64	@ 0x40
 800e9a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e9aa:	2300      	movs	r3, #0
  
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	3714      	adds	r7, #20
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b6:	4770      	bx	lr
 800e9b8:	20000004 	.word	0x20000004
 800e9bc:	10624dd3 	.word	0x10624dd3

0800e9c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b085      	sub	sp, #20
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e9c8:	4b11      	ldr	r3, [pc, #68]	@ (800ea10 <SDMMC_GetCmdError+0x50>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a11      	ldr	r2, [pc, #68]	@ (800ea14 <SDMMC_GetCmdError+0x54>)
 800e9ce:	fba2 2303 	umull	r2, r3, r2, r3
 800e9d2:	0a5b      	lsrs	r3, r3, #9
 800e9d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e9d8:	fb02 f303 	mul.w	r3, r2, r3
 800e9dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	1e5a      	subs	r2, r3, #1
 800e9e2:	60fa      	str	r2, [r7, #12]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d102      	bne.n	800e9ee <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e9e8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e9ec:	e009      	b.n	800ea02 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d0f1      	beq.n	800e9de <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	22c5      	movs	r2, #197	@ 0xc5
 800e9fe:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800ea00:	2300      	movs	r3, #0
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3714      	adds	r7, #20
 800ea06:	46bd      	mov	sp, r7
 800ea08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0c:	4770      	bx	lr
 800ea0e:	bf00      	nop
 800ea10:	20000004 	.word	0x20000004
 800ea14:	10624dd3 	.word	0x10624dd3

0800ea18 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ea1c:	4904      	ldr	r1, [pc, #16]	@ (800ea30 <MX_FATFS_Init+0x18>)
 800ea1e:	4805      	ldr	r0, [pc, #20]	@ (800ea34 <MX_FATFS_Init+0x1c>)
 800ea20:	f000 fa96 	bl	800ef50 <FATFS_LinkDriver>
 800ea24:	4603      	mov	r3, r0
 800ea26:	461a      	mov	r2, r3
 800ea28:	4b03      	ldr	r3, [pc, #12]	@ (800ea38 <MX_FATFS_Init+0x20>)
 800ea2a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ea2c:	bf00      	nop
 800ea2e:	bd80      	pop	{r7, pc}
 800ea30:	20003240 	.word	0x20003240
 800ea34:	08016754 	.word	0x08016754
 800ea38:	2000323c 	.word	0x2000323c

0800ea3c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ea42:	2300      	movs	r3, #0
 800ea44:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ea46:	f000 f87b 	bl	800eb40 <BSP_SD_IsDetected>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	2b01      	cmp	r3, #1
 800ea4e:	d001      	beq.n	800ea54 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800ea50:	2302      	movs	r3, #2
 800ea52:	e012      	b.n	800ea7a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800ea54:	480b      	ldr	r0, [pc, #44]	@ (800ea84 <BSP_SD_Init+0x48>)
 800ea56:	f7fa fd03 	bl	8009460 <HAL_SD_Init>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ea5e:	79fb      	ldrb	r3, [r7, #7]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d109      	bne.n	800ea78 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800ea64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ea68:	4806      	ldr	r0, [pc, #24]	@ (800ea84 <BSP_SD_Init+0x48>)
 800ea6a:	f7fb f94b 	bl	8009d04 <HAL_SD_ConfigWideBusOperation>
 800ea6e:	4603      	mov	r3, r0
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d001      	beq.n	800ea78 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ea74:	2301      	movs	r3, #1
 800ea76:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ea78:	79fb      	ldrb	r3, [r7, #7]
}
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	3708      	adds	r7, #8
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	20002ddc 	.word	0x20002ddc

0800ea88 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b086      	sub	sp, #24
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	60f8      	str	r0, [r7, #12]
 800ea90:	60b9      	str	r1, [r7, #8]
 800ea92:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ea94:	2300      	movs	r3, #0
 800ea96:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	68ba      	ldr	r2, [r7, #8]
 800ea9c:	68f9      	ldr	r1, [r7, #12]
 800ea9e:	4806      	ldr	r0, [pc, #24]	@ (800eab8 <BSP_SD_ReadBlocks_DMA+0x30>)
 800eaa0:	f7fa fd8e 	bl	80095c0 <HAL_SD_ReadBlocks_DMA>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d001      	beq.n	800eaae <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800eaaa:	2301      	movs	r3, #1
 800eaac:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800eaae:	7dfb      	ldrb	r3, [r7, #23]
}
 800eab0:	4618      	mov	r0, r3
 800eab2:	3718      	adds	r7, #24
 800eab4:	46bd      	mov	sp, r7
 800eab6:	bd80      	pop	{r7, pc}
 800eab8:	20002ddc 	.word	0x20002ddc

0800eabc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b086      	sub	sp, #24
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eac8:	2300      	movs	r3, #0
 800eaca:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	68ba      	ldr	r2, [r7, #8]
 800ead0:	68f9      	ldr	r1, [r7, #12]
 800ead2:	4806      	ldr	r0, [pc, #24]	@ (800eaec <BSP_SD_WriteBlocks_DMA+0x30>)
 800ead4:	f7fa fe56 	bl	8009784 <HAL_SD_WriteBlocks_DMA>
 800ead8:	4603      	mov	r3, r0
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d001      	beq.n	800eae2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800eade:	2301      	movs	r3, #1
 800eae0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800eae2:	7dfb      	ldrb	r3, [r7, #23]
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3718      	adds	r7, #24
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}
 800eaec:	20002ddc 	.word	0x20002ddc

0800eaf0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800eaf4:	4805      	ldr	r0, [pc, #20]	@ (800eb0c <BSP_SD_GetCardState+0x1c>)
 800eaf6:	f7fb f99f 	bl	8009e38 <HAL_SD_GetCardState>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b04      	cmp	r3, #4
 800eafe:	bf14      	ite	ne
 800eb00:	2301      	movne	r3, #1
 800eb02:	2300      	moveq	r3, #0
 800eb04:	b2db      	uxtb	r3, r3
}
 800eb06:	4618      	mov	r0, r3
 800eb08:	bd80      	pop	{r7, pc}
 800eb0a:	bf00      	nop
 800eb0c:	20002ddc 	.word	0x20002ddc

0800eb10 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b082      	sub	sp, #8
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800eb18:	6879      	ldr	r1, [r7, #4]
 800eb1a:	4803      	ldr	r0, [pc, #12]	@ (800eb28 <BSP_SD_GetCardInfo+0x18>)
 800eb1c:	f7fb f8c6 	bl	8009cac <HAL_SD_GetCardInfo>
}
 800eb20:	bf00      	nop
 800eb22:	3708      	adds	r7, #8
 800eb24:	46bd      	mov	sp, r7
 800eb26:	bd80      	pop	{r7, pc}
 800eb28:	20002ddc 	.word	0x20002ddc

0800eb2c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b082      	sub	sp, #8
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800eb34:	f000 f9b2 	bl	800ee9c <BSP_SD_ReadCpltCallback>
}
 800eb38:	bf00      	nop
 800eb3a:	3708      	adds	r7, #8
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b082      	sub	sp, #8
 800eb44:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800eb46:	2301      	movs	r3, #1
 800eb48:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800eb4a:	f000 f80b 	bl	800eb64 <BSP_PlatformIsDetected>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d101      	bne.n	800eb58 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800eb54:	2300      	movs	r3, #0
 800eb56:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800eb58:	79fb      	ldrb	r3, [r7, #7]
 800eb5a:	b2db      	uxtb	r3, r3
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	3708      	adds	r7, #8
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800eb6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800eb72:	4806      	ldr	r0, [pc, #24]	@ (800eb8c <BSP_PlatformIsDetected+0x28>)
 800eb74:	f7f7 ff66 	bl	8006a44 <HAL_GPIO_ReadPin>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d001      	beq.n	800eb82 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800eb82:	79fb      	ldrb	r3, [r7, #7]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3708      	adds	r7, #8
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}
 800eb8c:	40020800 	.word	0x40020800

0800eb90 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b084      	sub	sp, #16
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800eb98:	f000 fa26 	bl	800efe8 <osKernelSysTick>
 800eb9c:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800eb9e:	e006      	b.n	800ebae <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eba0:	f7ff ffa6 	bl	800eaf0 <BSP_SD_GetCardState>
 800eba4:	4603      	mov	r3, r0
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d101      	bne.n	800ebae <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	e009      	b.n	800ebc2 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800ebae:	f000 fa1b 	bl	800efe8 <osKernelSysTick>
 800ebb2:	4602      	mov	r2, r0
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	1ad3      	subs	r3, r2, r3
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	429a      	cmp	r2, r3
 800ebbc:	d8f0      	bhi.n	800eba0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ebbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	3710      	adds	r7, #16
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	bd80      	pop	{r7, pc}
	...

0800ebcc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b082      	sub	sp, #8
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ebd6:	4b0b      	ldr	r3, [pc, #44]	@ (800ec04 <SD_CheckStatus+0x38>)
 800ebd8:	2201      	movs	r2, #1
 800ebda:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ebdc:	f7ff ff88 	bl	800eaf0 <BSP_SD_GetCardState>
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d107      	bne.n	800ebf6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ebe6:	4b07      	ldr	r3, [pc, #28]	@ (800ec04 <SD_CheckStatus+0x38>)
 800ebe8:	781b      	ldrb	r3, [r3, #0]
 800ebea:	b2db      	uxtb	r3, r3
 800ebec:	f023 0301 	bic.w	r3, r3, #1
 800ebf0:	b2da      	uxtb	r2, r3
 800ebf2:	4b04      	ldr	r3, [pc, #16]	@ (800ec04 <SD_CheckStatus+0x38>)
 800ebf4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ebf6:	4b03      	ldr	r3, [pc, #12]	@ (800ec04 <SD_CheckStatus+0x38>)
 800ebf8:	781b      	ldrb	r3, [r3, #0]
 800ebfa:	b2db      	uxtb	r3, r3
}
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	3708      	adds	r7, #8
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}
 800ec04:	2000000d 	.word	0x2000000d

0800ec08 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ec08:	b590      	push	{r4, r7, lr}
 800ec0a:	b087      	sub	sp, #28
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	4603      	mov	r3, r0
 800ec10:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800ec12:	4b20      	ldr	r3, [pc, #128]	@ (800ec94 <SD_initialize+0x8c>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800ec18:	f000 f9da 	bl	800efd0 <osKernelRunning>
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d030      	beq.n	800ec84 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800ec22:	f7ff ff0b 	bl	800ea3c <BSP_SD_Init>
 800ec26:	4603      	mov	r3, r0
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d107      	bne.n	800ec3c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800ec2c:	79fb      	ldrb	r3, [r7, #7]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f7ff ffcc 	bl	800ebcc <SD_CheckStatus>
 800ec34:	4603      	mov	r3, r0
 800ec36:	461a      	mov	r2, r3
 800ec38:	4b16      	ldr	r3, [pc, #88]	@ (800ec94 <SD_initialize+0x8c>)
 800ec3a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800ec3c:	4b15      	ldr	r3, [pc, #84]	@ (800ec94 <SD_initialize+0x8c>)
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	b2db      	uxtb	r3, r3
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d01e      	beq.n	800ec84 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800ec46:	4b14      	ldr	r3, [pc, #80]	@ (800ec98 <SD_initialize+0x90>)
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d10e      	bne.n	800ec6c <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800ec4e:	4b13      	ldr	r3, [pc, #76]	@ (800ec9c <SD_initialize+0x94>)
 800ec50:	f107 0408 	add.w	r4, r7, #8
 800ec54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ec56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800ec5a:	f107 0308 	add.w	r3, r7, #8
 800ec5e:	2100      	movs	r1, #0
 800ec60:	4618      	mov	r0, r3
 800ec62:	f000 fa49 	bl	800f0f8 <osMessageCreate>
 800ec66:	4603      	mov	r3, r0
 800ec68:	4a0b      	ldr	r2, [pc, #44]	@ (800ec98 <SD_initialize+0x90>)
 800ec6a:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800ec6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ec98 <SD_initialize+0x90>)
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d107      	bne.n	800ec84 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800ec74:	4b07      	ldr	r3, [pc, #28]	@ (800ec94 <SD_initialize+0x8c>)
 800ec76:	781b      	ldrb	r3, [r3, #0]
 800ec78:	b2db      	uxtb	r3, r3
 800ec7a:	f043 0301 	orr.w	r3, r3, #1
 800ec7e:	b2da      	uxtb	r2, r3
 800ec80:	4b04      	ldr	r3, [pc, #16]	@ (800ec94 <SD_initialize+0x8c>)
 800ec82:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ec84:	4b03      	ldr	r3, [pc, #12]	@ (800ec94 <SD_initialize+0x8c>)
 800ec86:	781b      	ldrb	r3, [r3, #0]
 800ec88:	b2db      	uxtb	r3, r3
}
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	371c      	adds	r7, #28
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	bd90      	pop	{r4, r7, pc}
 800ec92:	bf00      	nop
 800ec94:	2000000d 	.word	0x2000000d
 800ec98:	20003244 	.word	0x20003244
 800ec9c:	08016724 	.word	0x08016724

0800eca0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b082      	sub	sp, #8
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	4603      	mov	r3, r0
 800eca8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ecaa:	79fb      	ldrb	r3, [r7, #7]
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7ff ff8d 	bl	800ebcc <SD_CheckStatus>
 800ecb2:	4603      	mov	r3, r0
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3708      	adds	r7, #8
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b08a      	sub	sp, #40	@ 0x28
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	60b9      	str	r1, [r7, #8]
 800ecc4:	607a      	str	r2, [r7, #4]
 800ecc6:	603b      	str	r3, [r7, #0]
 800ecc8:	4603      	mov	r3, r0
 800ecca:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800eccc:	2301      	movs	r3, #1
 800ecce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ecd2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ecd6:	f7ff ff5b 	bl	800eb90 <SD_CheckStatusWithTimeout>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	da02      	bge.n	800ece6 <SD_read+0x2a>
  {
    return res;
 800ece0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ece4:	e032      	b.n	800ed4c <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800ece6:	683a      	ldr	r2, [r7, #0]
 800ece8:	6879      	ldr	r1, [r7, #4]
 800ecea:	68b8      	ldr	r0, [r7, #8]
 800ecec:	f7ff fecc 	bl	800ea88 <BSP_SD_ReadBlocks_DMA>
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800ecf6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d124      	bne.n	800ed48 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800ecfe:	4b15      	ldr	r3, [pc, #84]	@ (800ed54 <SD_read+0x98>)
 800ed00:	6819      	ldr	r1, [r3, #0]
 800ed02:	f107 0314 	add.w	r3, r7, #20
 800ed06:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f000 fa5c 	bl	800f1c8 <osMessageGet>

    if (event.status == osEventMessage)
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	2b10      	cmp	r3, #16
 800ed14:	d118      	bne.n	800ed48 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800ed16:	69bb      	ldr	r3, [r7, #24]
 800ed18:	2b01      	cmp	r3, #1
 800ed1a:	d115      	bne.n	800ed48 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800ed1c:	f000 f964 	bl	800efe8 <osKernelSysTick>
 800ed20:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ed22:	e008      	b.n	800ed36 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ed24:	f7ff fee4 	bl	800eaf0 <BSP_SD_GetCardState>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d103      	bne.n	800ed36 <SD_read+0x7a>
              {
                res = RES_OK;
 800ed2e:	2300      	movs	r3, #0
 800ed30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800ed34:	e008      	b.n	800ed48 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ed36:	f000 f957 	bl	800efe8 <osKernelSysTick>
 800ed3a:	4602      	mov	r2, r0
 800ed3c:	6a3b      	ldr	r3, [r7, #32]
 800ed3e:	1ad3      	subs	r3, r2, r3
 800ed40:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ed44:	4293      	cmp	r3, r2
 800ed46:	d9ed      	bls.n	800ed24 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800ed48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3728      	adds	r7, #40	@ 0x28
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}
 800ed54:	20003244 	.word	0x20003244

0800ed58 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b08a      	sub	sp, #40	@ 0x28
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	60b9      	str	r1, [r7, #8]
 800ed60:	607a      	str	r2, [r7, #4]
 800ed62:	603b      	str	r3, [r7, #0]
 800ed64:	4603      	mov	r3, r0
 800ed66:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ed6e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ed72:	f7ff ff0d 	bl	800eb90 <SD_CheckStatusWithTimeout>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	da02      	bge.n	800ed82 <SD_write+0x2a>
  {
    return res;
 800ed7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ed80:	e02e      	b.n	800ede0 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ed82:	683a      	ldr	r2, [r7, #0]
 800ed84:	6879      	ldr	r1, [r7, #4]
 800ed86:	68b8      	ldr	r0, [r7, #8]
 800ed88:	f7ff fe98 	bl	800eabc <BSP_SD_WriteBlocks_DMA>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d124      	bne.n	800eddc <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800ed92:	4b15      	ldr	r3, [pc, #84]	@ (800ede8 <SD_write+0x90>)
 800ed94:	6819      	ldr	r1, [r3, #0]
 800ed96:	f107 0314 	add.w	r3, r7, #20
 800ed9a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f000 fa12 	bl	800f1c8 <osMessageGet>

    if (event.status == osEventMessage)
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	2b10      	cmp	r3, #16
 800eda8:	d118      	bne.n	800eddc <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800edaa:	69bb      	ldr	r3, [r7, #24]
 800edac:	2b02      	cmp	r3, #2
 800edae:	d115      	bne.n	800eddc <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800edb0:	f000 f91a 	bl	800efe8 <osKernelSysTick>
 800edb4:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800edb6:	e008      	b.n	800edca <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800edb8:	f7ff fe9a 	bl	800eaf0 <BSP_SD_GetCardState>
 800edbc:	4603      	mov	r3, r0
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d103      	bne.n	800edca <SD_write+0x72>
          {
            res = RES_OK;
 800edc2:	2300      	movs	r3, #0
 800edc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800edc8:	e008      	b.n	800eddc <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800edca:	f000 f90d 	bl	800efe8 <osKernelSysTick>
 800edce:	4602      	mov	r2, r0
 800edd0:	6a3b      	ldr	r3, [r7, #32]
 800edd2:	1ad3      	subs	r3, r2, r3
 800edd4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800edd8:	4293      	cmp	r3, r2
 800edda:	d9ed      	bls.n	800edb8 <SD_write+0x60>
    }

  }
#endif

  return res;
 800eddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	3728      	adds	r7, #40	@ 0x28
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}
 800ede8:	20003244 	.word	0x20003244

0800edec <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b08c      	sub	sp, #48	@ 0x30
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	4603      	mov	r3, r0
 800edf4:	603a      	str	r2, [r7, #0]
 800edf6:	71fb      	strb	r3, [r7, #7]
 800edf8:	460b      	mov	r3, r1
 800edfa:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800edfc:	2301      	movs	r3, #1
 800edfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ee02:	4b25      	ldr	r3, [pc, #148]	@ (800ee98 <SD_ioctl+0xac>)
 800ee04:	781b      	ldrb	r3, [r3, #0]
 800ee06:	b2db      	uxtb	r3, r3
 800ee08:	f003 0301 	and.w	r3, r3, #1
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d001      	beq.n	800ee14 <SD_ioctl+0x28>
 800ee10:	2303      	movs	r3, #3
 800ee12:	e03c      	b.n	800ee8e <SD_ioctl+0xa2>

  switch (cmd)
 800ee14:	79bb      	ldrb	r3, [r7, #6]
 800ee16:	2b03      	cmp	r3, #3
 800ee18:	d834      	bhi.n	800ee84 <SD_ioctl+0x98>
 800ee1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ee20 <SD_ioctl+0x34>)
 800ee1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee20:	0800ee31 	.word	0x0800ee31
 800ee24:	0800ee39 	.word	0x0800ee39
 800ee28:	0800ee51 	.word	0x0800ee51
 800ee2c:	0800ee6b 	.word	0x0800ee6b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ee30:	2300      	movs	r3, #0
 800ee32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ee36:	e028      	b.n	800ee8a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ee38:	f107 030c 	add.w	r3, r7, #12
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7ff fe67 	bl	800eb10 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ee42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ee4e:	e01c      	b.n	800ee8a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ee50:	f107 030c 	add.w	r3, r7, #12
 800ee54:	4618      	mov	r0, r3
 800ee56:	f7ff fe5b 	bl	800eb10 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ee5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee5c:	b29a      	uxth	r2, r3
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ee62:	2300      	movs	r3, #0
 800ee64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ee68:	e00f      	b.n	800ee8a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ee6a:	f107 030c 	add.w	r3, r7, #12
 800ee6e:	4618      	mov	r0, r3
 800ee70:	f7ff fe4e 	bl	800eb10 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ee74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee76:	0a5a      	lsrs	r2, r3, #9
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ee82:	e002      	b.n	800ee8a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ee84:	2304      	movs	r3, #4
 800ee86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800ee8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ee8e:	4618      	mov	r0, r3
 800ee90:	3730      	adds	r7, #48	@ 0x30
 800ee92:	46bd      	mov	sp, r7
 800ee94:	bd80      	pop	{r7, pc}
 800ee96:	bf00      	nop
 800ee98:	2000000d 	.word	0x2000000d

0800ee9c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800eea0:	4b04      	ldr	r3, [pc, #16]	@ (800eeb4 <BSP_SD_ReadCpltCallback+0x18>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	2200      	movs	r2, #0
 800eea6:	2101      	movs	r1, #1
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f000 f94d 	bl	800f148 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800eeae:	bf00      	nop
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	20003244 	.word	0x20003244

0800eeb8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eeb8:	b480      	push	{r7}
 800eeba:	b087      	sub	sp, #28
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	60f8      	str	r0, [r7, #12]
 800eec0:	60b9      	str	r1, [r7, #8]
 800eec2:	4613      	mov	r3, r2
 800eec4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800eec6:	2301      	movs	r3, #1
 800eec8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800eeca:	2300      	movs	r3, #0
 800eecc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800eece:	4b1f      	ldr	r3, [pc, #124]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eed0:	7a5b      	ldrb	r3, [r3, #9]
 800eed2:	b2db      	uxtb	r3, r3
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d131      	bne.n	800ef3c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800eed8:	4b1c      	ldr	r3, [pc, #112]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eeda:	7a5b      	ldrb	r3, [r3, #9]
 800eedc:	b2db      	uxtb	r3, r3
 800eede:	461a      	mov	r2, r3
 800eee0:	4b1a      	ldr	r3, [pc, #104]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eee2:	2100      	movs	r1, #0
 800eee4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800eee6:	4b19      	ldr	r3, [pc, #100]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eee8:	7a5b      	ldrb	r3, [r3, #9]
 800eeea:	b2db      	uxtb	r3, r3
 800eeec:	4a17      	ldr	r2, [pc, #92]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eeee:	009b      	lsls	r3, r3, #2
 800eef0:	4413      	add	r3, r2
 800eef2:	68fa      	ldr	r2, [r7, #12]
 800eef4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800eef6:	4b15      	ldr	r3, [pc, #84]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800eef8:	7a5b      	ldrb	r3, [r3, #9]
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	461a      	mov	r2, r3
 800eefe:	4b13      	ldr	r3, [pc, #76]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800ef00:	4413      	add	r3, r2
 800ef02:	79fa      	ldrb	r2, [r7, #7]
 800ef04:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ef06:	4b11      	ldr	r3, [pc, #68]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800ef08:	7a5b      	ldrb	r3, [r3, #9]
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	1c5a      	adds	r2, r3, #1
 800ef0e:	b2d1      	uxtb	r1, r2
 800ef10:	4a0e      	ldr	r2, [pc, #56]	@ (800ef4c <FATFS_LinkDriverEx+0x94>)
 800ef12:	7251      	strb	r1, [r2, #9]
 800ef14:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ef16:	7dbb      	ldrb	r3, [r7, #22]
 800ef18:	3330      	adds	r3, #48	@ 0x30
 800ef1a:	b2da      	uxtb	r2, r3
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	3301      	adds	r3, #1
 800ef24:	223a      	movs	r2, #58	@ 0x3a
 800ef26:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	3302      	adds	r3, #2
 800ef2c:	222f      	movs	r2, #47	@ 0x2f
 800ef2e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	3303      	adds	r3, #3
 800ef34:	2200      	movs	r2, #0
 800ef36:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ef38:	2300      	movs	r3, #0
 800ef3a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ef3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef3e:	4618      	mov	r0, r3
 800ef40:	371c      	adds	r7, #28
 800ef42:	46bd      	mov	sp, r7
 800ef44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef48:	4770      	bx	lr
 800ef4a:	bf00      	nop
 800ef4c:	20003248 	.word	0x20003248

0800ef50 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ef5a:	2200      	movs	r2, #0
 800ef5c:	6839      	ldr	r1, [r7, #0]
 800ef5e:	6878      	ldr	r0, [r7, #4]
 800ef60:	f7ff ffaa 	bl	800eeb8 <FATFS_LinkDriverEx>
 800ef64:	4603      	mov	r3, r0
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	3708      	adds	r7, #8
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}

0800ef6e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ef6e:	b480      	push	{r7}
 800ef70:	b085      	sub	sp, #20
 800ef72:	af00      	add	r7, sp, #0
 800ef74:	4603      	mov	r3, r0
 800ef76:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ef7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ef80:	2b84      	cmp	r3, #132	@ 0x84
 800ef82:	d005      	beq.n	800ef90 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ef84:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	4413      	add	r3, r2
 800ef8c:	3303      	adds	r3, #3
 800ef8e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ef90:	68fb      	ldr	r3, [r7, #12]
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	3714      	adds	r7, #20
 800ef96:	46bd      	mov	sp, r7
 800ef98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9c:	4770      	bx	lr

0800ef9e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ef9e:	b480      	push	{r7}
 800efa0:	b083      	sub	sp, #12
 800efa2:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efa4:	f3ef 8305 	mrs	r3, IPSR
 800efa8:	607b      	str	r3, [r7, #4]
  return(result);
 800efaa:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800efac:	2b00      	cmp	r3, #0
 800efae:	bf14      	ite	ne
 800efb0:	2301      	movne	r3, #1
 800efb2:	2300      	moveq	r3, #0
 800efb4:	b2db      	uxtb	r3, r3
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	370c      	adds	r7, #12
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr

0800efc2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800efc2:	b580      	push	{r7, lr}
 800efc4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800efc6:	f001 fbb9 	bl	801073c <vTaskStartScheduler>
  
  return osOK;
 800efca:	2300      	movs	r3, #0
}
 800efcc:	4618      	mov	r0, r3
 800efce:	bd80      	pop	{r7, pc}

0800efd0 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800efd0:	b580      	push	{r7, lr}
 800efd2:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800efd4:	f002 f82e 	bl	8011034 <xTaskGetSchedulerState>
 800efd8:	4603      	mov	r3, r0
 800efda:	2b01      	cmp	r3, #1
 800efdc:	d101      	bne.n	800efe2 <osKernelRunning+0x12>
    return 0;
 800efde:	2300      	movs	r3, #0
 800efe0:	e000      	b.n	800efe4 <osKernelRunning+0x14>
  else
    return 1;
 800efe2:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800efec:	f7ff ffd7 	bl	800ef9e <inHandlerMode>
 800eff0:	4603      	mov	r3, r0
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800eff6:	f001 fccd 	bl	8010994 <xTaskGetTickCountFromISR>
 800effa:	4603      	mov	r3, r0
 800effc:	e002      	b.n	800f004 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800effe:	f001 fcb9 	bl	8010974 <xTaskGetTickCount>
 800f002:	4603      	mov	r3, r0
  }
}
 800f004:	4618      	mov	r0, r3
 800f006:	bd80      	pop	{r7, pc}

0800f008 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f00a:	b089      	sub	sp, #36	@ 0x24
 800f00c:	af04      	add	r7, sp, #16
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	695b      	ldr	r3, [r3, #20]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d020      	beq.n	800f05c <osThreadCreate+0x54>
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	699b      	ldr	r3, [r3, #24]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d01c      	beq.n	800f05c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	685c      	ldr	r4, [r3, #4]
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	691e      	ldr	r6, [r3, #16]
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f034:	4618      	mov	r0, r3
 800f036:	f7ff ff9a 	bl	800ef6e <makeFreeRtosPriority>
 800f03a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	695b      	ldr	r3, [r3, #20]
 800f040:	687a      	ldr	r2, [r7, #4]
 800f042:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f044:	9202      	str	r2, [sp, #8]
 800f046:	9301      	str	r3, [sp, #4]
 800f048:	9100      	str	r1, [sp, #0]
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	4632      	mov	r2, r6
 800f04e:	4629      	mov	r1, r5
 800f050:	4620      	mov	r0, r4
 800f052:	f001 f979 	bl	8010348 <xTaskCreateStatic>
 800f056:	4603      	mov	r3, r0
 800f058:	60fb      	str	r3, [r7, #12]
 800f05a:	e01c      	b.n	800f096 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	685c      	ldr	r4, [r3, #4]
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f068:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f070:	4618      	mov	r0, r3
 800f072:	f7ff ff7c 	bl	800ef6e <makeFreeRtosPriority>
 800f076:	4602      	mov	r2, r0
 800f078:	f107 030c 	add.w	r3, r7, #12
 800f07c:	9301      	str	r3, [sp, #4]
 800f07e:	9200      	str	r2, [sp, #0]
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	4632      	mov	r2, r6
 800f084:	4629      	mov	r1, r5
 800f086:	4620      	mov	r0, r4
 800f088:	f001 f9c4 	bl	8010414 <xTaskCreate>
 800f08c:	4603      	mov	r3, r0
 800f08e:	2b01      	cmp	r3, #1
 800f090:	d001      	beq.n	800f096 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f092:	2300      	movs	r3, #0
 800f094:	e000      	b.n	800f098 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f096:	68fb      	ldr	r3, [r7, #12]
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3714      	adds	r7, #20
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f0a0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b084      	sub	sp, #16
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d001      	beq.n	800f0b6 <osDelay+0x16>
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	e000      	b.n	800f0b8 <osDelay+0x18>
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	f001 fb07 	bl	80106cc <vTaskDelay>
  
  return osOK;
 800f0be:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	3710      	adds	r7, #16
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bd80      	pop	{r7, pc}

0800f0c8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b082      	sub	sp, #8
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	685b      	ldr	r3, [r3, #4]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d007      	beq.n	800f0e8 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	685b      	ldr	r3, [r3, #4]
 800f0dc:	4619      	mov	r1, r3
 800f0de:	2001      	movs	r0, #1
 800f0e0:	f000 fb21 	bl	800f726 <xQueueCreateMutexStatic>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	e003      	b.n	800f0f0 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f0e8:	2001      	movs	r0, #1
 800f0ea:	f000 fb04 	bl	800f6f6 <xQueueCreateMutex>
 800f0ee:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	3708      	adds	r7, #8
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	bd80      	pop	{r7, pc}

0800f0f8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f0f8:	b590      	push	{r4, r7, lr}
 800f0fa:	b085      	sub	sp, #20
 800f0fc:	af02      	add	r7, sp, #8
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	689b      	ldr	r3, [r3, #8]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d011      	beq.n	800f12e <osMessageCreate+0x36>
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	68db      	ldr	r3, [r3, #12]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d00d      	beq.n	800f12e <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	6818      	ldr	r0, [r3, #0]
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	6859      	ldr	r1, [r3, #4]
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	689a      	ldr	r2, [r3, #8]
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	68db      	ldr	r3, [r3, #12]
 800f122:	2400      	movs	r4, #0
 800f124:	9400      	str	r4, [sp, #0]
 800f126:	f000 f9e3 	bl	800f4f0 <xQueueGenericCreateStatic>
 800f12a:	4603      	mov	r3, r0
 800f12c:	e008      	b.n	800f140 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	6818      	ldr	r0, [r3, #0]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	685b      	ldr	r3, [r3, #4]
 800f136:	2200      	movs	r2, #0
 800f138:	4619      	mov	r1, r3
 800f13a:	f000 fa60 	bl	800f5fe <xQueueGenericCreate>
 800f13e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800f140:	4618      	mov	r0, r3
 800f142:	370c      	adds	r7, #12
 800f144:	46bd      	mov	sp, r7
 800f146:	bd90      	pop	{r4, r7, pc}

0800f148 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	b086      	sub	sp, #24
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	60f8      	str	r0, [r7, #12]
 800f150:	60b9      	str	r1, [r7, #8]
 800f152:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800f154:	2300      	movs	r3, #0
 800f156:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d101      	bne.n	800f166 <osMessagePut+0x1e>
    ticks = 1;
 800f162:	2301      	movs	r3, #1
 800f164:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800f166:	f7ff ff1a 	bl	800ef9e <inHandlerMode>
 800f16a:	4603      	mov	r3, r0
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d018      	beq.n	800f1a2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800f170:	f107 0210 	add.w	r2, r7, #16
 800f174:	f107 0108 	add.w	r1, r7, #8
 800f178:	2300      	movs	r3, #0
 800f17a:	68f8      	ldr	r0, [r7, #12]
 800f17c:	f000 fbf8 	bl	800f970 <xQueueGenericSendFromISR>
 800f180:	4603      	mov	r3, r0
 800f182:	2b01      	cmp	r3, #1
 800f184:	d001      	beq.n	800f18a <osMessagePut+0x42>
      return osErrorOS;
 800f186:	23ff      	movs	r3, #255	@ 0xff
 800f188:	e018      	b.n	800f1bc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f18a:	693b      	ldr	r3, [r7, #16]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d014      	beq.n	800f1ba <osMessagePut+0x72>
 800f190:	4b0c      	ldr	r3, [pc, #48]	@ (800f1c4 <osMessagePut+0x7c>)
 800f192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f196:	601a      	str	r2, [r3, #0]
 800f198:	f3bf 8f4f 	dsb	sy
 800f19c:	f3bf 8f6f 	isb	sy
 800f1a0:	e00b      	b.n	800f1ba <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800f1a2:	f107 0108 	add.w	r1, r7, #8
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	697a      	ldr	r2, [r7, #20]
 800f1aa:	68f8      	ldr	r0, [r7, #12]
 800f1ac:	f000 fad6 	bl	800f75c <xQueueGenericSend>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	2b01      	cmp	r3, #1
 800f1b4:	d001      	beq.n	800f1ba <osMessagePut+0x72>
      return osErrorOS;
 800f1b6:	23ff      	movs	r3, #255	@ 0xff
 800f1b8:	e000      	b.n	800f1bc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800f1ba:	2300      	movs	r3, #0
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3718      	adds	r7, #24
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}
 800f1c4:	e000ed04 	.word	0xe000ed04

0800f1c8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800f1c8:	b590      	push	{r4, r7, lr}
 800f1ca:	b08b      	sub	sp, #44	@ 0x2c
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	60f8      	str	r0, [r7, #12]
 800f1d0:	60b9      	str	r1, [r7, #8]
 800f1d2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d10a      	bne.n	800f1f8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800f1e2:	2380      	movs	r3, #128	@ 0x80
 800f1e4:	617b      	str	r3, [r7, #20]
    return event;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	461c      	mov	r4, r3
 800f1ea:	f107 0314 	add.w	r3, r7, #20
 800f1ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f1f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f1f6:	e054      	b.n	800f2a2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f206:	d103      	bne.n	800f210 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800f208:	f04f 33ff 	mov.w	r3, #4294967295
 800f20c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f20e:	e009      	b.n	800f224 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d006      	beq.n	800f224 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d101      	bne.n	800f224 <osMessageGet+0x5c>
      ticks = 1;
 800f220:	2301      	movs	r3, #1
 800f222:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f224:	f7ff febb 	bl	800ef9e <inHandlerMode>
 800f228:	4603      	mov	r3, r0
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d01c      	beq.n	800f268 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f22e:	f107 0220 	add.w	r2, r7, #32
 800f232:	f107 0314 	add.w	r3, r7, #20
 800f236:	3304      	adds	r3, #4
 800f238:	4619      	mov	r1, r3
 800f23a:	68b8      	ldr	r0, [r7, #8]
 800f23c:	f000 fed4 	bl	800ffe8 <xQueueReceiveFromISR>
 800f240:	4603      	mov	r3, r0
 800f242:	2b01      	cmp	r3, #1
 800f244:	d102      	bne.n	800f24c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f246:	2310      	movs	r3, #16
 800f248:	617b      	str	r3, [r7, #20]
 800f24a:	e001      	b.n	800f250 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f24c:	2300      	movs	r3, #0
 800f24e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f250:	6a3b      	ldr	r3, [r7, #32]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d01d      	beq.n	800f292 <osMessageGet+0xca>
 800f256:	4b15      	ldr	r3, [pc, #84]	@ (800f2ac <osMessageGet+0xe4>)
 800f258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f25c:	601a      	str	r2, [r3, #0]
 800f25e:	f3bf 8f4f 	dsb	sy
 800f262:	f3bf 8f6f 	isb	sy
 800f266:	e014      	b.n	800f292 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f268:	f107 0314 	add.w	r3, r7, #20
 800f26c:	3304      	adds	r3, #4
 800f26e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f270:	4619      	mov	r1, r3
 800f272:	68b8      	ldr	r0, [r7, #8]
 800f274:	f000 fcb8 	bl	800fbe8 <xQueueReceive>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b01      	cmp	r3, #1
 800f27c:	d102      	bne.n	800f284 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f27e:	2310      	movs	r3, #16
 800f280:	617b      	str	r3, [r7, #20]
 800f282:	e006      	b.n	800f292 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f286:	2b00      	cmp	r3, #0
 800f288:	d101      	bne.n	800f28e <osMessageGet+0xc6>
 800f28a:	2300      	movs	r3, #0
 800f28c:	e000      	b.n	800f290 <osMessageGet+0xc8>
 800f28e:	2340      	movs	r3, #64	@ 0x40
 800f290:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	461c      	mov	r4, r3
 800f296:	f107 0314 	add.w	r3, r7, #20
 800f29a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f29e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f2a2:	68f8      	ldr	r0, [r7, #12]
 800f2a4:	372c      	adds	r7, #44	@ 0x2c
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	bd90      	pop	{r4, r7, pc}
 800f2aa:	bf00      	nop
 800f2ac:	e000ed04 	.word	0xe000ed04

0800f2b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b083      	sub	sp, #12
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	f103 0208 	add.w	r2, r3, #8
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f04f 32ff 	mov.w	r2, #4294967295
 800f2c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f103 0208 	add.w	r2, r3, #8
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f103 0208 	add.w	r2, r3, #8
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f2e4:	bf00      	nop
 800f2e6:	370c      	adds	r7, #12
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b083      	sub	sp, #12
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f2fe:	bf00      	nop
 800f300:	370c      	adds	r7, #12
 800f302:	46bd      	mov	sp, r7
 800f304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f308:	4770      	bx	lr

0800f30a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f30a:	b480      	push	{r7}
 800f30c:	b085      	sub	sp, #20
 800f30e:	af00      	add	r7, sp, #0
 800f310:	6078      	str	r0, [r7, #4]
 800f312:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	685b      	ldr	r3, [r3, #4]
 800f318:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	68fa      	ldr	r2, [r7, #12]
 800f31e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	689a      	ldr	r2, [r3, #8]
 800f324:	683b      	ldr	r3, [r7, #0]
 800f326:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	689b      	ldr	r3, [r3, #8]
 800f32c:	683a      	ldr	r2, [r7, #0]
 800f32e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	683a      	ldr	r2, [r7, #0]
 800f334:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	687a      	ldr	r2, [r7, #4]
 800f33a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	1c5a      	adds	r2, r3, #1
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	601a      	str	r2, [r3, #0]
}
 800f346:	bf00      	nop
 800f348:	3714      	adds	r7, #20
 800f34a:	46bd      	mov	sp, r7
 800f34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f350:	4770      	bx	lr

0800f352 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f352:	b480      	push	{r7}
 800f354:	b085      	sub	sp, #20
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
 800f35a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f368:	d103      	bne.n	800f372 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	691b      	ldr	r3, [r3, #16]
 800f36e:	60fb      	str	r3, [r7, #12]
 800f370:	e00c      	b.n	800f38c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	3308      	adds	r3, #8
 800f376:	60fb      	str	r3, [r7, #12]
 800f378:	e002      	b.n	800f380 <vListInsert+0x2e>
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	60fb      	str	r3, [r7, #12]
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	685b      	ldr	r3, [r3, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	68ba      	ldr	r2, [r7, #8]
 800f388:	429a      	cmp	r2, r3
 800f38a:	d2f6      	bcs.n	800f37a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	685a      	ldr	r2, [r3, #4]
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	683a      	ldr	r2, [r7, #0]
 800f39a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	68fa      	ldr	r2, [r7, #12]
 800f3a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	683a      	ldr	r2, [r7, #0]
 800f3a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	687a      	ldr	r2, [r7, #4]
 800f3ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	1c5a      	adds	r2, r3, #1
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	601a      	str	r2, [r3, #0]
}
 800f3b8:	bf00      	nop
 800f3ba:	3714      	adds	r7, #20
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b085      	sub	sp, #20
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	691b      	ldr	r3, [r3, #16]
 800f3d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	687a      	ldr	r2, [r7, #4]
 800f3d8:	6892      	ldr	r2, [r2, #8]
 800f3da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	689b      	ldr	r3, [r3, #8]
 800f3e0:	687a      	ldr	r2, [r7, #4]
 800f3e2:	6852      	ldr	r2, [r2, #4]
 800f3e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	685b      	ldr	r3, [r3, #4]
 800f3ea:	687a      	ldr	r2, [r7, #4]
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d103      	bne.n	800f3f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	689a      	ldr	r2, [r3, #8]
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	1e5a      	subs	r2, r3, #1
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	681b      	ldr	r3, [r3, #0]
}
 800f40c:	4618      	mov	r0, r3
 800f40e:	3714      	adds	r7, #20
 800f410:	46bd      	mov	sp, r7
 800f412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f416:	4770      	bx	lr

0800f418 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b084      	sub	sp, #16
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
 800f420:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d10d      	bne.n	800f448 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f430:	b672      	cpsid	i
 800f432:	f383 8811 	msr	BASEPRI, r3
 800f436:	f3bf 8f6f 	isb	sy
 800f43a:	f3bf 8f4f 	dsb	sy
 800f43e:	b662      	cpsie	i
 800f440:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f442:	bf00      	nop
 800f444:	bf00      	nop
 800f446:	e7fd      	b.n	800f444 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800f448:	f002 f948 	bl	80116dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	681a      	ldr	r2, [r3, #0]
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f454:	68f9      	ldr	r1, [r7, #12]
 800f456:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f458:	fb01 f303 	mul.w	r3, r1, r3
 800f45c:	441a      	add	r2, r3
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	2200      	movs	r2, #0
 800f466:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	681a      	ldr	r2, [r3, #0]
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f478:	3b01      	subs	r3, #1
 800f47a:	68f9      	ldr	r1, [r7, #12]
 800f47c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f47e:	fb01 f303 	mul.w	r3, r1, r3
 800f482:	441a      	add	r2, r3
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	22ff      	movs	r2, #255	@ 0xff
 800f48c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	22ff      	movs	r2, #255	@ 0xff
 800f494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d114      	bne.n	800f4c8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	691b      	ldr	r3, [r3, #16]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d01a      	beq.n	800f4dc <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	3310      	adds	r3, #16
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	f001 fbf2 	bl	8010c94 <xTaskRemoveFromEventList>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d012      	beq.n	800f4dc <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f4ec <xQueueGenericReset+0xd4>)
 800f4b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4bc:	601a      	str	r2, [r3, #0]
 800f4be:	f3bf 8f4f 	dsb	sy
 800f4c2:	f3bf 8f6f 	isb	sy
 800f4c6:	e009      	b.n	800f4dc <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	3310      	adds	r3, #16
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f7ff feef 	bl	800f2b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	3324      	adds	r3, #36	@ 0x24
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f7ff feea 	bl	800f2b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f4dc:	f002 f934 	bl	8011748 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f4e0:	2301      	movs	r3, #1
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3710      	adds	r7, #16
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	e000ed04 	.word	0xe000ed04

0800f4f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b08e      	sub	sp, #56	@ 0x38
 800f4f4:	af02      	add	r7, sp, #8
 800f4f6:	60f8      	str	r0, [r7, #12]
 800f4f8:	60b9      	str	r1, [r7, #8]
 800f4fa:	607a      	str	r2, [r7, #4]
 800f4fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d10d      	bne.n	800f520 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800f504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f508:	b672      	cpsid	i
 800f50a:	f383 8811 	msr	BASEPRI, r3
 800f50e:	f3bf 8f6f 	isb	sy
 800f512:	f3bf 8f4f 	dsb	sy
 800f516:	b662      	cpsie	i
 800f518:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f51a:	bf00      	nop
 800f51c:	bf00      	nop
 800f51e:	e7fd      	b.n	800f51c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d10d      	bne.n	800f542 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800f526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f52a:	b672      	cpsid	i
 800f52c:	f383 8811 	msr	BASEPRI, r3
 800f530:	f3bf 8f6f 	isb	sy
 800f534:	f3bf 8f4f 	dsb	sy
 800f538:	b662      	cpsie	i
 800f53a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f53c:	bf00      	nop
 800f53e:	bf00      	nop
 800f540:	e7fd      	b.n	800f53e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d002      	beq.n	800f54e <xQueueGenericCreateStatic+0x5e>
 800f548:	68bb      	ldr	r3, [r7, #8]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d001      	beq.n	800f552 <xQueueGenericCreateStatic+0x62>
 800f54e:	2301      	movs	r3, #1
 800f550:	e000      	b.n	800f554 <xQueueGenericCreateStatic+0x64>
 800f552:	2300      	movs	r3, #0
 800f554:	2b00      	cmp	r3, #0
 800f556:	d10d      	bne.n	800f574 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800f558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f55c:	b672      	cpsid	i
 800f55e:	f383 8811 	msr	BASEPRI, r3
 800f562:	f3bf 8f6f 	isb	sy
 800f566:	f3bf 8f4f 	dsb	sy
 800f56a:	b662      	cpsie	i
 800f56c:	623b      	str	r3, [r7, #32]
}
 800f56e:	bf00      	nop
 800f570:	bf00      	nop
 800f572:	e7fd      	b.n	800f570 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d102      	bne.n	800f580 <xQueueGenericCreateStatic+0x90>
 800f57a:	68bb      	ldr	r3, [r7, #8]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d101      	bne.n	800f584 <xQueueGenericCreateStatic+0x94>
 800f580:	2301      	movs	r3, #1
 800f582:	e000      	b.n	800f586 <xQueueGenericCreateStatic+0x96>
 800f584:	2300      	movs	r3, #0
 800f586:	2b00      	cmp	r3, #0
 800f588:	d10d      	bne.n	800f5a6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800f58a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f58e:	b672      	cpsid	i
 800f590:	f383 8811 	msr	BASEPRI, r3
 800f594:	f3bf 8f6f 	isb	sy
 800f598:	f3bf 8f4f 	dsb	sy
 800f59c:	b662      	cpsie	i
 800f59e:	61fb      	str	r3, [r7, #28]
}
 800f5a0:	bf00      	nop
 800f5a2:	bf00      	nop
 800f5a4:	e7fd      	b.n	800f5a2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f5a6:	2348      	movs	r3, #72	@ 0x48
 800f5a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f5aa:	697b      	ldr	r3, [r7, #20]
 800f5ac:	2b48      	cmp	r3, #72	@ 0x48
 800f5ae:	d00d      	beq.n	800f5cc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800f5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5b4:	b672      	cpsid	i
 800f5b6:	f383 8811 	msr	BASEPRI, r3
 800f5ba:	f3bf 8f6f 	isb	sy
 800f5be:	f3bf 8f4f 	dsb	sy
 800f5c2:	b662      	cpsie	i
 800f5c4:	61bb      	str	r3, [r7, #24]
}
 800f5c6:	bf00      	nop
 800f5c8:	bf00      	nop
 800f5ca:	e7fd      	b.n	800f5c8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f5cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d00d      	beq.n	800f5f4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5da:	2201      	movs	r2, #1
 800f5dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f5e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e6:	9300      	str	r3, [sp, #0]
 800f5e8:	4613      	mov	r3, r2
 800f5ea:	687a      	ldr	r2, [r7, #4]
 800f5ec:	68b9      	ldr	r1, [r7, #8]
 800f5ee:	68f8      	ldr	r0, [r7, #12]
 800f5f0:	f000 f848 	bl	800f684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	3730      	adds	r7, #48	@ 0x30
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd80      	pop	{r7, pc}

0800f5fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f5fe:	b580      	push	{r7, lr}
 800f600:	b08a      	sub	sp, #40	@ 0x28
 800f602:	af02      	add	r7, sp, #8
 800f604:	60f8      	str	r0, [r7, #12]
 800f606:	60b9      	str	r1, [r7, #8]
 800f608:	4613      	mov	r3, r2
 800f60a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d10d      	bne.n	800f62e <xQueueGenericCreate+0x30>
	__asm volatile
 800f612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f616:	b672      	cpsid	i
 800f618:	f383 8811 	msr	BASEPRI, r3
 800f61c:	f3bf 8f6f 	isb	sy
 800f620:	f3bf 8f4f 	dsb	sy
 800f624:	b662      	cpsie	i
 800f626:	613b      	str	r3, [r7, #16]
}
 800f628:	bf00      	nop
 800f62a:	bf00      	nop
 800f62c:	e7fd      	b.n	800f62a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f62e:	68bb      	ldr	r3, [r7, #8]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d102      	bne.n	800f63a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f634:	2300      	movs	r3, #0
 800f636:	61fb      	str	r3, [r7, #28]
 800f638:	e004      	b.n	800f644 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	68ba      	ldr	r2, [r7, #8]
 800f63e:	fb02 f303 	mul.w	r3, r2, r3
 800f642:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f644:	69fb      	ldr	r3, [r7, #28]
 800f646:	3348      	adds	r3, #72	@ 0x48
 800f648:	4618      	mov	r0, r3
 800f64a:	f002 f975 	bl	8011938 <pvPortMalloc>
 800f64e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f650:	69bb      	ldr	r3, [r7, #24]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d011      	beq.n	800f67a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f656:	69bb      	ldr	r3, [r7, #24]
 800f658:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	3348      	adds	r3, #72	@ 0x48
 800f65e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f660:	69bb      	ldr	r3, [r7, #24]
 800f662:	2200      	movs	r2, #0
 800f664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f668:	79fa      	ldrb	r2, [r7, #7]
 800f66a:	69bb      	ldr	r3, [r7, #24]
 800f66c:	9300      	str	r3, [sp, #0]
 800f66e:	4613      	mov	r3, r2
 800f670:	697a      	ldr	r2, [r7, #20]
 800f672:	68b9      	ldr	r1, [r7, #8]
 800f674:	68f8      	ldr	r0, [r7, #12]
 800f676:	f000 f805 	bl	800f684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f67a:	69bb      	ldr	r3, [r7, #24]
	}
 800f67c:	4618      	mov	r0, r3
 800f67e:	3720      	adds	r7, #32
 800f680:	46bd      	mov	sp, r7
 800f682:	bd80      	pop	{r7, pc}

0800f684 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b084      	sub	sp, #16
 800f688:	af00      	add	r7, sp, #0
 800f68a:	60f8      	str	r0, [r7, #12]
 800f68c:	60b9      	str	r1, [r7, #8]
 800f68e:	607a      	str	r2, [r7, #4]
 800f690:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d103      	bne.n	800f6a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f698:	69bb      	ldr	r3, [r7, #24]
 800f69a:	69ba      	ldr	r2, [r7, #24]
 800f69c:	601a      	str	r2, [r3, #0]
 800f69e:	e002      	b.n	800f6a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f6a0:	69bb      	ldr	r3, [r7, #24]
 800f6a2:	687a      	ldr	r2, [r7, #4]
 800f6a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f6a6:	69bb      	ldr	r3, [r7, #24]
 800f6a8:	68fa      	ldr	r2, [r7, #12]
 800f6aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f6ac:	69bb      	ldr	r3, [r7, #24]
 800f6ae:	68ba      	ldr	r2, [r7, #8]
 800f6b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f6b2:	2101      	movs	r1, #1
 800f6b4:	69b8      	ldr	r0, [r7, #24]
 800f6b6:	f7ff feaf 	bl	800f418 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f6ba:	bf00      	nop
 800f6bc:	3710      	adds	r7, #16
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}

0800f6c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f6c2:	b580      	push	{r7, lr}
 800f6c4:	b082      	sub	sp, #8
 800f6c6:	af00      	add	r7, sp, #0
 800f6c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d00e      	beq.n	800f6ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2200      	movs	r2, #0
 800f6da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	2100      	movs	r1, #0
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f000 f837 	bl	800f75c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f6ee:	bf00      	nop
 800f6f0:	3708      	adds	r7, #8
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}

0800f6f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f6f6:	b580      	push	{r7, lr}
 800f6f8:	b086      	sub	sp, #24
 800f6fa:	af00      	add	r7, sp, #0
 800f6fc:	4603      	mov	r3, r0
 800f6fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f700:	2301      	movs	r3, #1
 800f702:	617b      	str	r3, [r7, #20]
 800f704:	2300      	movs	r3, #0
 800f706:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f708:	79fb      	ldrb	r3, [r7, #7]
 800f70a:	461a      	mov	r2, r3
 800f70c:	6939      	ldr	r1, [r7, #16]
 800f70e:	6978      	ldr	r0, [r7, #20]
 800f710:	f7ff ff75 	bl	800f5fe <xQueueGenericCreate>
 800f714:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f716:	68f8      	ldr	r0, [r7, #12]
 800f718:	f7ff ffd3 	bl	800f6c2 <prvInitialiseMutex>

		return xNewQueue;
 800f71c:	68fb      	ldr	r3, [r7, #12]
	}
 800f71e:	4618      	mov	r0, r3
 800f720:	3718      	adds	r7, #24
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}

0800f726 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f726:	b580      	push	{r7, lr}
 800f728:	b088      	sub	sp, #32
 800f72a:	af02      	add	r7, sp, #8
 800f72c:	4603      	mov	r3, r0
 800f72e:	6039      	str	r1, [r7, #0]
 800f730:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f732:	2301      	movs	r3, #1
 800f734:	617b      	str	r3, [r7, #20]
 800f736:	2300      	movs	r3, #0
 800f738:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f73a:	79fb      	ldrb	r3, [r7, #7]
 800f73c:	9300      	str	r3, [sp, #0]
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	2200      	movs	r2, #0
 800f742:	6939      	ldr	r1, [r7, #16]
 800f744:	6978      	ldr	r0, [r7, #20]
 800f746:	f7ff fed3 	bl	800f4f0 <xQueueGenericCreateStatic>
 800f74a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f74c:	68f8      	ldr	r0, [r7, #12]
 800f74e:	f7ff ffb8 	bl	800f6c2 <prvInitialiseMutex>

		return xNewQueue;
 800f752:	68fb      	ldr	r3, [r7, #12]
	}
 800f754:	4618      	mov	r0, r3
 800f756:	3718      	adds	r7, #24
 800f758:	46bd      	mov	sp, r7
 800f75a:	bd80      	pop	{r7, pc}

0800f75c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b08e      	sub	sp, #56	@ 0x38
 800f760:	af00      	add	r7, sp, #0
 800f762:	60f8      	str	r0, [r7, #12]
 800f764:	60b9      	str	r1, [r7, #8]
 800f766:	607a      	str	r2, [r7, #4]
 800f768:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f76a:	2300      	movs	r3, #0
 800f76c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f774:	2b00      	cmp	r3, #0
 800f776:	d10d      	bne.n	800f794 <xQueueGenericSend+0x38>
	__asm volatile
 800f778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f77c:	b672      	cpsid	i
 800f77e:	f383 8811 	msr	BASEPRI, r3
 800f782:	f3bf 8f6f 	isb	sy
 800f786:	f3bf 8f4f 	dsb	sy
 800f78a:	b662      	cpsie	i
 800f78c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f78e:	bf00      	nop
 800f790:	bf00      	nop
 800f792:	e7fd      	b.n	800f790 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d103      	bne.n	800f7a2 <xQueueGenericSend+0x46>
 800f79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f79c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d101      	bne.n	800f7a6 <xQueueGenericSend+0x4a>
 800f7a2:	2301      	movs	r3, #1
 800f7a4:	e000      	b.n	800f7a8 <xQueueGenericSend+0x4c>
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d10d      	bne.n	800f7c8 <xQueueGenericSend+0x6c>
	__asm volatile
 800f7ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7b0:	b672      	cpsid	i
 800f7b2:	f383 8811 	msr	BASEPRI, r3
 800f7b6:	f3bf 8f6f 	isb	sy
 800f7ba:	f3bf 8f4f 	dsb	sy
 800f7be:	b662      	cpsie	i
 800f7c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f7c2:	bf00      	nop
 800f7c4:	bf00      	nop
 800f7c6:	e7fd      	b.n	800f7c4 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	2b02      	cmp	r3, #2
 800f7cc:	d103      	bne.n	800f7d6 <xQueueGenericSend+0x7a>
 800f7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	d101      	bne.n	800f7da <xQueueGenericSend+0x7e>
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	e000      	b.n	800f7dc <xQueueGenericSend+0x80>
 800f7da:	2300      	movs	r3, #0
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d10d      	bne.n	800f7fc <xQueueGenericSend+0xa0>
	__asm volatile
 800f7e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7e4:	b672      	cpsid	i
 800f7e6:	f383 8811 	msr	BASEPRI, r3
 800f7ea:	f3bf 8f6f 	isb	sy
 800f7ee:	f3bf 8f4f 	dsb	sy
 800f7f2:	b662      	cpsie	i
 800f7f4:	623b      	str	r3, [r7, #32]
}
 800f7f6:	bf00      	nop
 800f7f8:	bf00      	nop
 800f7fa:	e7fd      	b.n	800f7f8 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f7fc:	f001 fc1a 	bl	8011034 <xTaskGetSchedulerState>
 800f800:	4603      	mov	r3, r0
 800f802:	2b00      	cmp	r3, #0
 800f804:	d102      	bne.n	800f80c <xQueueGenericSend+0xb0>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d101      	bne.n	800f810 <xQueueGenericSend+0xb4>
 800f80c:	2301      	movs	r3, #1
 800f80e:	e000      	b.n	800f812 <xQueueGenericSend+0xb6>
 800f810:	2300      	movs	r3, #0
 800f812:	2b00      	cmp	r3, #0
 800f814:	d10d      	bne.n	800f832 <xQueueGenericSend+0xd6>
	__asm volatile
 800f816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f81a:	b672      	cpsid	i
 800f81c:	f383 8811 	msr	BASEPRI, r3
 800f820:	f3bf 8f6f 	isb	sy
 800f824:	f3bf 8f4f 	dsb	sy
 800f828:	b662      	cpsie	i
 800f82a:	61fb      	str	r3, [r7, #28]
}
 800f82c:	bf00      	nop
 800f82e:	bf00      	nop
 800f830:	e7fd      	b.n	800f82e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f832:	f001 ff53 	bl	80116dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f838:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f83c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f83e:	429a      	cmp	r2, r3
 800f840:	d302      	bcc.n	800f848 <xQueueGenericSend+0xec>
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	2b02      	cmp	r3, #2
 800f846:	d129      	bne.n	800f89c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	68b9      	ldr	r1, [r7, #8]
 800f84c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f84e:	f000 fc6b 	bl	8010128 <prvCopyDataToQueue>
 800f852:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d010      	beq.n	800f87e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f85e:	3324      	adds	r3, #36	@ 0x24
 800f860:	4618      	mov	r0, r3
 800f862:	f001 fa17 	bl	8010c94 <xTaskRemoveFromEventList>
 800f866:	4603      	mov	r3, r0
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d013      	beq.n	800f894 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f86c:	4b3f      	ldr	r3, [pc, #252]	@ (800f96c <xQueueGenericSend+0x210>)
 800f86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f872:	601a      	str	r2, [r3, #0]
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	e00a      	b.n	800f894 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f880:	2b00      	cmp	r3, #0
 800f882:	d007      	beq.n	800f894 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f884:	4b39      	ldr	r3, [pc, #228]	@ (800f96c <xQueueGenericSend+0x210>)
 800f886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f88a:	601a      	str	r2, [r3, #0]
 800f88c:	f3bf 8f4f 	dsb	sy
 800f890:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f894:	f001 ff58 	bl	8011748 <vPortExitCritical>
				return pdPASS;
 800f898:	2301      	movs	r3, #1
 800f89a:	e063      	b.n	800f964 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d103      	bne.n	800f8aa <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f8a2:	f001 ff51 	bl	8011748 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	e05c      	b.n	800f964 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f8aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d106      	bne.n	800f8be <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f8b0:	f107 0314 	add.w	r3, r7, #20
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f001 fa53 	bl	8010d60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f8be:	f001 ff43 	bl	8011748 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f8c2:	f000 ffa9 	bl	8010818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f8c6:	f001 ff09 	bl	80116dc <vPortEnterCritical>
 800f8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f8d0:	b25b      	sxtb	r3, r3
 800f8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8d6:	d103      	bne.n	800f8e0 <xQueueGenericSend+0x184>
 800f8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8da:	2200      	movs	r2, #0
 800f8dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f8e6:	b25b      	sxtb	r3, r3
 800f8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ec:	d103      	bne.n	800f8f6 <xQueueGenericSend+0x19a>
 800f8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f8f6:	f001 ff27 	bl	8011748 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f8fa:	1d3a      	adds	r2, r7, #4
 800f8fc:	f107 0314 	add.w	r3, r7, #20
 800f900:	4611      	mov	r1, r2
 800f902:	4618      	mov	r0, r3
 800f904:	f001 fa42 	bl	8010d8c <xTaskCheckForTimeOut>
 800f908:	4603      	mov	r3, r0
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d124      	bne.n	800f958 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f90e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f910:	f000 fd02 	bl	8010318 <prvIsQueueFull>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d018      	beq.n	800f94c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91c:	3310      	adds	r3, #16
 800f91e:	687a      	ldr	r2, [r7, #4]
 800f920:	4611      	mov	r1, r2
 800f922:	4618      	mov	r0, r3
 800f924:	f001 f98e 	bl	8010c44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f92a:	f000 fc8d 	bl	8010248 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f92e:	f000 ff81 	bl	8010834 <xTaskResumeAll>
 800f932:	4603      	mov	r3, r0
 800f934:	2b00      	cmp	r3, #0
 800f936:	f47f af7c 	bne.w	800f832 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800f93a:	4b0c      	ldr	r3, [pc, #48]	@ (800f96c <xQueueGenericSend+0x210>)
 800f93c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f940:	601a      	str	r2, [r3, #0]
 800f942:	f3bf 8f4f 	dsb	sy
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	e772      	b.n	800f832 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f94c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f94e:	f000 fc7b 	bl	8010248 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f952:	f000 ff6f 	bl	8010834 <xTaskResumeAll>
 800f956:	e76c      	b.n	800f832 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f95a:	f000 fc75 	bl	8010248 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f95e:	f000 ff69 	bl	8010834 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f962:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f964:	4618      	mov	r0, r3
 800f966:	3738      	adds	r7, #56	@ 0x38
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}
 800f96c:	e000ed04 	.word	0xe000ed04

0800f970 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b08e      	sub	sp, #56	@ 0x38
 800f974:	af00      	add	r7, sp, #0
 800f976:	60f8      	str	r0, [r7, #12]
 800f978:	60b9      	str	r1, [r7, #8]
 800f97a:	607a      	str	r2, [r7, #4]
 800f97c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f984:	2b00      	cmp	r3, #0
 800f986:	d10d      	bne.n	800f9a4 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800f988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f98c:	b672      	cpsid	i
 800f98e:	f383 8811 	msr	BASEPRI, r3
 800f992:	f3bf 8f6f 	isb	sy
 800f996:	f3bf 8f4f 	dsb	sy
 800f99a:	b662      	cpsie	i
 800f99c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f99e:	bf00      	nop
 800f9a0:	bf00      	nop
 800f9a2:	e7fd      	b.n	800f9a0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d103      	bne.n	800f9b2 <xQueueGenericSendFromISR+0x42>
 800f9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d101      	bne.n	800f9b6 <xQueueGenericSendFromISR+0x46>
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	e000      	b.n	800f9b8 <xQueueGenericSendFromISR+0x48>
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d10d      	bne.n	800f9d8 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800f9bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9c0:	b672      	cpsid	i
 800f9c2:	f383 8811 	msr	BASEPRI, r3
 800f9c6:	f3bf 8f6f 	isb	sy
 800f9ca:	f3bf 8f4f 	dsb	sy
 800f9ce:	b662      	cpsie	i
 800f9d0:	623b      	str	r3, [r7, #32]
}
 800f9d2:	bf00      	nop
 800f9d4:	bf00      	nop
 800f9d6:	e7fd      	b.n	800f9d4 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	2b02      	cmp	r3, #2
 800f9dc:	d103      	bne.n	800f9e6 <xQueueGenericSendFromISR+0x76>
 800f9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9e2:	2b01      	cmp	r3, #1
 800f9e4:	d101      	bne.n	800f9ea <xQueueGenericSendFromISR+0x7a>
 800f9e6:	2301      	movs	r3, #1
 800f9e8:	e000      	b.n	800f9ec <xQueueGenericSendFromISR+0x7c>
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d10d      	bne.n	800fa0c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800f9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9f4:	b672      	cpsid	i
 800f9f6:	f383 8811 	msr	BASEPRI, r3
 800f9fa:	f3bf 8f6f 	isb	sy
 800f9fe:	f3bf 8f4f 	dsb	sy
 800fa02:	b662      	cpsie	i
 800fa04:	61fb      	str	r3, [r7, #28]
}
 800fa06:	bf00      	nop
 800fa08:	bf00      	nop
 800fa0a:	e7fd      	b.n	800fa08 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa0c:	f001 ff4e 	bl	80118ac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fa10:	f3ef 8211 	mrs	r2, BASEPRI
 800fa14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa18:	b672      	cpsid	i
 800fa1a:	f383 8811 	msr	BASEPRI, r3
 800fa1e:	f3bf 8f6f 	isb	sy
 800fa22:	f3bf 8f4f 	dsb	sy
 800fa26:	b662      	cpsie	i
 800fa28:	61ba      	str	r2, [r7, #24]
 800fa2a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fa2c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fa30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa38:	429a      	cmp	r2, r3
 800fa3a:	d302      	bcc.n	800fa42 <xQueueGenericSendFromISR+0xd2>
 800fa3c:	683b      	ldr	r3, [r7, #0]
 800fa3e:	2b02      	cmp	r3, #2
 800fa40:	d12c      	bne.n	800fa9c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fa42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fa48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fa4c:	683a      	ldr	r2, [r7, #0]
 800fa4e:	68b9      	ldr	r1, [r7, #8]
 800fa50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fa52:	f000 fb69 	bl	8010128 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fa56:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800fa5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa5e:	d112      	bne.n	800fa86 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fa60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d016      	beq.n	800fa96 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fa68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa6a:	3324      	adds	r3, #36	@ 0x24
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	f001 f911 	bl	8010c94 <xTaskRemoveFromEventList>
 800fa72:	4603      	mov	r3, r0
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d00e      	beq.n	800fa96 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d00b      	beq.n	800fa96 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	2201      	movs	r2, #1
 800fa82:	601a      	str	r2, [r3, #0]
 800fa84:	e007      	b.n	800fa96 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fa86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fa8a:	3301      	adds	r3, #1
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	b25a      	sxtb	r2, r3
 800fa90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fa96:	2301      	movs	r3, #1
 800fa98:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800fa9a:	e001      	b.n	800faa0 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800faa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faa2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800faa4:	693b      	ldr	r3, [r7, #16]
 800faa6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800faaa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800faac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800faae:	4618      	mov	r0, r3
 800fab0:	3738      	adds	r7, #56	@ 0x38
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bd80      	pop	{r7, pc}

0800fab6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fab6:	b580      	push	{r7, lr}
 800fab8:	b08e      	sub	sp, #56	@ 0x38
 800faba:	af00      	add	r7, sp, #0
 800fabc:	6078      	str	r0, [r7, #4]
 800fabe:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d10d      	bne.n	800fae6 <xQueueGiveFromISR+0x30>
	__asm volatile
 800faca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800face:	b672      	cpsid	i
 800fad0:	f383 8811 	msr	BASEPRI, r3
 800fad4:	f3bf 8f6f 	isb	sy
 800fad8:	f3bf 8f4f 	dsb	sy
 800fadc:	b662      	cpsie	i
 800fade:	623b      	str	r3, [r7, #32]
}
 800fae0:	bf00      	nop
 800fae2:	bf00      	nop
 800fae4:	e7fd      	b.n	800fae2 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faea:	2b00      	cmp	r3, #0
 800faec:	d00d      	beq.n	800fb0a <xQueueGiveFromISR+0x54>
	__asm volatile
 800faee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faf2:	b672      	cpsid	i
 800faf4:	f383 8811 	msr	BASEPRI, r3
 800faf8:	f3bf 8f6f 	isb	sy
 800fafc:	f3bf 8f4f 	dsb	sy
 800fb00:	b662      	cpsie	i
 800fb02:	61fb      	str	r3, [r7, #28]
}
 800fb04:	bf00      	nop
 800fb06:	bf00      	nop
 800fb08:	e7fd      	b.n	800fb06 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fb0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d103      	bne.n	800fb1a <xQueueGiveFromISR+0x64>
 800fb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb14:	689b      	ldr	r3, [r3, #8]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d101      	bne.n	800fb1e <xQueueGiveFromISR+0x68>
 800fb1a:	2301      	movs	r3, #1
 800fb1c:	e000      	b.n	800fb20 <xQueueGiveFromISR+0x6a>
 800fb1e:	2300      	movs	r3, #0
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d10d      	bne.n	800fb40 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800fb24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb28:	b672      	cpsid	i
 800fb2a:	f383 8811 	msr	BASEPRI, r3
 800fb2e:	f3bf 8f6f 	isb	sy
 800fb32:	f3bf 8f4f 	dsb	sy
 800fb36:	b662      	cpsie	i
 800fb38:	61bb      	str	r3, [r7, #24]
}
 800fb3a:	bf00      	nop
 800fb3c:	bf00      	nop
 800fb3e:	e7fd      	b.n	800fb3c <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fb40:	f001 feb4 	bl	80118ac <vPortValidateInterruptPriority>
	__asm volatile
 800fb44:	f3ef 8211 	mrs	r2, BASEPRI
 800fb48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb4c:	b672      	cpsid	i
 800fb4e:	f383 8811 	msr	BASEPRI, r3
 800fb52:	f3bf 8f6f 	isb	sy
 800fb56:	f3bf 8f4f 	dsb	sy
 800fb5a:	b662      	cpsie	i
 800fb5c:	617a      	str	r2, [r7, #20]
 800fb5e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fb60:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fb62:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fb64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb68:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800fb6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb70:	429a      	cmp	r2, r3
 800fb72:	d22b      	bcs.n	800fbcc <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fb74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fb7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fb7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb80:	1c5a      	adds	r2, r3, #1
 800fb82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb84:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fb86:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fb8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb8e:	d112      	bne.n	800fbb6 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d016      	beq.n	800fbc6 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb9a:	3324      	adds	r3, #36	@ 0x24
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	f001 f879 	bl	8010c94 <xTaskRemoveFromEventList>
 800fba2:	4603      	mov	r3, r0
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d00e      	beq.n	800fbc6 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fba8:	683b      	ldr	r3, [r7, #0]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d00b      	beq.n	800fbc6 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fbae:	683b      	ldr	r3, [r7, #0]
 800fbb0:	2201      	movs	r2, #1
 800fbb2:	601a      	str	r2, [r3, #0]
 800fbb4:	e007      	b.n	800fbc6 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fbb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fbba:	3301      	adds	r3, #1
 800fbbc:	b2db      	uxtb	r3, r3
 800fbbe:	b25a      	sxtb	r2, r3
 800fbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fbc6:	2301      	movs	r3, #1
 800fbc8:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbca:	e001      	b.n	800fbd0 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fbcc:	2300      	movs	r3, #0
 800fbce:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbd2:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	f383 8811 	msr	BASEPRI, r3
}
 800fbda:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fbdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	3738      	adds	r7, #56	@ 0x38
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}
	...

0800fbe8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b08c      	sub	sp, #48	@ 0x30
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	60f8      	str	r0, [r7, #12]
 800fbf0:	60b9      	str	r1, [r7, #8]
 800fbf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fbfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d10d      	bne.n	800fc1e <xQueueReceive+0x36>
	__asm volatile
 800fc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc06:	b672      	cpsid	i
 800fc08:	f383 8811 	msr	BASEPRI, r3
 800fc0c:	f3bf 8f6f 	isb	sy
 800fc10:	f3bf 8f4f 	dsb	sy
 800fc14:	b662      	cpsie	i
 800fc16:	623b      	str	r3, [r7, #32]
}
 800fc18:	bf00      	nop
 800fc1a:	bf00      	nop
 800fc1c:	e7fd      	b.n	800fc1a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc1e:	68bb      	ldr	r3, [r7, #8]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d103      	bne.n	800fc2c <xQueueReceive+0x44>
 800fc24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d101      	bne.n	800fc30 <xQueueReceive+0x48>
 800fc2c:	2301      	movs	r3, #1
 800fc2e:	e000      	b.n	800fc32 <xQueueReceive+0x4a>
 800fc30:	2300      	movs	r3, #0
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d10d      	bne.n	800fc52 <xQueueReceive+0x6a>
	__asm volatile
 800fc36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc3a:	b672      	cpsid	i
 800fc3c:	f383 8811 	msr	BASEPRI, r3
 800fc40:	f3bf 8f6f 	isb	sy
 800fc44:	f3bf 8f4f 	dsb	sy
 800fc48:	b662      	cpsie	i
 800fc4a:	61fb      	str	r3, [r7, #28]
}
 800fc4c:	bf00      	nop
 800fc4e:	bf00      	nop
 800fc50:	e7fd      	b.n	800fc4e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fc52:	f001 f9ef 	bl	8011034 <xTaskGetSchedulerState>
 800fc56:	4603      	mov	r3, r0
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d102      	bne.n	800fc62 <xQueueReceive+0x7a>
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d101      	bne.n	800fc66 <xQueueReceive+0x7e>
 800fc62:	2301      	movs	r3, #1
 800fc64:	e000      	b.n	800fc68 <xQueueReceive+0x80>
 800fc66:	2300      	movs	r3, #0
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d10d      	bne.n	800fc88 <xQueueReceive+0xa0>
	__asm volatile
 800fc6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc70:	b672      	cpsid	i
 800fc72:	f383 8811 	msr	BASEPRI, r3
 800fc76:	f3bf 8f6f 	isb	sy
 800fc7a:	f3bf 8f4f 	dsb	sy
 800fc7e:	b662      	cpsie	i
 800fc80:	61bb      	str	r3, [r7, #24]
}
 800fc82:	bf00      	nop
 800fc84:	bf00      	nop
 800fc86:	e7fd      	b.n	800fc84 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fc88:	f001 fd28 	bl	80116dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fc8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d01f      	beq.n	800fcd8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fc98:	68b9      	ldr	r1, [r7, #8]
 800fc9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc9c:	f000 faae 	bl	80101fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca2:	1e5a      	subs	r2, r3, #1
 800fca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fca6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcaa:	691b      	ldr	r3, [r3, #16]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00f      	beq.n	800fcd0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fcb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcb2:	3310      	adds	r3, #16
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f000 ffed 	bl	8010c94 <xTaskRemoveFromEventList>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d007      	beq.n	800fcd0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fcc0:	4b3c      	ldr	r3, [pc, #240]	@ (800fdb4 <xQueueReceive+0x1cc>)
 800fcc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcc6:	601a      	str	r2, [r3, #0]
 800fcc8:	f3bf 8f4f 	dsb	sy
 800fccc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fcd0:	f001 fd3a 	bl	8011748 <vPortExitCritical>
				return pdPASS;
 800fcd4:	2301      	movs	r3, #1
 800fcd6:	e069      	b.n	800fdac <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d103      	bne.n	800fce6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fcde:	f001 fd33 	bl	8011748 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fce2:	2300      	movs	r3, #0
 800fce4:	e062      	b.n	800fdac <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d106      	bne.n	800fcfa <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fcec:	f107 0310 	add.w	r3, r7, #16
 800fcf0:	4618      	mov	r0, r3
 800fcf2:	f001 f835 	bl	8010d60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fcf6:	2301      	movs	r3, #1
 800fcf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fcfa:	f001 fd25 	bl	8011748 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fcfe:	f000 fd8b 	bl	8010818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fd02:	f001 fceb 	bl	80116dc <vPortEnterCritical>
 800fd06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fd0c:	b25b      	sxtb	r3, r3
 800fd0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd12:	d103      	bne.n	800fd1c <xQueueReceive+0x134>
 800fd14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd16:	2200      	movs	r2, #0
 800fd18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fd1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fd22:	b25b      	sxtb	r3, r3
 800fd24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd28:	d103      	bne.n	800fd32 <xQueueReceive+0x14a>
 800fd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fd32:	f001 fd09 	bl	8011748 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fd36:	1d3a      	adds	r2, r7, #4
 800fd38:	f107 0310 	add.w	r3, r7, #16
 800fd3c:	4611      	mov	r1, r2
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f001 f824 	bl	8010d8c <xTaskCheckForTimeOut>
 800fd44:	4603      	mov	r3, r0
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d123      	bne.n	800fd92 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd4c:	f000 face 	bl	80102ec <prvIsQueueEmpty>
 800fd50:	4603      	mov	r3, r0
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d017      	beq.n	800fd86 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd58:	3324      	adds	r3, #36	@ 0x24
 800fd5a:	687a      	ldr	r2, [r7, #4]
 800fd5c:	4611      	mov	r1, r2
 800fd5e:	4618      	mov	r0, r3
 800fd60:	f000 ff70 	bl	8010c44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fd64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd66:	f000 fa6f 	bl	8010248 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fd6a:	f000 fd63 	bl	8010834 <xTaskResumeAll>
 800fd6e:	4603      	mov	r3, r0
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d189      	bne.n	800fc88 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800fd74:	4b0f      	ldr	r3, [pc, #60]	@ (800fdb4 <xQueueReceive+0x1cc>)
 800fd76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd7a:	601a      	str	r2, [r3, #0]
 800fd7c:	f3bf 8f4f 	dsb	sy
 800fd80:	f3bf 8f6f 	isb	sy
 800fd84:	e780      	b.n	800fc88 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fd86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd88:	f000 fa5e 	bl	8010248 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fd8c:	f000 fd52 	bl	8010834 <xTaskResumeAll>
 800fd90:	e77a      	b.n	800fc88 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fd92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd94:	f000 fa58 	bl	8010248 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fd98:	f000 fd4c 	bl	8010834 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd9e:	f000 faa5 	bl	80102ec <prvIsQueueEmpty>
 800fda2:	4603      	mov	r3, r0
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	f43f af6f 	beq.w	800fc88 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fdaa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fdac:	4618      	mov	r0, r3
 800fdae:	3730      	adds	r7, #48	@ 0x30
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bd80      	pop	{r7, pc}
 800fdb4:	e000ed04 	.word	0xe000ed04

0800fdb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b08e      	sub	sp, #56	@ 0x38
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
 800fdc0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fdce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d10d      	bne.n	800fdf0 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800fdd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdd8:	b672      	cpsid	i
 800fdda:	f383 8811 	msr	BASEPRI, r3
 800fdde:	f3bf 8f6f 	isb	sy
 800fde2:	f3bf 8f4f 	dsb	sy
 800fde6:	b662      	cpsie	i
 800fde8:	623b      	str	r3, [r7, #32]
}
 800fdea:	bf00      	nop
 800fdec:	bf00      	nop
 800fdee:	e7fd      	b.n	800fdec <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fdf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d00d      	beq.n	800fe14 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800fdf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfc:	b672      	cpsid	i
 800fdfe:	f383 8811 	msr	BASEPRI, r3
 800fe02:	f3bf 8f6f 	isb	sy
 800fe06:	f3bf 8f4f 	dsb	sy
 800fe0a:	b662      	cpsie	i
 800fe0c:	61fb      	str	r3, [r7, #28]
}
 800fe0e:	bf00      	nop
 800fe10:	bf00      	nop
 800fe12:	e7fd      	b.n	800fe10 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fe14:	f001 f90e 	bl	8011034 <xTaskGetSchedulerState>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d102      	bne.n	800fe24 <xQueueSemaphoreTake+0x6c>
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d101      	bne.n	800fe28 <xQueueSemaphoreTake+0x70>
 800fe24:	2301      	movs	r3, #1
 800fe26:	e000      	b.n	800fe2a <xQueueSemaphoreTake+0x72>
 800fe28:	2300      	movs	r3, #0
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d10d      	bne.n	800fe4a <xQueueSemaphoreTake+0x92>
	__asm volatile
 800fe2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe32:	b672      	cpsid	i
 800fe34:	f383 8811 	msr	BASEPRI, r3
 800fe38:	f3bf 8f6f 	isb	sy
 800fe3c:	f3bf 8f4f 	dsb	sy
 800fe40:	b662      	cpsie	i
 800fe42:	61bb      	str	r3, [r7, #24]
}
 800fe44:	bf00      	nop
 800fe46:	bf00      	nop
 800fe48:	e7fd      	b.n	800fe46 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fe4a:	f001 fc47 	bl	80116dc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fe4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fe54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d024      	beq.n	800fea4 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fe5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe5c:	1e5a      	subs	r2, r3, #1
 800fe5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fe62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d104      	bne.n	800fe74 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800fe6a:	f001 faad 	bl	80113c8 <pvTaskIncrementMutexHeldCount>
 800fe6e:	4602      	mov	r2, r0
 800fe70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe76:	691b      	ldr	r3, [r3, #16]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d00f      	beq.n	800fe9c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe7e:	3310      	adds	r3, #16
 800fe80:	4618      	mov	r0, r3
 800fe82:	f000 ff07 	bl	8010c94 <xTaskRemoveFromEventList>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d007      	beq.n	800fe9c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fe8c:	4b55      	ldr	r3, [pc, #340]	@ (800ffe4 <xQueueSemaphoreTake+0x22c>)
 800fe8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe92:	601a      	str	r2, [r3, #0]
 800fe94:	f3bf 8f4f 	dsb	sy
 800fe98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fe9c:	f001 fc54 	bl	8011748 <vPortExitCritical>
				return pdPASS;
 800fea0:	2301      	movs	r3, #1
 800fea2:	e09a      	b.n	800ffda <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fea4:	683b      	ldr	r3, [r7, #0]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d114      	bne.n	800fed4 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800feaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feac:	2b00      	cmp	r3, #0
 800feae:	d00d      	beq.n	800fecc <xQueueSemaphoreTake+0x114>
	__asm volatile
 800feb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb4:	b672      	cpsid	i
 800feb6:	f383 8811 	msr	BASEPRI, r3
 800feba:	f3bf 8f6f 	isb	sy
 800febe:	f3bf 8f4f 	dsb	sy
 800fec2:	b662      	cpsie	i
 800fec4:	617b      	str	r3, [r7, #20]
}
 800fec6:	bf00      	nop
 800fec8:	bf00      	nop
 800feca:	e7fd      	b.n	800fec8 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fecc:	f001 fc3c 	bl	8011748 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fed0:	2300      	movs	r3, #0
 800fed2:	e082      	b.n	800ffda <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d106      	bne.n	800fee8 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800feda:	f107 030c 	add.w	r3, r7, #12
 800fede:	4618      	mov	r0, r3
 800fee0:	f000 ff3e 	bl	8010d60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fee4:	2301      	movs	r3, #1
 800fee6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fee8:	f001 fc2e 	bl	8011748 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800feec:	f000 fc94 	bl	8010818 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fef0:	f001 fbf4 	bl	80116dc <vPortEnterCritical>
 800fef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fef6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fefa:	b25b      	sxtb	r3, r3
 800fefc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff00:	d103      	bne.n	800ff0a <xQueueSemaphoreTake+0x152>
 800ff02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff04:	2200      	movs	r2, #0
 800ff06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ff0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff10:	b25b      	sxtb	r3, r3
 800ff12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff16:	d103      	bne.n	800ff20 <xQueueSemaphoreTake+0x168>
 800ff18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ff20:	f001 fc12 	bl	8011748 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff24:	463a      	mov	r2, r7
 800ff26:	f107 030c 	add.w	r3, r7, #12
 800ff2a:	4611      	mov	r1, r2
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	f000 ff2d 	bl	8010d8c <xTaskCheckForTimeOut>
 800ff32:	4603      	mov	r3, r0
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d132      	bne.n	800ff9e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ff38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ff3a:	f000 f9d7 	bl	80102ec <prvIsQueueEmpty>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d026      	beq.n	800ff92 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d109      	bne.n	800ff60 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800ff4c:	f001 fbc6 	bl	80116dc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ff50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff52:	689b      	ldr	r3, [r3, #8]
 800ff54:	4618      	mov	r0, r3
 800ff56:	f001 f88b 	bl	8011070 <xTaskPriorityInherit>
 800ff5a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ff5c:	f001 fbf4 	bl	8011748 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ff60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff62:	3324      	adds	r3, #36	@ 0x24
 800ff64:	683a      	ldr	r2, [r7, #0]
 800ff66:	4611      	mov	r1, r2
 800ff68:	4618      	mov	r0, r3
 800ff6a:	f000 fe6b 	bl	8010c44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ff6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ff70:	f000 f96a 	bl	8010248 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ff74:	f000 fc5e 	bl	8010834 <xTaskResumeAll>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	f47f af65 	bne.w	800fe4a <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800ff80:	4b18      	ldr	r3, [pc, #96]	@ (800ffe4 <xQueueSemaphoreTake+0x22c>)
 800ff82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff86:	601a      	str	r2, [r3, #0]
 800ff88:	f3bf 8f4f 	dsb	sy
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	e75b      	b.n	800fe4a <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ff92:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ff94:	f000 f958 	bl	8010248 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ff98:	f000 fc4c 	bl	8010834 <xTaskResumeAll>
 800ff9c:	e755      	b.n	800fe4a <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ff9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ffa0:	f000 f952 	bl	8010248 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ffa4:	f000 fc46 	bl	8010834 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ffa8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ffaa:	f000 f99f 	bl	80102ec <prvIsQueueEmpty>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	f43f af4a 	beq.w	800fe4a <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ffb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d00d      	beq.n	800ffd8 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800ffbc:	f001 fb8e 	bl	80116dc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ffc0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ffc2:	f000 f899 	bl	80100f8 <prvGetDisinheritPriorityAfterTimeout>
 800ffc6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ffc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffca:	689b      	ldr	r3, [r3, #8]
 800ffcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f001 f95a 	bl	8011288 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ffd4:	f001 fbb8 	bl	8011748 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ffd8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ffda:	4618      	mov	r0, r3
 800ffdc:	3738      	adds	r7, #56	@ 0x38
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	bf00      	nop
 800ffe4:	e000ed04 	.word	0xe000ed04

0800ffe8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b08e      	sub	sp, #56	@ 0x38
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	60f8      	str	r0, [r7, #12]
 800fff0:	60b9      	str	r1, [r7, #8]
 800fff2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d10d      	bne.n	801001a <xQueueReceiveFromISR+0x32>
	__asm volatile
 800fffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010002:	b672      	cpsid	i
 8010004:	f383 8811 	msr	BASEPRI, r3
 8010008:	f3bf 8f6f 	isb	sy
 801000c:	f3bf 8f4f 	dsb	sy
 8010010:	b662      	cpsie	i
 8010012:	623b      	str	r3, [r7, #32]
}
 8010014:	bf00      	nop
 8010016:	bf00      	nop
 8010018:	e7fd      	b.n	8010016 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801001a:	68bb      	ldr	r3, [r7, #8]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d103      	bne.n	8010028 <xQueueReceiveFromISR+0x40>
 8010020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010024:	2b00      	cmp	r3, #0
 8010026:	d101      	bne.n	801002c <xQueueReceiveFromISR+0x44>
 8010028:	2301      	movs	r3, #1
 801002a:	e000      	b.n	801002e <xQueueReceiveFromISR+0x46>
 801002c:	2300      	movs	r3, #0
 801002e:	2b00      	cmp	r3, #0
 8010030:	d10d      	bne.n	801004e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8010032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010036:	b672      	cpsid	i
 8010038:	f383 8811 	msr	BASEPRI, r3
 801003c:	f3bf 8f6f 	isb	sy
 8010040:	f3bf 8f4f 	dsb	sy
 8010044:	b662      	cpsie	i
 8010046:	61fb      	str	r3, [r7, #28]
}
 8010048:	bf00      	nop
 801004a:	bf00      	nop
 801004c:	e7fd      	b.n	801004a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801004e:	f001 fc2d 	bl	80118ac <vPortValidateInterruptPriority>
	__asm volatile
 8010052:	f3ef 8211 	mrs	r2, BASEPRI
 8010056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801005a:	b672      	cpsid	i
 801005c:	f383 8811 	msr	BASEPRI, r3
 8010060:	f3bf 8f6f 	isb	sy
 8010064:	f3bf 8f4f 	dsb	sy
 8010068:	b662      	cpsie	i
 801006a:	61ba      	str	r2, [r7, #24]
 801006c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801006e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010070:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010076:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801007a:	2b00      	cmp	r3, #0
 801007c:	d02f      	beq.n	80100de <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801007e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010080:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010084:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010088:	68b9      	ldr	r1, [r7, #8]
 801008a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801008c:	f000 f8b6 	bl	80101fc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010092:	1e5a      	subs	r2, r3, #1
 8010094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010096:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010098:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801009c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100a0:	d112      	bne.n	80100c8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100a4:	691b      	ldr	r3, [r3, #16]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d016      	beq.n	80100d8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ac:	3310      	adds	r3, #16
 80100ae:	4618      	mov	r0, r3
 80100b0:	f000 fdf0 	bl	8010c94 <xTaskRemoveFromEventList>
 80100b4:	4603      	mov	r3, r0
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d00e      	beq.n	80100d8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d00b      	beq.n	80100d8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	2201      	movs	r2, #1
 80100c4:	601a      	str	r2, [r3, #0]
 80100c6:	e007      	b.n	80100d8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80100c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100cc:	3301      	adds	r3, #1
 80100ce:	b2db      	uxtb	r3, r3
 80100d0:	b25a      	sxtb	r2, r3
 80100d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80100d8:	2301      	movs	r3, #1
 80100da:	637b      	str	r3, [r7, #52]	@ 0x34
 80100dc:	e001      	b.n	80100e2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80100de:	2300      	movs	r3, #0
 80100e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80100e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80100e6:	693b      	ldr	r3, [r7, #16]
 80100e8:	f383 8811 	msr	BASEPRI, r3
}
 80100ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80100ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3738      	adds	r7, #56	@ 0x38
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}

080100f8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80100f8:	b480      	push	{r7}
 80100fa:	b085      	sub	sp, #20
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010104:	2b00      	cmp	r3, #0
 8010106:	d006      	beq.n	8010116 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	f1c3 0307 	rsb	r3, r3, #7
 8010112:	60fb      	str	r3, [r7, #12]
 8010114:	e001      	b.n	801011a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010116:	2300      	movs	r3, #0
 8010118:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801011a:	68fb      	ldr	r3, [r7, #12]
	}
 801011c:	4618      	mov	r0, r3
 801011e:	3714      	adds	r7, #20
 8010120:	46bd      	mov	sp, r7
 8010122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010126:	4770      	bx	lr

08010128 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b086      	sub	sp, #24
 801012c:	af00      	add	r7, sp, #0
 801012e:	60f8      	str	r0, [r7, #12]
 8010130:	60b9      	str	r1, [r7, #8]
 8010132:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010134:	2300      	movs	r3, #0
 8010136:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801013c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010142:	2b00      	cmp	r3, #0
 8010144:	d10d      	bne.n	8010162 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d14d      	bne.n	80101ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	689b      	ldr	r3, [r3, #8]
 8010152:	4618      	mov	r0, r3
 8010154:	f001 f80c 	bl	8011170 <xTaskPriorityDisinherit>
 8010158:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2200      	movs	r2, #0
 801015e:	609a      	str	r2, [r3, #8]
 8010160:	e043      	b.n	80101ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d119      	bne.n	801019c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	6858      	ldr	r0, [r3, #4]
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010170:	461a      	mov	r2, r3
 8010172:	68b9      	ldr	r1, [r7, #8]
 8010174:	f003 fcbb 	bl	8013aee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	685a      	ldr	r2, [r3, #4]
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010180:	441a      	add	r2, r3
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	685a      	ldr	r2, [r3, #4]
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	689b      	ldr	r3, [r3, #8]
 801018e:	429a      	cmp	r2, r3
 8010190:	d32b      	bcc.n	80101ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	681a      	ldr	r2, [r3, #0]
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	605a      	str	r2, [r3, #4]
 801019a:	e026      	b.n	80101ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	68d8      	ldr	r0, [r3, #12]
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101a4:	461a      	mov	r2, r3
 80101a6:	68b9      	ldr	r1, [r7, #8]
 80101a8:	f003 fca1 	bl	8013aee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	68da      	ldr	r2, [r3, #12]
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101b4:	425b      	negs	r3, r3
 80101b6:	441a      	add	r2, r3
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	68da      	ldr	r2, [r3, #12]
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	429a      	cmp	r2, r3
 80101c6:	d207      	bcs.n	80101d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	689a      	ldr	r2, [r3, #8]
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101d0:	425b      	negs	r3, r3
 80101d2:	441a      	add	r2, r3
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	2b02      	cmp	r3, #2
 80101dc:	d105      	bne.n	80101ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80101de:	693b      	ldr	r3, [r7, #16]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d002      	beq.n	80101ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80101e4:	693b      	ldr	r3, [r7, #16]
 80101e6:	3b01      	subs	r3, #1
 80101e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80101ea:	693b      	ldr	r3, [r7, #16]
 80101ec:	1c5a      	adds	r2, r3, #1
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80101f2:	697b      	ldr	r3, [r7, #20]
}
 80101f4:	4618      	mov	r0, r3
 80101f6:	3718      	adds	r7, #24
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}

080101fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b082      	sub	sp, #8
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
 8010204:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801020a:	2b00      	cmp	r3, #0
 801020c:	d018      	beq.n	8010240 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	68da      	ldr	r2, [r3, #12]
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010216:	441a      	add	r2, r3
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	68da      	ldr	r2, [r3, #12]
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	689b      	ldr	r3, [r3, #8]
 8010224:	429a      	cmp	r2, r3
 8010226:	d303      	bcc.n	8010230 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	681a      	ldr	r2, [r3, #0]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	68d9      	ldr	r1, [r3, #12]
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010238:	461a      	mov	r2, r3
 801023a:	6838      	ldr	r0, [r7, #0]
 801023c:	f003 fc57 	bl	8013aee <memcpy>
	}
}
 8010240:	bf00      	nop
 8010242:	3708      	adds	r7, #8
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b084      	sub	sp, #16
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010250:	f001 fa44 	bl	80116dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801025a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801025c:	e011      	b.n	8010282 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010262:	2b00      	cmp	r3, #0
 8010264:	d012      	beq.n	801028c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	3324      	adds	r3, #36	@ 0x24
 801026a:	4618      	mov	r0, r3
 801026c:	f000 fd12 	bl	8010c94 <xTaskRemoveFromEventList>
 8010270:	4603      	mov	r3, r0
 8010272:	2b00      	cmp	r3, #0
 8010274:	d001      	beq.n	801027a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010276:	f000 fdf1 	bl	8010e5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801027a:	7bfb      	ldrb	r3, [r7, #15]
 801027c:	3b01      	subs	r3, #1
 801027e:	b2db      	uxtb	r3, r3
 8010280:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010286:	2b00      	cmp	r3, #0
 8010288:	dce9      	bgt.n	801025e <prvUnlockQueue+0x16>
 801028a:	e000      	b.n	801028e <prvUnlockQueue+0x46>
					break;
 801028c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	22ff      	movs	r2, #255	@ 0xff
 8010292:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010296:	f001 fa57 	bl	8011748 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801029a:	f001 fa1f 	bl	80116dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80102a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80102a6:	e011      	b.n	80102cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	691b      	ldr	r3, [r3, #16]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d012      	beq.n	80102d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	3310      	adds	r3, #16
 80102b4:	4618      	mov	r0, r3
 80102b6:	f000 fced 	bl	8010c94 <xTaskRemoveFromEventList>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d001      	beq.n	80102c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80102c0:	f000 fdcc 	bl	8010e5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80102c4:	7bbb      	ldrb	r3, [r7, #14]
 80102c6:	3b01      	subs	r3, #1
 80102c8:	b2db      	uxtb	r3, r3
 80102ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80102cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	dce9      	bgt.n	80102a8 <prvUnlockQueue+0x60>
 80102d4:	e000      	b.n	80102d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80102d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	22ff      	movs	r2, #255	@ 0xff
 80102dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80102e0:	f001 fa32 	bl	8011748 <vPortExitCritical>
}
 80102e4:	bf00      	nop
 80102e6:	3710      	adds	r7, #16
 80102e8:	46bd      	mov	sp, r7
 80102ea:	bd80      	pop	{r7, pc}

080102ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b084      	sub	sp, #16
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80102f4:	f001 f9f2 	bl	80116dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d102      	bne.n	8010306 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010300:	2301      	movs	r3, #1
 8010302:	60fb      	str	r3, [r7, #12]
 8010304:	e001      	b.n	801030a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010306:	2300      	movs	r3, #0
 8010308:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801030a:	f001 fa1d 	bl	8011748 <vPortExitCritical>

	return xReturn;
 801030e:	68fb      	ldr	r3, [r7, #12]
}
 8010310:	4618      	mov	r0, r3
 8010312:	3710      	adds	r7, #16
 8010314:	46bd      	mov	sp, r7
 8010316:	bd80      	pop	{r7, pc}

08010318 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b084      	sub	sp, #16
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010320:	f001 f9dc 	bl	80116dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801032c:	429a      	cmp	r2, r3
 801032e:	d102      	bne.n	8010336 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010330:	2301      	movs	r3, #1
 8010332:	60fb      	str	r3, [r7, #12]
 8010334:	e001      	b.n	801033a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010336:	2300      	movs	r3, #0
 8010338:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801033a:	f001 fa05 	bl	8011748 <vPortExitCritical>

	return xReturn;
 801033e:	68fb      	ldr	r3, [r7, #12]
}
 8010340:	4618      	mov	r0, r3
 8010342:	3710      	adds	r7, #16
 8010344:	46bd      	mov	sp, r7
 8010346:	bd80      	pop	{r7, pc}

08010348 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010348:	b580      	push	{r7, lr}
 801034a:	b08e      	sub	sp, #56	@ 0x38
 801034c:	af04      	add	r7, sp, #16
 801034e:	60f8      	str	r0, [r7, #12]
 8010350:	60b9      	str	r1, [r7, #8]
 8010352:	607a      	str	r2, [r7, #4]
 8010354:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010358:	2b00      	cmp	r3, #0
 801035a:	d10d      	bne.n	8010378 <xTaskCreateStatic+0x30>
	__asm volatile
 801035c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010360:	b672      	cpsid	i
 8010362:	f383 8811 	msr	BASEPRI, r3
 8010366:	f3bf 8f6f 	isb	sy
 801036a:	f3bf 8f4f 	dsb	sy
 801036e:	b662      	cpsie	i
 8010370:	623b      	str	r3, [r7, #32]
}
 8010372:	bf00      	nop
 8010374:	bf00      	nop
 8010376:	e7fd      	b.n	8010374 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8010378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801037a:	2b00      	cmp	r3, #0
 801037c:	d10d      	bne.n	801039a <xTaskCreateStatic+0x52>
	__asm volatile
 801037e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010382:	b672      	cpsid	i
 8010384:	f383 8811 	msr	BASEPRI, r3
 8010388:	f3bf 8f6f 	isb	sy
 801038c:	f3bf 8f4f 	dsb	sy
 8010390:	b662      	cpsie	i
 8010392:	61fb      	str	r3, [r7, #28]
}
 8010394:	bf00      	nop
 8010396:	bf00      	nop
 8010398:	e7fd      	b.n	8010396 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801039a:	23a4      	movs	r3, #164	@ 0xa4
 801039c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801039e:	693b      	ldr	r3, [r7, #16]
 80103a0:	2ba4      	cmp	r3, #164	@ 0xa4
 80103a2:	d00d      	beq.n	80103c0 <xTaskCreateStatic+0x78>
	__asm volatile
 80103a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a8:	b672      	cpsid	i
 80103aa:	f383 8811 	msr	BASEPRI, r3
 80103ae:	f3bf 8f6f 	isb	sy
 80103b2:	f3bf 8f4f 	dsb	sy
 80103b6:	b662      	cpsie	i
 80103b8:	61bb      	str	r3, [r7, #24]
}
 80103ba:	bf00      	nop
 80103bc:	bf00      	nop
 80103be:	e7fd      	b.n	80103bc <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80103c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80103c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d01e      	beq.n	8010406 <xTaskCreateStatic+0xbe>
 80103c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d01b      	beq.n	8010406 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80103ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80103d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80103d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80103d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103da:	2202      	movs	r2, #2
 80103dc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80103e0:	2300      	movs	r3, #0
 80103e2:	9303      	str	r3, [sp, #12]
 80103e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103e6:	9302      	str	r3, [sp, #8]
 80103e8:	f107 0314 	add.w	r3, r7, #20
 80103ec:	9301      	str	r3, [sp, #4]
 80103ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103f0:	9300      	str	r3, [sp, #0]
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	687a      	ldr	r2, [r7, #4]
 80103f6:	68b9      	ldr	r1, [r7, #8]
 80103f8:	68f8      	ldr	r0, [r7, #12]
 80103fa:	f000 f851 	bl	80104a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80103fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010400:	f000 f8fa 	bl	80105f8 <prvAddNewTaskToReadyList>
 8010404:	e001      	b.n	801040a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8010406:	2300      	movs	r3, #0
 8010408:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801040a:	697b      	ldr	r3, [r7, #20]
	}
 801040c:	4618      	mov	r0, r3
 801040e:	3728      	adds	r7, #40	@ 0x28
 8010410:	46bd      	mov	sp, r7
 8010412:	bd80      	pop	{r7, pc}

08010414 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010414:	b580      	push	{r7, lr}
 8010416:	b08c      	sub	sp, #48	@ 0x30
 8010418:	af04      	add	r7, sp, #16
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	603b      	str	r3, [r7, #0]
 8010420:	4613      	mov	r3, r2
 8010422:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010424:	88fb      	ldrh	r3, [r7, #6]
 8010426:	009b      	lsls	r3, r3, #2
 8010428:	4618      	mov	r0, r3
 801042a:	f001 fa85 	bl	8011938 <pvPortMalloc>
 801042e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010430:	697b      	ldr	r3, [r7, #20]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d00e      	beq.n	8010454 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010436:	20a4      	movs	r0, #164	@ 0xa4
 8010438:	f001 fa7e 	bl	8011938 <pvPortMalloc>
 801043c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801043e:	69fb      	ldr	r3, [r7, #28]
 8010440:	2b00      	cmp	r3, #0
 8010442:	d003      	beq.n	801044c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010444:	69fb      	ldr	r3, [r7, #28]
 8010446:	697a      	ldr	r2, [r7, #20]
 8010448:	631a      	str	r2, [r3, #48]	@ 0x30
 801044a:	e005      	b.n	8010458 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801044c:	6978      	ldr	r0, [r7, #20]
 801044e:	f001 fb45 	bl	8011adc <vPortFree>
 8010452:	e001      	b.n	8010458 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010454:	2300      	movs	r3, #0
 8010456:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010458:	69fb      	ldr	r3, [r7, #28]
 801045a:	2b00      	cmp	r3, #0
 801045c:	d017      	beq.n	801048e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801045e:	69fb      	ldr	r3, [r7, #28]
 8010460:	2200      	movs	r2, #0
 8010462:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010466:	88fa      	ldrh	r2, [r7, #6]
 8010468:	2300      	movs	r3, #0
 801046a:	9303      	str	r3, [sp, #12]
 801046c:	69fb      	ldr	r3, [r7, #28]
 801046e:	9302      	str	r3, [sp, #8]
 8010470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010472:	9301      	str	r3, [sp, #4]
 8010474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010476:	9300      	str	r3, [sp, #0]
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	68b9      	ldr	r1, [r7, #8]
 801047c:	68f8      	ldr	r0, [r7, #12]
 801047e:	f000 f80f 	bl	80104a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010482:	69f8      	ldr	r0, [r7, #28]
 8010484:	f000 f8b8 	bl	80105f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010488:	2301      	movs	r3, #1
 801048a:	61bb      	str	r3, [r7, #24]
 801048c:	e002      	b.n	8010494 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801048e:	f04f 33ff 	mov.w	r3, #4294967295
 8010492:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010494:	69bb      	ldr	r3, [r7, #24]
	}
 8010496:	4618      	mov	r0, r3
 8010498:	3720      	adds	r7, #32
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}
	...

080104a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b088      	sub	sp, #32
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	60f8      	str	r0, [r7, #12]
 80104a8:	60b9      	str	r1, [r7, #8]
 80104aa:	607a      	str	r2, [r7, #4]
 80104ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80104ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	009b      	lsls	r3, r3, #2
 80104b6:	461a      	mov	r2, r3
 80104b8:	21a5      	movs	r1, #165	@ 0xa5
 80104ba:	f003 f9bf 	bl	801383c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80104be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80104c2:	6879      	ldr	r1, [r7, #4]
 80104c4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80104c8:	440b      	add	r3, r1
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4413      	add	r3, r2
 80104ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80104d0:	69bb      	ldr	r3, [r7, #24]
 80104d2:	f023 0307 	bic.w	r3, r3, #7
 80104d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80104d8:	69bb      	ldr	r3, [r7, #24]
 80104da:	f003 0307 	and.w	r3, r3, #7
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d00d      	beq.n	80104fe <prvInitialiseNewTask+0x5e>
	__asm volatile
 80104e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e6:	b672      	cpsid	i
 80104e8:	f383 8811 	msr	BASEPRI, r3
 80104ec:	f3bf 8f6f 	isb	sy
 80104f0:	f3bf 8f4f 	dsb	sy
 80104f4:	b662      	cpsie	i
 80104f6:	617b      	str	r3, [r7, #20]
}
 80104f8:	bf00      	nop
 80104fa:	bf00      	nop
 80104fc:	e7fd      	b.n	80104fa <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80104fe:	68bb      	ldr	r3, [r7, #8]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d01f      	beq.n	8010544 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010504:	2300      	movs	r3, #0
 8010506:	61fb      	str	r3, [r7, #28]
 8010508:	e012      	b.n	8010530 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801050a:	68ba      	ldr	r2, [r7, #8]
 801050c:	69fb      	ldr	r3, [r7, #28]
 801050e:	4413      	add	r3, r2
 8010510:	7819      	ldrb	r1, [r3, #0]
 8010512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010514:	69fb      	ldr	r3, [r7, #28]
 8010516:	4413      	add	r3, r2
 8010518:	3334      	adds	r3, #52	@ 0x34
 801051a:	460a      	mov	r2, r1
 801051c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801051e:	68ba      	ldr	r2, [r7, #8]
 8010520:	69fb      	ldr	r3, [r7, #28]
 8010522:	4413      	add	r3, r2
 8010524:	781b      	ldrb	r3, [r3, #0]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d006      	beq.n	8010538 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801052a:	69fb      	ldr	r3, [r7, #28]
 801052c:	3301      	adds	r3, #1
 801052e:	61fb      	str	r3, [r7, #28]
 8010530:	69fb      	ldr	r3, [r7, #28]
 8010532:	2b0f      	cmp	r3, #15
 8010534:	d9e9      	bls.n	801050a <prvInitialiseNewTask+0x6a>
 8010536:	e000      	b.n	801053a <prvInitialiseNewTask+0x9a>
			{
				break;
 8010538:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801053a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801053c:	2200      	movs	r2, #0
 801053e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010542:	e003      	b.n	801054c <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010546:	2200      	movs	r2, #0
 8010548:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801054c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801054e:	2b06      	cmp	r3, #6
 8010550:	d901      	bls.n	8010556 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010552:	2306      	movs	r3, #6
 8010554:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010558:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801055a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801055c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801055e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010560:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010564:	2200      	movs	r2, #0
 8010566:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801056a:	3304      	adds	r3, #4
 801056c:	4618      	mov	r0, r3
 801056e:	f7fe febf 	bl	800f2f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010574:	3318      	adds	r3, #24
 8010576:	4618      	mov	r0, r3
 8010578:	f7fe feba 	bl	800f2f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801057c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801057e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010580:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010584:	f1c3 0207 	rsb	r2, r3, #7
 8010588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801058a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801058c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801058e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010590:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8010592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010594:	2200      	movs	r2, #0
 8010596:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801059a:	2200      	movs	r2, #0
 801059c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80105a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105a2:	2200      	movs	r2, #0
 80105a4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80105a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105aa:	3350      	adds	r3, #80	@ 0x50
 80105ac:	224c      	movs	r2, #76	@ 0x4c
 80105ae:	2100      	movs	r1, #0
 80105b0:	4618      	mov	r0, r3
 80105b2:	f003 f943 	bl	801383c <memset>
 80105b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105b8:	4a0c      	ldr	r2, [pc, #48]	@ (80105ec <prvInitialiseNewTask+0x14c>)
 80105ba:	655a      	str	r2, [r3, #84]	@ 0x54
 80105bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105be:	4a0c      	ldr	r2, [pc, #48]	@ (80105f0 <prvInitialiseNewTask+0x150>)
 80105c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80105c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105c4:	4a0b      	ldr	r2, [pc, #44]	@ (80105f4 <prvInitialiseNewTask+0x154>)
 80105c6:	65da      	str	r2, [r3, #92]	@ 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80105c8:	683a      	ldr	r2, [r7, #0]
 80105ca:	68f9      	ldr	r1, [r7, #12]
 80105cc:	69b8      	ldr	r0, [r7, #24]
 80105ce:	f000 ff75 	bl	80114bc <pxPortInitialiseStack>
 80105d2:	4602      	mov	r2, r0
 80105d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105d6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80105d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d002      	beq.n	80105e4 <prvInitialiseNewTask+0x144>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80105de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105e2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80105e4:	bf00      	nop
 80105e6:	3720      	adds	r7, #32
 80105e8:	46bd      	mov	sp, r7
 80105ea:	bd80      	pop	{r7, pc}
 80105ec:	2000b3a0 	.word	0x2000b3a0
 80105f0:	2000b408 	.word	0x2000b408
 80105f4:	2000b470 	.word	0x2000b470

080105f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b082      	sub	sp, #8
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010600:	f001 f86c 	bl	80116dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010604:	4b2a      	ldr	r3, [pc, #168]	@ (80106b0 <prvAddNewTaskToReadyList+0xb8>)
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	3301      	adds	r3, #1
 801060a:	4a29      	ldr	r2, [pc, #164]	@ (80106b0 <prvAddNewTaskToReadyList+0xb8>)
 801060c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801060e:	4b29      	ldr	r3, [pc, #164]	@ (80106b4 <prvAddNewTaskToReadyList+0xbc>)
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d109      	bne.n	801062a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010616:	4a27      	ldr	r2, [pc, #156]	@ (80106b4 <prvAddNewTaskToReadyList+0xbc>)
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801061c:	4b24      	ldr	r3, [pc, #144]	@ (80106b0 <prvAddNewTaskToReadyList+0xb8>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	2b01      	cmp	r3, #1
 8010622:	d110      	bne.n	8010646 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010624:	f000 fc40 	bl	8010ea8 <prvInitialiseTaskLists>
 8010628:	e00d      	b.n	8010646 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801062a:	4b23      	ldr	r3, [pc, #140]	@ (80106b8 <prvAddNewTaskToReadyList+0xc0>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d109      	bne.n	8010646 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010632:	4b20      	ldr	r3, [pc, #128]	@ (80106b4 <prvAddNewTaskToReadyList+0xbc>)
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801063c:	429a      	cmp	r2, r3
 801063e:	d802      	bhi.n	8010646 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010640:	4a1c      	ldr	r2, [pc, #112]	@ (80106b4 <prvAddNewTaskToReadyList+0xbc>)
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010646:	4b1d      	ldr	r3, [pc, #116]	@ (80106bc <prvAddNewTaskToReadyList+0xc4>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	3301      	adds	r3, #1
 801064c:	4a1b      	ldr	r2, [pc, #108]	@ (80106bc <prvAddNewTaskToReadyList+0xc4>)
 801064e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010654:	2201      	movs	r2, #1
 8010656:	409a      	lsls	r2, r3
 8010658:	4b19      	ldr	r3, [pc, #100]	@ (80106c0 <prvAddNewTaskToReadyList+0xc8>)
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	4313      	orrs	r3, r2
 801065e:	4a18      	ldr	r2, [pc, #96]	@ (80106c0 <prvAddNewTaskToReadyList+0xc8>)
 8010660:	6013      	str	r3, [r2, #0]
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010666:	4613      	mov	r3, r2
 8010668:	009b      	lsls	r3, r3, #2
 801066a:	4413      	add	r3, r2
 801066c:	009b      	lsls	r3, r3, #2
 801066e:	4a15      	ldr	r2, [pc, #84]	@ (80106c4 <prvAddNewTaskToReadyList+0xcc>)
 8010670:	441a      	add	r2, r3
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	3304      	adds	r3, #4
 8010676:	4619      	mov	r1, r3
 8010678:	4610      	mov	r0, r2
 801067a:	f7fe fe46 	bl	800f30a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801067e:	f001 f863 	bl	8011748 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010682:	4b0d      	ldr	r3, [pc, #52]	@ (80106b8 <prvAddNewTaskToReadyList+0xc0>)
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d00e      	beq.n	80106a8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801068a:	4b0a      	ldr	r3, [pc, #40]	@ (80106b4 <prvAddNewTaskToReadyList+0xbc>)
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010694:	429a      	cmp	r2, r3
 8010696:	d207      	bcs.n	80106a8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010698:	4b0b      	ldr	r3, [pc, #44]	@ (80106c8 <prvAddNewTaskToReadyList+0xd0>)
 801069a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801069e:	601a      	str	r2, [r3, #0]
 80106a0:	f3bf 8f4f 	dsb	sy
 80106a4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80106a8:	bf00      	nop
 80106aa:	3708      	adds	r7, #8
 80106ac:	46bd      	mov	sp, r7
 80106ae:	bd80      	pop	{r7, pc}
 80106b0:	20003354 	.word	0x20003354
 80106b4:	20003254 	.word	0x20003254
 80106b8:	20003360 	.word	0x20003360
 80106bc:	20003370 	.word	0x20003370
 80106c0:	2000335c 	.word	0x2000335c
 80106c4:	20003258 	.word	0x20003258
 80106c8:	e000ed04 	.word	0xe000ed04

080106cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b084      	sub	sp, #16
 80106d0:	af00      	add	r7, sp, #0
 80106d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80106d4:	2300      	movs	r3, #0
 80106d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d01a      	beq.n	8010714 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80106de:	4b15      	ldr	r3, [pc, #84]	@ (8010734 <vTaskDelay+0x68>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d00d      	beq.n	8010702 <vTaskDelay+0x36>
	__asm volatile
 80106e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ea:	b672      	cpsid	i
 80106ec:	f383 8811 	msr	BASEPRI, r3
 80106f0:	f3bf 8f6f 	isb	sy
 80106f4:	f3bf 8f4f 	dsb	sy
 80106f8:	b662      	cpsie	i
 80106fa:	60bb      	str	r3, [r7, #8]
}
 80106fc:	bf00      	nop
 80106fe:	bf00      	nop
 8010700:	e7fd      	b.n	80106fe <vTaskDelay+0x32>
			vTaskSuspendAll();
 8010702:	f000 f889 	bl	8010818 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010706:	2100      	movs	r1, #0
 8010708:	6878      	ldr	r0, [r7, #4]
 801070a:	f000 fe71 	bl	80113f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801070e:	f000 f891 	bl	8010834 <xTaskResumeAll>
 8010712:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d107      	bne.n	801072a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801071a:	4b07      	ldr	r3, [pc, #28]	@ (8010738 <vTaskDelay+0x6c>)
 801071c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010720:	601a      	str	r2, [r3, #0]
 8010722:	f3bf 8f4f 	dsb	sy
 8010726:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801072a:	bf00      	nop
 801072c:	3710      	adds	r7, #16
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}
 8010732:	bf00      	nop
 8010734:	2000337c 	.word	0x2000337c
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08a      	sub	sp, #40	@ 0x28
 8010740:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010742:	2300      	movs	r3, #0
 8010744:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010746:	2300      	movs	r3, #0
 8010748:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801074a:	463a      	mov	r2, r7
 801074c:	1d39      	adds	r1, r7, #4
 801074e:	f107 0308 	add.w	r3, r7, #8
 8010752:	4618      	mov	r0, r3
 8010754:	f7f1 fc46 	bl	8001fe4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010758:	6839      	ldr	r1, [r7, #0]
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	68ba      	ldr	r2, [r7, #8]
 801075e:	9202      	str	r2, [sp, #8]
 8010760:	9301      	str	r3, [sp, #4]
 8010762:	2300      	movs	r3, #0
 8010764:	9300      	str	r3, [sp, #0]
 8010766:	2300      	movs	r3, #0
 8010768:	460a      	mov	r2, r1
 801076a:	4923      	ldr	r1, [pc, #140]	@ (80107f8 <vTaskStartScheduler+0xbc>)
 801076c:	4823      	ldr	r0, [pc, #140]	@ (80107fc <vTaskStartScheduler+0xc0>)
 801076e:	f7ff fdeb 	bl	8010348 <xTaskCreateStatic>
 8010772:	4603      	mov	r3, r0
 8010774:	4a22      	ldr	r2, [pc, #136]	@ (8010800 <vTaskStartScheduler+0xc4>)
 8010776:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010778:	4b21      	ldr	r3, [pc, #132]	@ (8010800 <vTaskStartScheduler+0xc4>)
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d002      	beq.n	8010786 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010780:	2301      	movs	r3, #1
 8010782:	617b      	str	r3, [r7, #20]
 8010784:	e001      	b.n	801078a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010786:	2300      	movs	r3, #0
 8010788:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801078a:	697b      	ldr	r3, [r7, #20]
 801078c:	2b01      	cmp	r3, #1
 801078e:	d11d      	bne.n	80107cc <vTaskStartScheduler+0x90>
	__asm volatile
 8010790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010794:	b672      	cpsid	i
 8010796:	f383 8811 	msr	BASEPRI, r3
 801079a:	f3bf 8f6f 	isb	sy
 801079e:	f3bf 8f4f 	dsb	sy
 80107a2:	b662      	cpsie	i
 80107a4:	613b      	str	r3, [r7, #16]
}
 80107a6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80107a8:	4b16      	ldr	r3, [pc, #88]	@ (8010804 <vTaskStartScheduler+0xc8>)
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	3350      	adds	r3, #80	@ 0x50
 80107ae:	4a16      	ldr	r2, [pc, #88]	@ (8010808 <vTaskStartScheduler+0xcc>)
 80107b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80107b2:	4b16      	ldr	r3, [pc, #88]	@ (801080c <vTaskStartScheduler+0xd0>)
 80107b4:	f04f 32ff 	mov.w	r2, #4294967295
 80107b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80107ba:	4b15      	ldr	r3, [pc, #84]	@ (8010810 <vTaskStartScheduler+0xd4>)
 80107bc:	2201      	movs	r2, #1
 80107be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80107c0:	4b14      	ldr	r3, [pc, #80]	@ (8010814 <vTaskStartScheduler+0xd8>)
 80107c2:	2200      	movs	r2, #0
 80107c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80107c6:	f000 ff0b 	bl	80115e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80107ca:	e011      	b.n	80107f0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80107cc:	697b      	ldr	r3, [r7, #20]
 80107ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107d2:	d10d      	bne.n	80107f0 <vTaskStartScheduler+0xb4>
	__asm volatile
 80107d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107d8:	b672      	cpsid	i
 80107da:	f383 8811 	msr	BASEPRI, r3
 80107de:	f3bf 8f6f 	isb	sy
 80107e2:	f3bf 8f4f 	dsb	sy
 80107e6:	b662      	cpsie	i
 80107e8:	60fb      	str	r3, [r7, #12]
}
 80107ea:	bf00      	nop
 80107ec:	bf00      	nop
 80107ee:	e7fd      	b.n	80107ec <vTaskStartScheduler+0xb0>
}
 80107f0:	bf00      	nop
 80107f2:	3718      	adds	r7, #24
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}
 80107f8:	08016734 	.word	0x08016734
 80107fc:	08010e75 	.word	0x08010e75
 8010800:	20003378 	.word	0x20003378
 8010804:	20003254 	.word	0x20003254
 8010808:	2000018c 	.word	0x2000018c
 801080c:	20003374 	.word	0x20003374
 8010810:	20003360 	.word	0x20003360
 8010814:	20003358 	.word	0x20003358

08010818 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010818:	b480      	push	{r7}
 801081a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801081c:	4b04      	ldr	r3, [pc, #16]	@ (8010830 <vTaskSuspendAll+0x18>)
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	3301      	adds	r3, #1
 8010822:	4a03      	ldr	r2, [pc, #12]	@ (8010830 <vTaskSuspendAll+0x18>)
 8010824:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010826:	bf00      	nop
 8010828:	46bd      	mov	sp, r7
 801082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082e:	4770      	bx	lr
 8010830:	2000337c 	.word	0x2000337c

08010834 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b084      	sub	sp, #16
 8010838:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801083a:	2300      	movs	r3, #0
 801083c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801083e:	2300      	movs	r3, #0
 8010840:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010842:	4b43      	ldr	r3, [pc, #268]	@ (8010950 <xTaskResumeAll+0x11c>)
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d10d      	bne.n	8010866 <xTaskResumeAll+0x32>
	__asm volatile
 801084a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801084e:	b672      	cpsid	i
 8010850:	f383 8811 	msr	BASEPRI, r3
 8010854:	f3bf 8f6f 	isb	sy
 8010858:	f3bf 8f4f 	dsb	sy
 801085c:	b662      	cpsie	i
 801085e:	603b      	str	r3, [r7, #0]
}
 8010860:	bf00      	nop
 8010862:	bf00      	nop
 8010864:	e7fd      	b.n	8010862 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010866:	f000 ff39 	bl	80116dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801086a:	4b39      	ldr	r3, [pc, #228]	@ (8010950 <xTaskResumeAll+0x11c>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	3b01      	subs	r3, #1
 8010870:	4a37      	ldr	r2, [pc, #220]	@ (8010950 <xTaskResumeAll+0x11c>)
 8010872:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010874:	4b36      	ldr	r3, [pc, #216]	@ (8010950 <xTaskResumeAll+0x11c>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d161      	bne.n	8010940 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801087c:	4b35      	ldr	r3, [pc, #212]	@ (8010954 <xTaskResumeAll+0x120>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d05d      	beq.n	8010940 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010884:	e02e      	b.n	80108e4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010886:	4b34      	ldr	r3, [pc, #208]	@ (8010958 <xTaskResumeAll+0x124>)
 8010888:	68db      	ldr	r3, [r3, #12]
 801088a:	68db      	ldr	r3, [r3, #12]
 801088c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	3318      	adds	r3, #24
 8010892:	4618      	mov	r0, r3
 8010894:	f7fe fd96 	bl	800f3c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	3304      	adds	r3, #4
 801089c:	4618      	mov	r0, r3
 801089e:	f7fe fd91 	bl	800f3c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108a6:	2201      	movs	r2, #1
 80108a8:	409a      	lsls	r2, r3
 80108aa:	4b2c      	ldr	r3, [pc, #176]	@ (801095c <xTaskResumeAll+0x128>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	4313      	orrs	r3, r2
 80108b0:	4a2a      	ldr	r2, [pc, #168]	@ (801095c <xTaskResumeAll+0x128>)
 80108b2:	6013      	str	r3, [r2, #0]
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108b8:	4613      	mov	r3, r2
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	4413      	add	r3, r2
 80108be:	009b      	lsls	r3, r3, #2
 80108c0:	4a27      	ldr	r2, [pc, #156]	@ (8010960 <xTaskResumeAll+0x12c>)
 80108c2:	441a      	add	r2, r3
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	3304      	adds	r3, #4
 80108c8:	4619      	mov	r1, r3
 80108ca:	4610      	mov	r0, r2
 80108cc:	f7fe fd1d 	bl	800f30a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108d4:	4b23      	ldr	r3, [pc, #140]	@ (8010964 <xTaskResumeAll+0x130>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108da:	429a      	cmp	r2, r3
 80108dc:	d302      	bcc.n	80108e4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80108de:	4b22      	ldr	r3, [pc, #136]	@ (8010968 <xTaskResumeAll+0x134>)
 80108e0:	2201      	movs	r2, #1
 80108e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80108e4:	4b1c      	ldr	r3, [pc, #112]	@ (8010958 <xTaskResumeAll+0x124>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d1cc      	bne.n	8010886 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d001      	beq.n	80108f6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80108f2:	f000 fb7f 	bl	8010ff4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80108f6:	4b1d      	ldr	r3, [pc, #116]	@ (801096c <xTaskResumeAll+0x138>)
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d010      	beq.n	8010924 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010902:	f000 f859 	bl	80109b8 <xTaskIncrementTick>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d002      	beq.n	8010912 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 801090c:	4b16      	ldr	r3, [pc, #88]	@ (8010968 <xTaskResumeAll+0x134>)
 801090e:	2201      	movs	r2, #1
 8010910:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	3b01      	subs	r3, #1
 8010916:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d1f1      	bne.n	8010902 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801091e:	4b13      	ldr	r3, [pc, #76]	@ (801096c <xTaskResumeAll+0x138>)
 8010920:	2200      	movs	r2, #0
 8010922:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010924:	4b10      	ldr	r3, [pc, #64]	@ (8010968 <xTaskResumeAll+0x134>)
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d009      	beq.n	8010940 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801092c:	2301      	movs	r3, #1
 801092e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010930:	4b0f      	ldr	r3, [pc, #60]	@ (8010970 <xTaskResumeAll+0x13c>)
 8010932:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010936:	601a      	str	r2, [r3, #0]
 8010938:	f3bf 8f4f 	dsb	sy
 801093c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010940:	f000 ff02 	bl	8011748 <vPortExitCritical>

	return xAlreadyYielded;
 8010944:	68bb      	ldr	r3, [r7, #8]
}
 8010946:	4618      	mov	r0, r3
 8010948:	3710      	adds	r7, #16
 801094a:	46bd      	mov	sp, r7
 801094c:	bd80      	pop	{r7, pc}
 801094e:	bf00      	nop
 8010950:	2000337c 	.word	0x2000337c
 8010954:	20003354 	.word	0x20003354
 8010958:	20003314 	.word	0x20003314
 801095c:	2000335c 	.word	0x2000335c
 8010960:	20003258 	.word	0x20003258
 8010964:	20003254 	.word	0x20003254
 8010968:	20003368 	.word	0x20003368
 801096c:	20003364 	.word	0x20003364
 8010970:	e000ed04 	.word	0xe000ed04

08010974 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010974:	b480      	push	{r7}
 8010976:	b083      	sub	sp, #12
 8010978:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801097a:	4b05      	ldr	r3, [pc, #20]	@ (8010990 <xTaskGetTickCount+0x1c>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010980:	687b      	ldr	r3, [r7, #4]
}
 8010982:	4618      	mov	r0, r3
 8010984:	370c      	adds	r7, #12
 8010986:	46bd      	mov	sp, r7
 8010988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098c:	4770      	bx	lr
 801098e:	bf00      	nop
 8010990:	20003358 	.word	0x20003358

08010994 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b082      	sub	sp, #8
 8010998:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801099a:	f000 ff87 	bl	80118ac <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801099e:	2300      	movs	r3, #0
 80109a0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80109a2:	4b04      	ldr	r3, [pc, #16]	@ (80109b4 <xTaskGetTickCountFromISR+0x20>)
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80109a8:	683b      	ldr	r3, [r7, #0]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3708      	adds	r7, #8
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}
 80109b2:	bf00      	nop
 80109b4:	20003358 	.word	0x20003358

080109b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b086      	sub	sp, #24
 80109bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80109be:	2300      	movs	r3, #0
 80109c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109c2:	4b50      	ldr	r3, [pc, #320]	@ (8010b04 <xTaskIncrementTick+0x14c>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	f040 808b 	bne.w	8010ae2 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80109cc:	4b4e      	ldr	r3, [pc, #312]	@ (8010b08 <xTaskIncrementTick+0x150>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	3301      	adds	r3, #1
 80109d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80109d4:	4a4c      	ldr	r2, [pc, #304]	@ (8010b08 <xTaskIncrementTick+0x150>)
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80109da:	693b      	ldr	r3, [r7, #16]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d123      	bne.n	8010a28 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80109e0:	4b4a      	ldr	r3, [pc, #296]	@ (8010b0c <xTaskIncrementTick+0x154>)
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d00d      	beq.n	8010a06 <xTaskIncrementTick+0x4e>
	__asm volatile
 80109ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ee:	b672      	cpsid	i
 80109f0:	f383 8811 	msr	BASEPRI, r3
 80109f4:	f3bf 8f6f 	isb	sy
 80109f8:	f3bf 8f4f 	dsb	sy
 80109fc:	b662      	cpsie	i
 80109fe:	603b      	str	r3, [r7, #0]
}
 8010a00:	bf00      	nop
 8010a02:	bf00      	nop
 8010a04:	e7fd      	b.n	8010a02 <xTaskIncrementTick+0x4a>
 8010a06:	4b41      	ldr	r3, [pc, #260]	@ (8010b0c <xTaskIncrementTick+0x154>)
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	60fb      	str	r3, [r7, #12]
 8010a0c:	4b40      	ldr	r3, [pc, #256]	@ (8010b10 <xTaskIncrementTick+0x158>)
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	4a3e      	ldr	r2, [pc, #248]	@ (8010b0c <xTaskIncrementTick+0x154>)
 8010a12:	6013      	str	r3, [r2, #0]
 8010a14:	4a3e      	ldr	r2, [pc, #248]	@ (8010b10 <xTaskIncrementTick+0x158>)
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	6013      	str	r3, [r2, #0]
 8010a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8010b14 <xTaskIncrementTick+0x15c>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	3301      	adds	r3, #1
 8010a20:	4a3c      	ldr	r2, [pc, #240]	@ (8010b14 <xTaskIncrementTick+0x15c>)
 8010a22:	6013      	str	r3, [r2, #0]
 8010a24:	f000 fae6 	bl	8010ff4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010a28:	4b3b      	ldr	r3, [pc, #236]	@ (8010b18 <xTaskIncrementTick+0x160>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	693a      	ldr	r2, [r7, #16]
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	d348      	bcc.n	8010ac4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010a32:	4b36      	ldr	r3, [pc, #216]	@ (8010b0c <xTaskIncrementTick+0x154>)
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d104      	bne.n	8010a46 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a3c:	4b36      	ldr	r3, [pc, #216]	@ (8010b18 <xTaskIncrementTick+0x160>)
 8010a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8010a42:	601a      	str	r2, [r3, #0]
					break;
 8010a44:	e03e      	b.n	8010ac4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a46:	4b31      	ldr	r3, [pc, #196]	@ (8010b0c <xTaskIncrementTick+0x154>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	68db      	ldr	r3, [r3, #12]
 8010a4c:	68db      	ldr	r3, [r3, #12]
 8010a4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010a50:	68bb      	ldr	r3, [r7, #8]
 8010a52:	685b      	ldr	r3, [r3, #4]
 8010a54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010a56:	693a      	ldr	r2, [r7, #16]
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d203      	bcs.n	8010a66 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010a5e:	4a2e      	ldr	r2, [pc, #184]	@ (8010b18 <xTaskIncrementTick+0x160>)
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010a64:	e02e      	b.n	8010ac4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	3304      	adds	r3, #4
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	f7fe fcaa 	bl	800f3c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d004      	beq.n	8010a82 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	3318      	adds	r3, #24
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	f7fe fca1 	bl	800f3c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010a82:	68bb      	ldr	r3, [r7, #8]
 8010a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a86:	2201      	movs	r2, #1
 8010a88:	409a      	lsls	r2, r3
 8010a8a:	4b24      	ldr	r3, [pc, #144]	@ (8010b1c <xTaskIncrementTick+0x164>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	4313      	orrs	r3, r2
 8010a90:	4a22      	ldr	r2, [pc, #136]	@ (8010b1c <xTaskIncrementTick+0x164>)
 8010a92:	6013      	str	r3, [r2, #0]
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a98:	4613      	mov	r3, r2
 8010a9a:	009b      	lsls	r3, r3, #2
 8010a9c:	4413      	add	r3, r2
 8010a9e:	009b      	lsls	r3, r3, #2
 8010aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8010b20 <xTaskIncrementTick+0x168>)
 8010aa2:	441a      	add	r2, r3
 8010aa4:	68bb      	ldr	r3, [r7, #8]
 8010aa6:	3304      	adds	r3, #4
 8010aa8:	4619      	mov	r1, r3
 8010aaa:	4610      	mov	r0, r2
 8010aac:	f7fe fc2d 	bl	800f30a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8010b24 <xTaskIncrementTick+0x16c>)
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010aba:	429a      	cmp	r2, r3
 8010abc:	d3b9      	bcc.n	8010a32 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8010abe:	2301      	movs	r3, #1
 8010ac0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010ac2:	e7b6      	b.n	8010a32 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010ac4:	4b17      	ldr	r3, [pc, #92]	@ (8010b24 <xTaskIncrementTick+0x16c>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010aca:	4915      	ldr	r1, [pc, #84]	@ (8010b20 <xTaskIncrementTick+0x168>)
 8010acc:	4613      	mov	r3, r2
 8010ace:	009b      	lsls	r3, r3, #2
 8010ad0:	4413      	add	r3, r2
 8010ad2:	009b      	lsls	r3, r3, #2
 8010ad4:	440b      	add	r3, r1
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2b01      	cmp	r3, #1
 8010ada:	d907      	bls.n	8010aec <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8010adc:	2301      	movs	r3, #1
 8010ade:	617b      	str	r3, [r7, #20]
 8010ae0:	e004      	b.n	8010aec <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010ae2:	4b11      	ldr	r3, [pc, #68]	@ (8010b28 <xTaskIncrementTick+0x170>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	3301      	adds	r3, #1
 8010ae8:	4a0f      	ldr	r2, [pc, #60]	@ (8010b28 <xTaskIncrementTick+0x170>)
 8010aea:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010aec:	4b0f      	ldr	r3, [pc, #60]	@ (8010b2c <xTaskIncrementTick+0x174>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d001      	beq.n	8010af8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8010af4:	2301      	movs	r3, #1
 8010af6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010af8:	697b      	ldr	r3, [r7, #20]
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3718      	adds	r7, #24
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop
 8010b04:	2000337c 	.word	0x2000337c
 8010b08:	20003358 	.word	0x20003358
 8010b0c:	2000330c 	.word	0x2000330c
 8010b10:	20003310 	.word	0x20003310
 8010b14:	2000336c 	.word	0x2000336c
 8010b18:	20003374 	.word	0x20003374
 8010b1c:	2000335c 	.word	0x2000335c
 8010b20:	20003258 	.word	0x20003258
 8010b24:	20003254 	.word	0x20003254
 8010b28:	20003364 	.word	0x20003364
 8010b2c:	20003368 	.word	0x20003368

08010b30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b088      	sub	sp, #32
 8010b34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010b36:	4b3d      	ldr	r3, [pc, #244]	@ (8010c2c <vTaskSwitchContext+0xfc>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d003      	beq.n	8010b46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010b3e:	4b3c      	ldr	r3, [pc, #240]	@ (8010c30 <vTaskSwitchContext+0x100>)
 8010b40:	2201      	movs	r2, #1
 8010b42:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010b44:	e06e      	b.n	8010c24 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8010b46:	4b3a      	ldr	r3, [pc, #232]	@ (8010c30 <vTaskSwitchContext+0x100>)
 8010b48:	2200      	movs	r2, #0
 8010b4a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8010b4c:	4b39      	ldr	r3, [pc, #228]	@ (8010c34 <vTaskSwitchContext+0x104>)
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b52:	61fb      	str	r3, [r7, #28]
 8010b54:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8010b58:	61bb      	str	r3, [r7, #24]
 8010b5a:	69fb      	ldr	r3, [r7, #28]
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	69ba      	ldr	r2, [r7, #24]
 8010b60:	429a      	cmp	r2, r3
 8010b62:	d111      	bne.n	8010b88 <vTaskSwitchContext+0x58>
 8010b64:	69fb      	ldr	r3, [r7, #28]
 8010b66:	3304      	adds	r3, #4
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	69ba      	ldr	r2, [r7, #24]
 8010b6c:	429a      	cmp	r2, r3
 8010b6e:	d10b      	bne.n	8010b88 <vTaskSwitchContext+0x58>
 8010b70:	69fb      	ldr	r3, [r7, #28]
 8010b72:	3308      	adds	r3, #8
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	69ba      	ldr	r2, [r7, #24]
 8010b78:	429a      	cmp	r2, r3
 8010b7a:	d105      	bne.n	8010b88 <vTaskSwitchContext+0x58>
 8010b7c:	69fb      	ldr	r3, [r7, #28]
 8010b7e:	330c      	adds	r3, #12
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	69ba      	ldr	r2, [r7, #24]
 8010b84:	429a      	cmp	r2, r3
 8010b86:	d008      	beq.n	8010b9a <vTaskSwitchContext+0x6a>
 8010b88:	4b2a      	ldr	r3, [pc, #168]	@ (8010c34 <vTaskSwitchContext+0x104>)
 8010b8a:	681a      	ldr	r2, [r3, #0]
 8010b8c:	4b29      	ldr	r3, [pc, #164]	@ (8010c34 <vTaskSwitchContext+0x104>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	3334      	adds	r3, #52	@ 0x34
 8010b92:	4619      	mov	r1, r3
 8010b94:	4610      	mov	r0, r2
 8010b96:	f7f1 fa12 	bl	8001fbe <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b9a:	4b27      	ldr	r3, [pc, #156]	@ (8010c38 <vTaskSwitchContext+0x108>)
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	fab3 f383 	clz	r3, r3
 8010ba6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010ba8:	7afb      	ldrb	r3, [r7, #11]
 8010baa:	f1c3 031f 	rsb	r3, r3, #31
 8010bae:	617b      	str	r3, [r7, #20]
 8010bb0:	4922      	ldr	r1, [pc, #136]	@ (8010c3c <vTaskSwitchContext+0x10c>)
 8010bb2:	697a      	ldr	r2, [r7, #20]
 8010bb4:	4613      	mov	r3, r2
 8010bb6:	009b      	lsls	r3, r3, #2
 8010bb8:	4413      	add	r3, r2
 8010bba:	009b      	lsls	r3, r3, #2
 8010bbc:	440b      	add	r3, r1
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d10d      	bne.n	8010be0 <vTaskSwitchContext+0xb0>
	__asm volatile
 8010bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bc8:	b672      	cpsid	i
 8010bca:	f383 8811 	msr	BASEPRI, r3
 8010bce:	f3bf 8f6f 	isb	sy
 8010bd2:	f3bf 8f4f 	dsb	sy
 8010bd6:	b662      	cpsie	i
 8010bd8:	607b      	str	r3, [r7, #4]
}
 8010bda:	bf00      	nop
 8010bdc:	bf00      	nop
 8010bde:	e7fd      	b.n	8010bdc <vTaskSwitchContext+0xac>
 8010be0:	697a      	ldr	r2, [r7, #20]
 8010be2:	4613      	mov	r3, r2
 8010be4:	009b      	lsls	r3, r3, #2
 8010be6:	4413      	add	r3, r2
 8010be8:	009b      	lsls	r3, r3, #2
 8010bea:	4a14      	ldr	r2, [pc, #80]	@ (8010c3c <vTaskSwitchContext+0x10c>)
 8010bec:	4413      	add	r3, r2
 8010bee:	613b      	str	r3, [r7, #16]
 8010bf0:	693b      	ldr	r3, [r7, #16]
 8010bf2:	685b      	ldr	r3, [r3, #4]
 8010bf4:	685a      	ldr	r2, [r3, #4]
 8010bf6:	693b      	ldr	r3, [r7, #16]
 8010bf8:	605a      	str	r2, [r3, #4]
 8010bfa:	693b      	ldr	r3, [r7, #16]
 8010bfc:	685a      	ldr	r2, [r3, #4]
 8010bfe:	693b      	ldr	r3, [r7, #16]
 8010c00:	3308      	adds	r3, #8
 8010c02:	429a      	cmp	r2, r3
 8010c04:	d104      	bne.n	8010c10 <vTaskSwitchContext+0xe0>
 8010c06:	693b      	ldr	r3, [r7, #16]
 8010c08:	685b      	ldr	r3, [r3, #4]
 8010c0a:	685a      	ldr	r2, [r3, #4]
 8010c0c:	693b      	ldr	r3, [r7, #16]
 8010c0e:	605a      	str	r2, [r3, #4]
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	685b      	ldr	r3, [r3, #4]
 8010c14:	68db      	ldr	r3, [r3, #12]
 8010c16:	4a07      	ldr	r2, [pc, #28]	@ (8010c34 <vTaskSwitchContext+0x104>)
 8010c18:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010c1a:	4b06      	ldr	r3, [pc, #24]	@ (8010c34 <vTaskSwitchContext+0x104>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	3350      	adds	r3, #80	@ 0x50
 8010c20:	4a07      	ldr	r2, [pc, #28]	@ (8010c40 <vTaskSwitchContext+0x110>)
 8010c22:	6013      	str	r3, [r2, #0]
}
 8010c24:	bf00      	nop
 8010c26:	3720      	adds	r7, #32
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	2000337c 	.word	0x2000337c
 8010c30:	20003368 	.word	0x20003368
 8010c34:	20003254 	.word	0x20003254
 8010c38:	2000335c 	.word	0x2000335c
 8010c3c:	20003258 	.word	0x20003258
 8010c40:	2000018c 	.word	0x2000018c

08010c44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b084      	sub	sp, #16
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
 8010c4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d10d      	bne.n	8010c70 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8010c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c58:	b672      	cpsid	i
 8010c5a:	f383 8811 	msr	BASEPRI, r3
 8010c5e:	f3bf 8f6f 	isb	sy
 8010c62:	f3bf 8f4f 	dsb	sy
 8010c66:	b662      	cpsie	i
 8010c68:	60fb      	str	r3, [r7, #12]
}
 8010c6a:	bf00      	nop
 8010c6c:	bf00      	nop
 8010c6e:	e7fd      	b.n	8010c6c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010c70:	4b07      	ldr	r3, [pc, #28]	@ (8010c90 <vTaskPlaceOnEventList+0x4c>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	3318      	adds	r3, #24
 8010c76:	4619      	mov	r1, r3
 8010c78:	6878      	ldr	r0, [r7, #4]
 8010c7a:	f7fe fb6a 	bl	800f352 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010c7e:	2101      	movs	r1, #1
 8010c80:	6838      	ldr	r0, [r7, #0]
 8010c82:	f000 fbb5 	bl	80113f0 <prvAddCurrentTaskToDelayedList>
}
 8010c86:	bf00      	nop
 8010c88:	3710      	adds	r7, #16
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}
 8010c8e:	bf00      	nop
 8010c90:	20003254 	.word	0x20003254

08010c94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b086      	sub	sp, #24
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	68db      	ldr	r3, [r3, #12]
 8010ca0:	68db      	ldr	r3, [r3, #12]
 8010ca2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010ca4:	693b      	ldr	r3, [r7, #16]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d10d      	bne.n	8010cc6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8010caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cae:	b672      	cpsid	i
 8010cb0:	f383 8811 	msr	BASEPRI, r3
 8010cb4:	f3bf 8f6f 	isb	sy
 8010cb8:	f3bf 8f4f 	dsb	sy
 8010cbc:	b662      	cpsie	i
 8010cbe:	60fb      	str	r3, [r7, #12]
}
 8010cc0:	bf00      	nop
 8010cc2:	bf00      	nop
 8010cc4:	e7fd      	b.n	8010cc2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	3318      	adds	r3, #24
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f7fe fb7a 	bl	800f3c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8010d48 <xTaskRemoveFromEventList+0xb4>)
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d11c      	bne.n	8010d12 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010cd8:	693b      	ldr	r3, [r7, #16]
 8010cda:	3304      	adds	r3, #4
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f7fe fb71 	bl	800f3c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010ce2:	693b      	ldr	r3, [r7, #16]
 8010ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	409a      	lsls	r2, r3
 8010cea:	4b18      	ldr	r3, [pc, #96]	@ (8010d4c <xTaskRemoveFromEventList+0xb8>)
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	4313      	orrs	r3, r2
 8010cf0:	4a16      	ldr	r2, [pc, #88]	@ (8010d4c <xTaskRemoveFromEventList+0xb8>)
 8010cf2:	6013      	str	r3, [r2, #0]
 8010cf4:	693b      	ldr	r3, [r7, #16]
 8010cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cf8:	4613      	mov	r3, r2
 8010cfa:	009b      	lsls	r3, r3, #2
 8010cfc:	4413      	add	r3, r2
 8010cfe:	009b      	lsls	r3, r3, #2
 8010d00:	4a13      	ldr	r2, [pc, #76]	@ (8010d50 <xTaskRemoveFromEventList+0xbc>)
 8010d02:	441a      	add	r2, r3
 8010d04:	693b      	ldr	r3, [r7, #16]
 8010d06:	3304      	adds	r3, #4
 8010d08:	4619      	mov	r1, r3
 8010d0a:	4610      	mov	r0, r2
 8010d0c:	f7fe fafd 	bl	800f30a <vListInsertEnd>
 8010d10:	e005      	b.n	8010d1e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010d12:	693b      	ldr	r3, [r7, #16]
 8010d14:	3318      	adds	r3, #24
 8010d16:	4619      	mov	r1, r3
 8010d18:	480e      	ldr	r0, [pc, #56]	@ (8010d54 <xTaskRemoveFromEventList+0xc0>)
 8010d1a:	f7fe faf6 	bl	800f30a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010d1e:	693b      	ldr	r3, [r7, #16]
 8010d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d22:	4b0d      	ldr	r3, [pc, #52]	@ (8010d58 <xTaskRemoveFromEventList+0xc4>)
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d28:	429a      	cmp	r2, r3
 8010d2a:	d905      	bls.n	8010d38 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010d30:	4b0a      	ldr	r3, [pc, #40]	@ (8010d5c <xTaskRemoveFromEventList+0xc8>)
 8010d32:	2201      	movs	r2, #1
 8010d34:	601a      	str	r2, [r3, #0]
 8010d36:	e001      	b.n	8010d3c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8010d38:	2300      	movs	r3, #0
 8010d3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010d3c:	697b      	ldr	r3, [r7, #20]
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3718      	adds	r7, #24
 8010d42:	46bd      	mov	sp, r7
 8010d44:	bd80      	pop	{r7, pc}
 8010d46:	bf00      	nop
 8010d48:	2000337c 	.word	0x2000337c
 8010d4c:	2000335c 	.word	0x2000335c
 8010d50:	20003258 	.word	0x20003258
 8010d54:	20003314 	.word	0x20003314
 8010d58:	20003254 	.word	0x20003254
 8010d5c:	20003368 	.word	0x20003368

08010d60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010d60:	b480      	push	{r7}
 8010d62:	b083      	sub	sp, #12
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010d68:	4b06      	ldr	r3, [pc, #24]	@ (8010d84 <vTaskInternalSetTimeOutState+0x24>)
 8010d6a:	681a      	ldr	r2, [r3, #0]
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010d70:	4b05      	ldr	r3, [pc, #20]	@ (8010d88 <vTaskInternalSetTimeOutState+0x28>)
 8010d72:	681a      	ldr	r2, [r3, #0]
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	605a      	str	r2, [r3, #4]
}
 8010d78:	bf00      	nop
 8010d7a:	370c      	adds	r7, #12
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d82:	4770      	bx	lr
 8010d84:	2000336c 	.word	0x2000336c
 8010d88:	20003358 	.word	0x20003358

08010d8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010d8c:	b580      	push	{r7, lr}
 8010d8e:	b088      	sub	sp, #32
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
 8010d94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d10d      	bne.n	8010db8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8010d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010da0:	b672      	cpsid	i
 8010da2:	f383 8811 	msr	BASEPRI, r3
 8010da6:	f3bf 8f6f 	isb	sy
 8010daa:	f3bf 8f4f 	dsb	sy
 8010dae:	b662      	cpsie	i
 8010db0:	613b      	str	r3, [r7, #16]
}
 8010db2:	bf00      	nop
 8010db4:	bf00      	nop
 8010db6:	e7fd      	b.n	8010db4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8010db8:	683b      	ldr	r3, [r7, #0]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d10d      	bne.n	8010dda <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8010dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dc2:	b672      	cpsid	i
 8010dc4:	f383 8811 	msr	BASEPRI, r3
 8010dc8:	f3bf 8f6f 	isb	sy
 8010dcc:	f3bf 8f4f 	dsb	sy
 8010dd0:	b662      	cpsie	i
 8010dd2:	60fb      	str	r3, [r7, #12]
}
 8010dd4:	bf00      	nop
 8010dd6:	bf00      	nop
 8010dd8:	e7fd      	b.n	8010dd6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8010dda:	f000 fc7f 	bl	80116dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010dde:	4b1d      	ldr	r3, [pc, #116]	@ (8010e54 <xTaskCheckForTimeOut+0xc8>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	685b      	ldr	r3, [r3, #4]
 8010de8:	69ba      	ldr	r2, [r7, #24]
 8010dea:	1ad3      	subs	r3, r2, r3
 8010dec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010dee:	683b      	ldr	r3, [r7, #0]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010df6:	d102      	bne.n	8010dfe <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010df8:	2300      	movs	r3, #0
 8010dfa:	61fb      	str	r3, [r7, #28]
 8010dfc:	e023      	b.n	8010e46 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	681a      	ldr	r2, [r3, #0]
 8010e02:	4b15      	ldr	r3, [pc, #84]	@ (8010e58 <xTaskCheckForTimeOut+0xcc>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	429a      	cmp	r2, r3
 8010e08:	d007      	beq.n	8010e1a <xTaskCheckForTimeOut+0x8e>
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	69ba      	ldr	r2, [r7, #24]
 8010e10:	429a      	cmp	r2, r3
 8010e12:	d302      	bcc.n	8010e1a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010e14:	2301      	movs	r3, #1
 8010e16:	61fb      	str	r3, [r7, #28]
 8010e18:	e015      	b.n	8010e46 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010e1a:	683b      	ldr	r3, [r7, #0]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	697a      	ldr	r2, [r7, #20]
 8010e20:	429a      	cmp	r2, r3
 8010e22:	d20b      	bcs.n	8010e3c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010e24:	683b      	ldr	r3, [r7, #0]
 8010e26:	681a      	ldr	r2, [r3, #0]
 8010e28:	697b      	ldr	r3, [r7, #20]
 8010e2a:	1ad2      	subs	r2, r2, r3
 8010e2c:	683b      	ldr	r3, [r7, #0]
 8010e2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010e30:	6878      	ldr	r0, [r7, #4]
 8010e32:	f7ff ff95 	bl	8010d60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010e36:	2300      	movs	r3, #0
 8010e38:	61fb      	str	r3, [r7, #28]
 8010e3a:	e004      	b.n	8010e46 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010e42:	2301      	movs	r3, #1
 8010e44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010e46:	f000 fc7f 	bl	8011748 <vPortExitCritical>

	return xReturn;
 8010e4a:	69fb      	ldr	r3, [r7, #28]
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	3720      	adds	r7, #32
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}
 8010e54:	20003358 	.word	0x20003358
 8010e58:	2000336c 	.word	0x2000336c

08010e5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010e5c:	b480      	push	{r7}
 8010e5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010e60:	4b03      	ldr	r3, [pc, #12]	@ (8010e70 <vTaskMissedYield+0x14>)
 8010e62:	2201      	movs	r2, #1
 8010e64:	601a      	str	r2, [r3, #0]
}
 8010e66:	bf00      	nop
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr
 8010e70:	20003368 	.word	0x20003368

08010e74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b082      	sub	sp, #8
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010e7c:	f000 f854 	bl	8010f28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010e80:	4b07      	ldr	r3, [pc, #28]	@ (8010ea0 <prvIdleTask+0x2c>)
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	2b01      	cmp	r3, #1
 8010e86:	d907      	bls.n	8010e98 <prvIdleTask+0x24>
			{
				taskYIELD();
 8010e88:	4b06      	ldr	r3, [pc, #24]	@ (8010ea4 <prvIdleTask+0x30>)
 8010e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e8e:	601a      	str	r2, [r3, #0]
 8010e90:	f3bf 8f4f 	dsb	sy
 8010e94:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8010e98:	f7f1 f88a 	bl	8001fb0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8010e9c:	e7ee      	b.n	8010e7c <prvIdleTask+0x8>
 8010e9e:	bf00      	nop
 8010ea0:	20003258 	.word	0x20003258
 8010ea4:	e000ed04 	.word	0xe000ed04

08010ea8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b082      	sub	sp, #8
 8010eac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010eae:	2300      	movs	r3, #0
 8010eb0:	607b      	str	r3, [r7, #4]
 8010eb2:	e00c      	b.n	8010ece <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010eb4:	687a      	ldr	r2, [r7, #4]
 8010eb6:	4613      	mov	r3, r2
 8010eb8:	009b      	lsls	r3, r3, #2
 8010eba:	4413      	add	r3, r2
 8010ebc:	009b      	lsls	r3, r3, #2
 8010ebe:	4a12      	ldr	r2, [pc, #72]	@ (8010f08 <prvInitialiseTaskLists+0x60>)
 8010ec0:	4413      	add	r3, r2
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f7fe f9f4 	bl	800f2b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	3301      	adds	r3, #1
 8010ecc:	607b      	str	r3, [r7, #4]
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2b06      	cmp	r3, #6
 8010ed2:	d9ef      	bls.n	8010eb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010ed4:	480d      	ldr	r0, [pc, #52]	@ (8010f0c <prvInitialiseTaskLists+0x64>)
 8010ed6:	f7fe f9eb 	bl	800f2b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010eda:	480d      	ldr	r0, [pc, #52]	@ (8010f10 <prvInitialiseTaskLists+0x68>)
 8010edc:	f7fe f9e8 	bl	800f2b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010ee0:	480c      	ldr	r0, [pc, #48]	@ (8010f14 <prvInitialiseTaskLists+0x6c>)
 8010ee2:	f7fe f9e5 	bl	800f2b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010ee6:	480c      	ldr	r0, [pc, #48]	@ (8010f18 <prvInitialiseTaskLists+0x70>)
 8010ee8:	f7fe f9e2 	bl	800f2b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010eec:	480b      	ldr	r0, [pc, #44]	@ (8010f1c <prvInitialiseTaskLists+0x74>)
 8010eee:	f7fe f9df 	bl	800f2b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8010f20 <prvInitialiseTaskLists+0x78>)
 8010ef4:	4a05      	ldr	r2, [pc, #20]	@ (8010f0c <prvInitialiseTaskLists+0x64>)
 8010ef6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8010f24 <prvInitialiseTaskLists+0x7c>)
 8010efa:	4a05      	ldr	r2, [pc, #20]	@ (8010f10 <prvInitialiseTaskLists+0x68>)
 8010efc:	601a      	str	r2, [r3, #0]
}
 8010efe:	bf00      	nop
 8010f00:	3708      	adds	r7, #8
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
 8010f06:	bf00      	nop
 8010f08:	20003258 	.word	0x20003258
 8010f0c:	200032e4 	.word	0x200032e4
 8010f10:	200032f8 	.word	0x200032f8
 8010f14:	20003314 	.word	0x20003314
 8010f18:	20003328 	.word	0x20003328
 8010f1c:	20003340 	.word	0x20003340
 8010f20:	2000330c 	.word	0x2000330c
 8010f24:	20003310 	.word	0x20003310

08010f28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b082      	sub	sp, #8
 8010f2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f2e:	e019      	b.n	8010f64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010f30:	f000 fbd4 	bl	80116dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f34:	4b10      	ldr	r3, [pc, #64]	@ (8010f78 <prvCheckTasksWaitingTermination+0x50>)
 8010f36:	68db      	ldr	r3, [r3, #12]
 8010f38:	68db      	ldr	r3, [r3, #12]
 8010f3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	3304      	adds	r3, #4
 8010f40:	4618      	mov	r0, r3
 8010f42:	f7fe fa3f 	bl	800f3c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010f46:	4b0d      	ldr	r3, [pc, #52]	@ (8010f7c <prvCheckTasksWaitingTermination+0x54>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	3b01      	subs	r3, #1
 8010f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8010f7c <prvCheckTasksWaitingTermination+0x54>)
 8010f4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010f50:	4b0b      	ldr	r3, [pc, #44]	@ (8010f80 <prvCheckTasksWaitingTermination+0x58>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	3b01      	subs	r3, #1
 8010f56:	4a0a      	ldr	r2, [pc, #40]	@ (8010f80 <prvCheckTasksWaitingTermination+0x58>)
 8010f58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010f5a:	f000 fbf5 	bl	8011748 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010f5e:	6878      	ldr	r0, [r7, #4]
 8010f60:	f000 f810 	bl	8010f84 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010f64:	4b06      	ldr	r3, [pc, #24]	@ (8010f80 <prvCheckTasksWaitingTermination+0x58>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d1e1      	bne.n	8010f30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010f6c:	bf00      	nop
 8010f6e:	bf00      	nop
 8010f70:	3708      	adds	r7, #8
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	20003328 	.word	0x20003328
 8010f7c:	20003354 	.word	0x20003354
 8010f80:	2000333c 	.word	0x2000333c

08010f84 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b084      	sub	sp, #16
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	3350      	adds	r3, #80	@ 0x50
 8010f90:	4618      	mov	r0, r3
 8010f92:	f002 fceb 	bl	801396c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d108      	bne.n	8010fb2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	f000 fd99 	bl	8011adc <vPortFree>
				vPortFree( pxTCB );
 8010faa:	6878      	ldr	r0, [r7, #4]
 8010fac:	f000 fd96 	bl	8011adc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010fb0:	e01b      	b.n	8010fea <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010fb8:	2b01      	cmp	r3, #1
 8010fba:	d103      	bne.n	8010fc4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 fd8d 	bl	8011adc <vPortFree>
	}
 8010fc2:	e012      	b.n	8010fea <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8010fca:	2b02      	cmp	r3, #2
 8010fcc:	d00d      	beq.n	8010fea <prvDeleteTCB+0x66>
	__asm volatile
 8010fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fd2:	b672      	cpsid	i
 8010fd4:	f383 8811 	msr	BASEPRI, r3
 8010fd8:	f3bf 8f6f 	isb	sy
 8010fdc:	f3bf 8f4f 	dsb	sy
 8010fe0:	b662      	cpsie	i
 8010fe2:	60fb      	str	r3, [r7, #12]
}
 8010fe4:	bf00      	nop
 8010fe6:	bf00      	nop
 8010fe8:	e7fd      	b.n	8010fe6 <prvDeleteTCB+0x62>
	}
 8010fea:	bf00      	nop
 8010fec:	3710      	adds	r7, #16
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
	...

08010ff4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010ff4:	b480      	push	{r7}
 8010ff6:	b083      	sub	sp, #12
 8010ff8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010ffa:	4b0c      	ldr	r3, [pc, #48]	@ (801102c <prvResetNextTaskUnblockTime+0x38>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d104      	bne.n	801100e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011004:	4b0a      	ldr	r3, [pc, #40]	@ (8011030 <prvResetNextTaskUnblockTime+0x3c>)
 8011006:	f04f 32ff 	mov.w	r2, #4294967295
 801100a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801100c:	e008      	b.n	8011020 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801100e:	4b07      	ldr	r3, [pc, #28]	@ (801102c <prvResetNextTaskUnblockTime+0x38>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	68db      	ldr	r3, [r3, #12]
 8011014:	68db      	ldr	r3, [r3, #12]
 8011016:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	4a04      	ldr	r2, [pc, #16]	@ (8011030 <prvResetNextTaskUnblockTime+0x3c>)
 801101e:	6013      	str	r3, [r2, #0]
}
 8011020:	bf00      	nop
 8011022:	370c      	adds	r7, #12
 8011024:	46bd      	mov	sp, r7
 8011026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102a:	4770      	bx	lr
 801102c:	2000330c 	.word	0x2000330c
 8011030:	20003374 	.word	0x20003374

08011034 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011034:	b480      	push	{r7}
 8011036:	b083      	sub	sp, #12
 8011038:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801103a:	4b0b      	ldr	r3, [pc, #44]	@ (8011068 <xTaskGetSchedulerState+0x34>)
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d102      	bne.n	8011048 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011042:	2301      	movs	r3, #1
 8011044:	607b      	str	r3, [r7, #4]
 8011046:	e008      	b.n	801105a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011048:	4b08      	ldr	r3, [pc, #32]	@ (801106c <xTaskGetSchedulerState+0x38>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d102      	bne.n	8011056 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011050:	2302      	movs	r3, #2
 8011052:	607b      	str	r3, [r7, #4]
 8011054:	e001      	b.n	801105a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011056:	2300      	movs	r3, #0
 8011058:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801105a:	687b      	ldr	r3, [r7, #4]
	}
 801105c:	4618      	mov	r0, r3
 801105e:	370c      	adds	r7, #12
 8011060:	46bd      	mov	sp, r7
 8011062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011066:	4770      	bx	lr
 8011068:	20003360 	.word	0x20003360
 801106c:	2000337c 	.word	0x2000337c

08011070 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801107c:	2300      	movs	r3, #0
 801107e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d069      	beq.n	801115a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011086:	68bb      	ldr	r3, [r7, #8]
 8011088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801108a:	4b36      	ldr	r3, [pc, #216]	@ (8011164 <xTaskPriorityInherit+0xf4>)
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011090:	429a      	cmp	r2, r3
 8011092:	d259      	bcs.n	8011148 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011094:	68bb      	ldr	r3, [r7, #8]
 8011096:	699b      	ldr	r3, [r3, #24]
 8011098:	2b00      	cmp	r3, #0
 801109a:	db06      	blt.n	80110aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801109c:	4b31      	ldr	r3, [pc, #196]	@ (8011164 <xTaskPriorityInherit+0xf4>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110a2:	f1c3 0207 	rsb	r2, r3, #7
 80110a6:	68bb      	ldr	r3, [r7, #8]
 80110a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80110aa:	68bb      	ldr	r3, [r7, #8]
 80110ac:	6959      	ldr	r1, [r3, #20]
 80110ae:	68bb      	ldr	r3, [r7, #8]
 80110b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110b2:	4613      	mov	r3, r2
 80110b4:	009b      	lsls	r3, r3, #2
 80110b6:	4413      	add	r3, r2
 80110b8:	009b      	lsls	r3, r3, #2
 80110ba:	4a2b      	ldr	r2, [pc, #172]	@ (8011168 <xTaskPriorityInherit+0xf8>)
 80110bc:	4413      	add	r3, r2
 80110be:	4299      	cmp	r1, r3
 80110c0:	d13a      	bne.n	8011138 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	3304      	adds	r3, #4
 80110c6:	4618      	mov	r0, r3
 80110c8:	f7fe f97c 	bl	800f3c4 <uxListRemove>
 80110cc:	4603      	mov	r3, r0
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d115      	bne.n	80110fe <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80110d2:	68bb      	ldr	r3, [r7, #8]
 80110d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80110d6:	4924      	ldr	r1, [pc, #144]	@ (8011168 <xTaskPriorityInherit+0xf8>)
 80110d8:	4613      	mov	r3, r2
 80110da:	009b      	lsls	r3, r3, #2
 80110dc:	4413      	add	r3, r2
 80110de:	009b      	lsls	r3, r3, #2
 80110e0:	440b      	add	r3, r1
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d10a      	bne.n	80110fe <xTaskPriorityInherit+0x8e>
 80110e8:	68bb      	ldr	r3, [r7, #8]
 80110ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ec:	2201      	movs	r2, #1
 80110ee:	fa02 f303 	lsl.w	r3, r2, r3
 80110f2:	43da      	mvns	r2, r3
 80110f4:	4b1d      	ldr	r3, [pc, #116]	@ (801116c <xTaskPriorityInherit+0xfc>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	4013      	ands	r3, r2
 80110fa:	4a1c      	ldr	r2, [pc, #112]	@ (801116c <xTaskPriorityInherit+0xfc>)
 80110fc:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80110fe:	4b19      	ldr	r3, [pc, #100]	@ (8011164 <xTaskPriorityInherit+0xf4>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801110c:	2201      	movs	r2, #1
 801110e:	409a      	lsls	r2, r3
 8011110:	4b16      	ldr	r3, [pc, #88]	@ (801116c <xTaskPriorityInherit+0xfc>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	4313      	orrs	r3, r2
 8011116:	4a15      	ldr	r2, [pc, #84]	@ (801116c <xTaskPriorityInherit+0xfc>)
 8011118:	6013      	str	r3, [r2, #0]
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801111e:	4613      	mov	r3, r2
 8011120:	009b      	lsls	r3, r3, #2
 8011122:	4413      	add	r3, r2
 8011124:	009b      	lsls	r3, r3, #2
 8011126:	4a10      	ldr	r2, [pc, #64]	@ (8011168 <xTaskPriorityInherit+0xf8>)
 8011128:	441a      	add	r2, r3
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	3304      	adds	r3, #4
 801112e:	4619      	mov	r1, r3
 8011130:	4610      	mov	r0, r2
 8011132:	f7fe f8ea 	bl	800f30a <vListInsertEnd>
 8011136:	e004      	b.n	8011142 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011138:	4b0a      	ldr	r3, [pc, #40]	@ (8011164 <xTaskPriorityInherit+0xf4>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801113e:	68bb      	ldr	r3, [r7, #8]
 8011140:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011142:	2301      	movs	r3, #1
 8011144:	60fb      	str	r3, [r7, #12]
 8011146:	e008      	b.n	801115a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801114c:	4b05      	ldr	r3, [pc, #20]	@ (8011164 <xTaskPriorityInherit+0xf4>)
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011152:	429a      	cmp	r2, r3
 8011154:	d201      	bcs.n	801115a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011156:	2301      	movs	r3, #1
 8011158:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801115a:	68fb      	ldr	r3, [r7, #12]
	}
 801115c:	4618      	mov	r0, r3
 801115e:	3710      	adds	r7, #16
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}
 8011164:	20003254 	.word	0x20003254
 8011168:	20003258 	.word	0x20003258
 801116c:	2000335c 	.word	0x2000335c

08011170 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011170:	b580      	push	{r7, lr}
 8011172:	b086      	sub	sp, #24
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801117c:	2300      	movs	r3, #0
 801117e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d074      	beq.n	8011270 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011186:	4b3d      	ldr	r3, [pc, #244]	@ (801127c <xTaskPriorityDisinherit+0x10c>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	693a      	ldr	r2, [r7, #16]
 801118c:	429a      	cmp	r2, r3
 801118e:	d00d      	beq.n	80111ac <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8011190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011194:	b672      	cpsid	i
 8011196:	f383 8811 	msr	BASEPRI, r3
 801119a:	f3bf 8f6f 	isb	sy
 801119e:	f3bf 8f4f 	dsb	sy
 80111a2:	b662      	cpsie	i
 80111a4:	60fb      	str	r3, [r7, #12]
}
 80111a6:	bf00      	nop
 80111a8:	bf00      	nop
 80111aa:	e7fd      	b.n	80111a8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d10d      	bne.n	80111d0 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80111b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111b8:	b672      	cpsid	i
 80111ba:	f383 8811 	msr	BASEPRI, r3
 80111be:	f3bf 8f6f 	isb	sy
 80111c2:	f3bf 8f4f 	dsb	sy
 80111c6:	b662      	cpsie	i
 80111c8:	60bb      	str	r3, [r7, #8]
}
 80111ca:	bf00      	nop
 80111cc:	bf00      	nop
 80111ce:	e7fd      	b.n	80111cc <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80111d4:	1e5a      	subs	r2, r3, #1
 80111d6:	693b      	ldr	r3, [r7, #16]
 80111d8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111e2:	429a      	cmp	r2, r3
 80111e4:	d044      	beq.n	8011270 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80111e6:	693b      	ldr	r3, [r7, #16]
 80111e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d140      	bne.n	8011270 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80111ee:	693b      	ldr	r3, [r7, #16]
 80111f0:	3304      	adds	r3, #4
 80111f2:	4618      	mov	r0, r3
 80111f4:	f7fe f8e6 	bl	800f3c4 <uxListRemove>
 80111f8:	4603      	mov	r3, r0
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d115      	bne.n	801122a <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80111fe:	693b      	ldr	r3, [r7, #16]
 8011200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011202:	491f      	ldr	r1, [pc, #124]	@ (8011280 <xTaskPriorityDisinherit+0x110>)
 8011204:	4613      	mov	r3, r2
 8011206:	009b      	lsls	r3, r3, #2
 8011208:	4413      	add	r3, r2
 801120a:	009b      	lsls	r3, r3, #2
 801120c:	440b      	add	r3, r1
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d10a      	bne.n	801122a <xTaskPriorityDisinherit+0xba>
 8011214:	693b      	ldr	r3, [r7, #16]
 8011216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011218:	2201      	movs	r2, #1
 801121a:	fa02 f303 	lsl.w	r3, r2, r3
 801121e:	43da      	mvns	r2, r3
 8011220:	4b18      	ldr	r3, [pc, #96]	@ (8011284 <xTaskPriorityDisinherit+0x114>)
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	4013      	ands	r3, r2
 8011226:	4a17      	ldr	r2, [pc, #92]	@ (8011284 <xTaskPriorityDisinherit+0x114>)
 8011228:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801122a:	693b      	ldr	r3, [r7, #16]
 801122c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801122e:	693b      	ldr	r3, [r7, #16]
 8011230:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011236:	f1c3 0207 	rsb	r2, r3, #7
 801123a:	693b      	ldr	r3, [r7, #16]
 801123c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801123e:	693b      	ldr	r3, [r7, #16]
 8011240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011242:	2201      	movs	r2, #1
 8011244:	409a      	lsls	r2, r3
 8011246:	4b0f      	ldr	r3, [pc, #60]	@ (8011284 <xTaskPriorityDisinherit+0x114>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	4313      	orrs	r3, r2
 801124c:	4a0d      	ldr	r2, [pc, #52]	@ (8011284 <xTaskPriorityDisinherit+0x114>)
 801124e:	6013      	str	r3, [r2, #0]
 8011250:	693b      	ldr	r3, [r7, #16]
 8011252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011254:	4613      	mov	r3, r2
 8011256:	009b      	lsls	r3, r3, #2
 8011258:	4413      	add	r3, r2
 801125a:	009b      	lsls	r3, r3, #2
 801125c:	4a08      	ldr	r2, [pc, #32]	@ (8011280 <xTaskPriorityDisinherit+0x110>)
 801125e:	441a      	add	r2, r3
 8011260:	693b      	ldr	r3, [r7, #16]
 8011262:	3304      	adds	r3, #4
 8011264:	4619      	mov	r1, r3
 8011266:	4610      	mov	r0, r2
 8011268:	f7fe f84f 	bl	800f30a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801126c:	2301      	movs	r3, #1
 801126e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011270:	697b      	ldr	r3, [r7, #20]
	}
 8011272:	4618      	mov	r0, r3
 8011274:	3718      	adds	r7, #24
 8011276:	46bd      	mov	sp, r7
 8011278:	bd80      	pop	{r7, pc}
 801127a:	bf00      	nop
 801127c:	20003254 	.word	0x20003254
 8011280:	20003258 	.word	0x20003258
 8011284:	2000335c 	.word	0x2000335c

08011288 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011288:	b580      	push	{r7, lr}
 801128a:	b088      	sub	sp, #32
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
 8011290:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011296:	2301      	movs	r3, #1
 8011298:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2b00      	cmp	r3, #0
 801129e:	f000 8089 	beq.w	80113b4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80112a2:	69bb      	ldr	r3, [r7, #24]
 80112a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d10d      	bne.n	80112c6 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 80112aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112ae:	b672      	cpsid	i
 80112b0:	f383 8811 	msr	BASEPRI, r3
 80112b4:	f3bf 8f6f 	isb	sy
 80112b8:	f3bf 8f4f 	dsb	sy
 80112bc:	b662      	cpsie	i
 80112be:	60fb      	str	r3, [r7, #12]
}
 80112c0:	bf00      	nop
 80112c2:	bf00      	nop
 80112c4:	e7fd      	b.n	80112c2 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80112c6:	69bb      	ldr	r3, [r7, #24]
 80112c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112ca:	683a      	ldr	r2, [r7, #0]
 80112cc:	429a      	cmp	r2, r3
 80112ce:	d902      	bls.n	80112d6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	61fb      	str	r3, [r7, #28]
 80112d4:	e002      	b.n	80112dc <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80112d6:	69bb      	ldr	r3, [r7, #24]
 80112d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112da:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80112dc:	69bb      	ldr	r3, [r7, #24]
 80112de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112e0:	69fa      	ldr	r2, [r7, #28]
 80112e2:	429a      	cmp	r2, r3
 80112e4:	d066      	beq.n	80113b4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80112e6:	69bb      	ldr	r3, [r7, #24]
 80112e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80112ea:	697a      	ldr	r2, [r7, #20]
 80112ec:	429a      	cmp	r2, r3
 80112ee:	d161      	bne.n	80113b4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80112f0:	4b32      	ldr	r3, [pc, #200]	@ (80113bc <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	69ba      	ldr	r2, [r7, #24]
 80112f6:	429a      	cmp	r2, r3
 80112f8:	d10d      	bne.n	8011316 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 80112fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112fe:	b672      	cpsid	i
 8011300:	f383 8811 	msr	BASEPRI, r3
 8011304:	f3bf 8f6f 	isb	sy
 8011308:	f3bf 8f4f 	dsb	sy
 801130c:	b662      	cpsie	i
 801130e:	60bb      	str	r3, [r7, #8]
}
 8011310:	bf00      	nop
 8011312:	bf00      	nop
 8011314:	e7fd      	b.n	8011312 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011316:	69bb      	ldr	r3, [r7, #24]
 8011318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801131a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801131c:	69bb      	ldr	r3, [r7, #24]
 801131e:	69fa      	ldr	r2, [r7, #28]
 8011320:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011322:	69bb      	ldr	r3, [r7, #24]
 8011324:	699b      	ldr	r3, [r3, #24]
 8011326:	2b00      	cmp	r3, #0
 8011328:	db04      	blt.n	8011334 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801132a:	69fb      	ldr	r3, [r7, #28]
 801132c:	f1c3 0207 	rsb	r2, r3, #7
 8011330:	69bb      	ldr	r3, [r7, #24]
 8011332:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011334:	69bb      	ldr	r3, [r7, #24]
 8011336:	6959      	ldr	r1, [r3, #20]
 8011338:	693a      	ldr	r2, [r7, #16]
 801133a:	4613      	mov	r3, r2
 801133c:	009b      	lsls	r3, r3, #2
 801133e:	4413      	add	r3, r2
 8011340:	009b      	lsls	r3, r3, #2
 8011342:	4a1f      	ldr	r2, [pc, #124]	@ (80113c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011344:	4413      	add	r3, r2
 8011346:	4299      	cmp	r1, r3
 8011348:	d134      	bne.n	80113b4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801134a:	69bb      	ldr	r3, [r7, #24]
 801134c:	3304      	adds	r3, #4
 801134e:	4618      	mov	r0, r3
 8011350:	f7fe f838 	bl	800f3c4 <uxListRemove>
 8011354:	4603      	mov	r3, r0
 8011356:	2b00      	cmp	r3, #0
 8011358:	d115      	bne.n	8011386 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801135a:	69bb      	ldr	r3, [r7, #24]
 801135c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801135e:	4918      	ldr	r1, [pc, #96]	@ (80113c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011360:	4613      	mov	r3, r2
 8011362:	009b      	lsls	r3, r3, #2
 8011364:	4413      	add	r3, r2
 8011366:	009b      	lsls	r3, r3, #2
 8011368:	440b      	add	r3, r1
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d10a      	bne.n	8011386 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8011370:	69bb      	ldr	r3, [r7, #24]
 8011372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011374:	2201      	movs	r2, #1
 8011376:	fa02 f303 	lsl.w	r3, r2, r3
 801137a:	43da      	mvns	r2, r3
 801137c:	4b11      	ldr	r3, [pc, #68]	@ (80113c4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	4013      	ands	r3, r2
 8011382:	4a10      	ldr	r2, [pc, #64]	@ (80113c4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8011384:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011386:	69bb      	ldr	r3, [r7, #24]
 8011388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801138a:	2201      	movs	r2, #1
 801138c:	409a      	lsls	r2, r3
 801138e:	4b0d      	ldr	r3, [pc, #52]	@ (80113c4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	4313      	orrs	r3, r2
 8011394:	4a0b      	ldr	r2, [pc, #44]	@ (80113c4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8011396:	6013      	str	r3, [r2, #0]
 8011398:	69bb      	ldr	r3, [r7, #24]
 801139a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801139c:	4613      	mov	r3, r2
 801139e:	009b      	lsls	r3, r3, #2
 80113a0:	4413      	add	r3, r2
 80113a2:	009b      	lsls	r3, r3, #2
 80113a4:	4a06      	ldr	r2, [pc, #24]	@ (80113c0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80113a6:	441a      	add	r2, r3
 80113a8:	69bb      	ldr	r3, [r7, #24]
 80113aa:	3304      	adds	r3, #4
 80113ac:	4619      	mov	r1, r3
 80113ae:	4610      	mov	r0, r2
 80113b0:	f7fd ffab 	bl	800f30a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80113b4:	bf00      	nop
 80113b6:	3720      	adds	r7, #32
 80113b8:	46bd      	mov	sp, r7
 80113ba:	bd80      	pop	{r7, pc}
 80113bc:	20003254 	.word	0x20003254
 80113c0:	20003258 	.word	0x20003258
 80113c4:	2000335c 	.word	0x2000335c

080113c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80113c8:	b480      	push	{r7}
 80113ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80113cc:	4b07      	ldr	r3, [pc, #28]	@ (80113ec <pvTaskIncrementMutexHeldCount+0x24>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d004      	beq.n	80113de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80113d4:	4b05      	ldr	r3, [pc, #20]	@ (80113ec <pvTaskIncrementMutexHeldCount+0x24>)
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80113da:	3201      	adds	r2, #1
 80113dc:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80113de:	4b03      	ldr	r3, [pc, #12]	@ (80113ec <pvTaskIncrementMutexHeldCount+0x24>)
 80113e0:	681b      	ldr	r3, [r3, #0]
	}
 80113e2:	4618      	mov	r0, r3
 80113e4:	46bd      	mov	sp, r7
 80113e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ea:	4770      	bx	lr
 80113ec:	20003254 	.word	0x20003254

080113f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b084      	sub	sp, #16
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
 80113f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80113fa:	4b29      	ldr	r3, [pc, #164]	@ (80114a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011400:	4b28      	ldr	r3, [pc, #160]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	3304      	adds	r3, #4
 8011406:	4618      	mov	r0, r3
 8011408:	f7fd ffdc 	bl	800f3c4 <uxListRemove>
 801140c:	4603      	mov	r3, r0
 801140e:	2b00      	cmp	r3, #0
 8011410:	d10b      	bne.n	801142a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011412:	4b24      	ldr	r3, [pc, #144]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011418:	2201      	movs	r2, #1
 801141a:	fa02 f303 	lsl.w	r3, r2, r3
 801141e:	43da      	mvns	r2, r3
 8011420:	4b21      	ldr	r3, [pc, #132]	@ (80114a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	4013      	ands	r3, r2
 8011426:	4a20      	ldr	r2, [pc, #128]	@ (80114a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011428:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011430:	d10a      	bne.n	8011448 <prvAddCurrentTaskToDelayedList+0x58>
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d007      	beq.n	8011448 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011438:	4b1a      	ldr	r3, [pc, #104]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	3304      	adds	r3, #4
 801143e:	4619      	mov	r1, r3
 8011440:	481a      	ldr	r0, [pc, #104]	@ (80114ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8011442:	f7fd ff62 	bl	800f30a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011446:	e026      	b.n	8011496 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011448:	68fa      	ldr	r2, [r7, #12]
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	4413      	add	r3, r2
 801144e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011450:	4b14      	ldr	r3, [pc, #80]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	68ba      	ldr	r2, [r7, #8]
 8011456:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011458:	68ba      	ldr	r2, [r7, #8]
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	429a      	cmp	r2, r3
 801145e:	d209      	bcs.n	8011474 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011460:	4b13      	ldr	r3, [pc, #76]	@ (80114b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011462:	681a      	ldr	r2, [r3, #0]
 8011464:	4b0f      	ldr	r3, [pc, #60]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	3304      	adds	r3, #4
 801146a:	4619      	mov	r1, r3
 801146c:	4610      	mov	r0, r2
 801146e:	f7fd ff70 	bl	800f352 <vListInsert>
}
 8011472:	e010      	b.n	8011496 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011474:	4b0f      	ldr	r3, [pc, #60]	@ (80114b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011476:	681a      	ldr	r2, [r3, #0]
 8011478:	4b0a      	ldr	r3, [pc, #40]	@ (80114a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	3304      	adds	r3, #4
 801147e:	4619      	mov	r1, r3
 8011480:	4610      	mov	r0, r2
 8011482:	f7fd ff66 	bl	800f352 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011486:	4b0c      	ldr	r3, [pc, #48]	@ (80114b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	68ba      	ldr	r2, [r7, #8]
 801148c:	429a      	cmp	r2, r3
 801148e:	d202      	bcs.n	8011496 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011490:	4a09      	ldr	r2, [pc, #36]	@ (80114b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011492:	68bb      	ldr	r3, [r7, #8]
 8011494:	6013      	str	r3, [r2, #0]
}
 8011496:	bf00      	nop
 8011498:	3710      	adds	r7, #16
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}
 801149e:	bf00      	nop
 80114a0:	20003358 	.word	0x20003358
 80114a4:	20003254 	.word	0x20003254
 80114a8:	2000335c 	.word	0x2000335c
 80114ac:	20003340 	.word	0x20003340
 80114b0:	20003310 	.word	0x20003310
 80114b4:	2000330c 	.word	0x2000330c
 80114b8:	20003374 	.word	0x20003374

080114bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80114bc:	b480      	push	{r7}
 80114be:	b085      	sub	sp, #20
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	60f8      	str	r0, [r7, #12]
 80114c4:	60b9      	str	r1, [r7, #8]
 80114c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	3b04      	subs	r3, #4
 80114cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80114d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	3b04      	subs	r3, #4
 80114da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80114dc:	68bb      	ldr	r3, [r7, #8]
 80114de:	f023 0201 	bic.w	r2, r3, #1
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	3b04      	subs	r3, #4
 80114ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80114ec:	4a0c      	ldr	r2, [pc, #48]	@ (8011520 <pxPortInitialiseStack+0x64>)
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	3b14      	subs	r3, #20
 80114f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80114f8:	687a      	ldr	r2, [r7, #4]
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	3b04      	subs	r3, #4
 8011502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	f06f 0202 	mvn.w	r2, #2
 801150a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	3b20      	subs	r3, #32
 8011510:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011512:	68fb      	ldr	r3, [r7, #12]
}
 8011514:	4618      	mov	r0, r3
 8011516:	3714      	adds	r7, #20
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr
 8011520:	08011525 	.word	0x08011525

08011524 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011524:	b480      	push	{r7}
 8011526:	b085      	sub	sp, #20
 8011528:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801152a:	2300      	movs	r3, #0
 801152c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801152e:	4b15      	ldr	r3, [pc, #84]	@ (8011584 <prvTaskExitError+0x60>)
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011536:	d00d      	beq.n	8011554 <prvTaskExitError+0x30>
	__asm volatile
 8011538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801153c:	b672      	cpsid	i
 801153e:	f383 8811 	msr	BASEPRI, r3
 8011542:	f3bf 8f6f 	isb	sy
 8011546:	f3bf 8f4f 	dsb	sy
 801154a:	b662      	cpsie	i
 801154c:	60fb      	str	r3, [r7, #12]
}
 801154e:	bf00      	nop
 8011550:	bf00      	nop
 8011552:	e7fd      	b.n	8011550 <prvTaskExitError+0x2c>
	__asm volatile
 8011554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011558:	b672      	cpsid	i
 801155a:	f383 8811 	msr	BASEPRI, r3
 801155e:	f3bf 8f6f 	isb	sy
 8011562:	f3bf 8f4f 	dsb	sy
 8011566:	b662      	cpsie	i
 8011568:	60bb      	str	r3, [r7, #8]
}
 801156a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801156c:	bf00      	nop
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d0fc      	beq.n	801156e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011574:	bf00      	nop
 8011576:	bf00      	nop
 8011578:	3714      	adds	r7, #20
 801157a:	46bd      	mov	sp, r7
 801157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011580:	4770      	bx	lr
 8011582:	bf00      	nop
 8011584:	20000010 	.word	0x20000010
	...

08011590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011590:	4b07      	ldr	r3, [pc, #28]	@ (80115b0 <pxCurrentTCBConst2>)
 8011592:	6819      	ldr	r1, [r3, #0]
 8011594:	6808      	ldr	r0, [r1, #0]
 8011596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801159a:	f380 8809 	msr	PSP, r0
 801159e:	f3bf 8f6f 	isb	sy
 80115a2:	f04f 0000 	mov.w	r0, #0
 80115a6:	f380 8811 	msr	BASEPRI, r0
 80115aa:	4770      	bx	lr
 80115ac:	f3af 8000 	nop.w

080115b0 <pxCurrentTCBConst2>:
 80115b0:	20003254 	.word	0x20003254
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80115b4:	bf00      	nop
 80115b6:	bf00      	nop

080115b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80115b8:	4808      	ldr	r0, [pc, #32]	@ (80115dc <prvPortStartFirstTask+0x24>)
 80115ba:	6800      	ldr	r0, [r0, #0]
 80115bc:	6800      	ldr	r0, [r0, #0]
 80115be:	f380 8808 	msr	MSP, r0
 80115c2:	f04f 0000 	mov.w	r0, #0
 80115c6:	f380 8814 	msr	CONTROL, r0
 80115ca:	b662      	cpsie	i
 80115cc:	b661      	cpsie	f
 80115ce:	f3bf 8f4f 	dsb	sy
 80115d2:	f3bf 8f6f 	isb	sy
 80115d6:	df00      	svc	0
 80115d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80115da:	bf00      	nop
 80115dc:	e000ed08 	.word	0xe000ed08

080115e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b084      	sub	sp, #16
 80115e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80115e6:	4b37      	ldr	r3, [pc, #220]	@ (80116c4 <xPortStartScheduler+0xe4>)
 80115e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	b2db      	uxtb	r3, r3
 80115f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	22ff      	movs	r2, #255	@ 0xff
 80115f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	781b      	ldrb	r3, [r3, #0]
 80115fc:	b2db      	uxtb	r3, r3
 80115fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011600:	78fb      	ldrb	r3, [r7, #3]
 8011602:	b2db      	uxtb	r3, r3
 8011604:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011608:	b2da      	uxtb	r2, r3
 801160a:	4b2f      	ldr	r3, [pc, #188]	@ (80116c8 <xPortStartScheduler+0xe8>)
 801160c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801160e:	4b2f      	ldr	r3, [pc, #188]	@ (80116cc <xPortStartScheduler+0xec>)
 8011610:	2207      	movs	r2, #7
 8011612:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011614:	e009      	b.n	801162a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8011616:	4b2d      	ldr	r3, [pc, #180]	@ (80116cc <xPortStartScheduler+0xec>)
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	3b01      	subs	r3, #1
 801161c:	4a2b      	ldr	r2, [pc, #172]	@ (80116cc <xPortStartScheduler+0xec>)
 801161e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011620:	78fb      	ldrb	r3, [r7, #3]
 8011622:	b2db      	uxtb	r3, r3
 8011624:	005b      	lsls	r3, r3, #1
 8011626:	b2db      	uxtb	r3, r3
 8011628:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801162a:	78fb      	ldrb	r3, [r7, #3]
 801162c:	b2db      	uxtb	r3, r3
 801162e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011632:	2b80      	cmp	r3, #128	@ 0x80
 8011634:	d0ef      	beq.n	8011616 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011636:	4b25      	ldr	r3, [pc, #148]	@ (80116cc <xPortStartScheduler+0xec>)
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	f1c3 0307 	rsb	r3, r3, #7
 801163e:	2b04      	cmp	r3, #4
 8011640:	d00d      	beq.n	801165e <xPortStartScheduler+0x7e>
	__asm volatile
 8011642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011646:	b672      	cpsid	i
 8011648:	f383 8811 	msr	BASEPRI, r3
 801164c:	f3bf 8f6f 	isb	sy
 8011650:	f3bf 8f4f 	dsb	sy
 8011654:	b662      	cpsie	i
 8011656:	60bb      	str	r3, [r7, #8]
}
 8011658:	bf00      	nop
 801165a:	bf00      	nop
 801165c:	e7fd      	b.n	801165a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801165e:	4b1b      	ldr	r3, [pc, #108]	@ (80116cc <xPortStartScheduler+0xec>)
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	021b      	lsls	r3, r3, #8
 8011664:	4a19      	ldr	r2, [pc, #100]	@ (80116cc <xPortStartScheduler+0xec>)
 8011666:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011668:	4b18      	ldr	r3, [pc, #96]	@ (80116cc <xPortStartScheduler+0xec>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011670:	4a16      	ldr	r2, [pc, #88]	@ (80116cc <xPortStartScheduler+0xec>)
 8011672:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	b2da      	uxtb	r2, r3
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801167c:	4b14      	ldr	r3, [pc, #80]	@ (80116d0 <xPortStartScheduler+0xf0>)
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	4a13      	ldr	r2, [pc, #76]	@ (80116d0 <xPortStartScheduler+0xf0>)
 8011682:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011686:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011688:	4b11      	ldr	r3, [pc, #68]	@ (80116d0 <xPortStartScheduler+0xf0>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	4a10      	ldr	r2, [pc, #64]	@ (80116d0 <xPortStartScheduler+0xf0>)
 801168e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011692:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011694:	f000 f8dc 	bl	8011850 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011698:	4b0e      	ldr	r3, [pc, #56]	@ (80116d4 <xPortStartScheduler+0xf4>)
 801169a:	2200      	movs	r2, #0
 801169c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801169e:	f000 f8fb 	bl	8011898 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80116a2:	4b0d      	ldr	r3, [pc, #52]	@ (80116d8 <xPortStartScheduler+0xf8>)
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	4a0c      	ldr	r2, [pc, #48]	@ (80116d8 <xPortStartScheduler+0xf8>)
 80116a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80116ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80116ae:	f7ff ff83 	bl	80115b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80116b2:	f7ff fa3d 	bl	8010b30 <vTaskSwitchContext>
	prvTaskExitError();
 80116b6:	f7ff ff35 	bl	8011524 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80116ba:	2300      	movs	r3, #0
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3710      	adds	r7, #16
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}
 80116c4:	e000e400 	.word	0xe000e400
 80116c8:	20003380 	.word	0x20003380
 80116cc:	20003384 	.word	0x20003384
 80116d0:	e000ed20 	.word	0xe000ed20
 80116d4:	20000010 	.word	0x20000010
 80116d8:	e000ef34 	.word	0xe000ef34

080116dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80116dc:	b480      	push	{r7}
 80116de:	b083      	sub	sp, #12
 80116e0:	af00      	add	r7, sp, #0
	__asm volatile
 80116e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e6:	b672      	cpsid	i
 80116e8:	f383 8811 	msr	BASEPRI, r3
 80116ec:	f3bf 8f6f 	isb	sy
 80116f0:	f3bf 8f4f 	dsb	sy
 80116f4:	b662      	cpsie	i
 80116f6:	607b      	str	r3, [r7, #4]
}
 80116f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80116fa:	4b11      	ldr	r3, [pc, #68]	@ (8011740 <vPortEnterCritical+0x64>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	3301      	adds	r3, #1
 8011700:	4a0f      	ldr	r2, [pc, #60]	@ (8011740 <vPortEnterCritical+0x64>)
 8011702:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011704:	4b0e      	ldr	r3, [pc, #56]	@ (8011740 <vPortEnterCritical+0x64>)
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	2b01      	cmp	r3, #1
 801170a:	d112      	bne.n	8011732 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801170c:	4b0d      	ldr	r3, [pc, #52]	@ (8011744 <vPortEnterCritical+0x68>)
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	b2db      	uxtb	r3, r3
 8011712:	2b00      	cmp	r3, #0
 8011714:	d00d      	beq.n	8011732 <vPortEnterCritical+0x56>
	__asm volatile
 8011716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801171a:	b672      	cpsid	i
 801171c:	f383 8811 	msr	BASEPRI, r3
 8011720:	f3bf 8f6f 	isb	sy
 8011724:	f3bf 8f4f 	dsb	sy
 8011728:	b662      	cpsie	i
 801172a:	603b      	str	r3, [r7, #0]
}
 801172c:	bf00      	nop
 801172e:	bf00      	nop
 8011730:	e7fd      	b.n	801172e <vPortEnterCritical+0x52>
	}
}
 8011732:	bf00      	nop
 8011734:	370c      	adds	r7, #12
 8011736:	46bd      	mov	sp, r7
 8011738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop
 8011740:	20000010 	.word	0x20000010
 8011744:	e000ed04 	.word	0xe000ed04

08011748 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011748:	b480      	push	{r7}
 801174a:	b083      	sub	sp, #12
 801174c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801174e:	4b13      	ldr	r3, [pc, #76]	@ (801179c <vPortExitCritical+0x54>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d10d      	bne.n	8011772 <vPortExitCritical+0x2a>
	__asm volatile
 8011756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801175a:	b672      	cpsid	i
 801175c:	f383 8811 	msr	BASEPRI, r3
 8011760:	f3bf 8f6f 	isb	sy
 8011764:	f3bf 8f4f 	dsb	sy
 8011768:	b662      	cpsie	i
 801176a:	607b      	str	r3, [r7, #4]
}
 801176c:	bf00      	nop
 801176e:	bf00      	nop
 8011770:	e7fd      	b.n	801176e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8011772:	4b0a      	ldr	r3, [pc, #40]	@ (801179c <vPortExitCritical+0x54>)
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	3b01      	subs	r3, #1
 8011778:	4a08      	ldr	r2, [pc, #32]	@ (801179c <vPortExitCritical+0x54>)
 801177a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801177c:	4b07      	ldr	r3, [pc, #28]	@ (801179c <vPortExitCritical+0x54>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d105      	bne.n	8011790 <vPortExitCritical+0x48>
 8011784:	2300      	movs	r3, #0
 8011786:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	f383 8811 	msr	BASEPRI, r3
}
 801178e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011790:	bf00      	nop
 8011792:	370c      	adds	r7, #12
 8011794:	46bd      	mov	sp, r7
 8011796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179a:	4770      	bx	lr
 801179c:	20000010 	.word	0x20000010

080117a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80117a0:	f3ef 8009 	mrs	r0, PSP
 80117a4:	f3bf 8f6f 	isb	sy
 80117a8:	4b15      	ldr	r3, [pc, #84]	@ (8011800 <pxCurrentTCBConst>)
 80117aa:	681a      	ldr	r2, [r3, #0]
 80117ac:	f01e 0f10 	tst.w	lr, #16
 80117b0:	bf08      	it	eq
 80117b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80117b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ba:	6010      	str	r0, [r2, #0]
 80117bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80117c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80117c4:	b672      	cpsid	i
 80117c6:	f380 8811 	msr	BASEPRI, r0
 80117ca:	f3bf 8f4f 	dsb	sy
 80117ce:	f3bf 8f6f 	isb	sy
 80117d2:	b662      	cpsie	i
 80117d4:	f7ff f9ac 	bl	8010b30 <vTaskSwitchContext>
 80117d8:	f04f 0000 	mov.w	r0, #0
 80117dc:	f380 8811 	msr	BASEPRI, r0
 80117e0:	bc09      	pop	{r0, r3}
 80117e2:	6819      	ldr	r1, [r3, #0]
 80117e4:	6808      	ldr	r0, [r1, #0]
 80117e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ea:	f01e 0f10 	tst.w	lr, #16
 80117ee:	bf08      	it	eq
 80117f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80117f4:	f380 8809 	msr	PSP, r0
 80117f8:	f3bf 8f6f 	isb	sy
 80117fc:	4770      	bx	lr
 80117fe:	bf00      	nop

08011800 <pxCurrentTCBConst>:
 8011800:	20003254 	.word	0x20003254
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011804:	bf00      	nop
 8011806:	bf00      	nop

08011808 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b082      	sub	sp, #8
 801180c:	af00      	add	r7, sp, #0
	__asm volatile
 801180e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011812:	b672      	cpsid	i
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	b662      	cpsie	i
 8011822:	607b      	str	r3, [r7, #4]
}
 8011824:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011826:	f7ff f8c7 	bl	80109b8 <xTaskIncrementTick>
 801182a:	4603      	mov	r3, r0
 801182c:	2b00      	cmp	r3, #0
 801182e:	d003      	beq.n	8011838 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011830:	4b06      	ldr	r3, [pc, #24]	@ (801184c <SysTick_Handler+0x44>)
 8011832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011836:	601a      	str	r2, [r3, #0]
 8011838:	2300      	movs	r3, #0
 801183a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	f383 8811 	msr	BASEPRI, r3
}
 8011842:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011844:	bf00      	nop
 8011846:	3708      	adds	r7, #8
 8011848:	46bd      	mov	sp, r7
 801184a:	bd80      	pop	{r7, pc}
 801184c:	e000ed04 	.word	0xe000ed04

08011850 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011850:	b480      	push	{r7}
 8011852:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011854:	4b0b      	ldr	r3, [pc, #44]	@ (8011884 <vPortSetupTimerInterrupt+0x34>)
 8011856:	2200      	movs	r2, #0
 8011858:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801185a:	4b0b      	ldr	r3, [pc, #44]	@ (8011888 <vPortSetupTimerInterrupt+0x38>)
 801185c:	2200      	movs	r2, #0
 801185e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011860:	4b0a      	ldr	r3, [pc, #40]	@ (801188c <vPortSetupTimerInterrupt+0x3c>)
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4a0a      	ldr	r2, [pc, #40]	@ (8011890 <vPortSetupTimerInterrupt+0x40>)
 8011866:	fba2 2303 	umull	r2, r3, r2, r3
 801186a:	099b      	lsrs	r3, r3, #6
 801186c:	4a09      	ldr	r2, [pc, #36]	@ (8011894 <vPortSetupTimerInterrupt+0x44>)
 801186e:	3b01      	subs	r3, #1
 8011870:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011872:	4b04      	ldr	r3, [pc, #16]	@ (8011884 <vPortSetupTimerInterrupt+0x34>)
 8011874:	2207      	movs	r2, #7
 8011876:	601a      	str	r2, [r3, #0]
}
 8011878:	bf00      	nop
 801187a:	46bd      	mov	sp, r7
 801187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011880:	4770      	bx	lr
 8011882:	bf00      	nop
 8011884:	e000e010 	.word	0xe000e010
 8011888:	e000e018 	.word	0xe000e018
 801188c:	20000004 	.word	0x20000004
 8011890:	10624dd3 	.word	0x10624dd3
 8011894:	e000e014 	.word	0xe000e014

08011898 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011898:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80118a8 <vPortEnableVFP+0x10>
 801189c:	6801      	ldr	r1, [r0, #0]
 801189e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80118a2:	6001      	str	r1, [r0, #0]
 80118a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80118a6:	bf00      	nop
 80118a8:	e000ed88 	.word	0xe000ed88

080118ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80118ac:	b480      	push	{r7}
 80118ae:	b085      	sub	sp, #20
 80118b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80118b2:	f3ef 8305 	mrs	r3, IPSR
 80118b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	2b0f      	cmp	r3, #15
 80118bc:	d917      	bls.n	80118ee <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80118be:	4a1a      	ldr	r2, [pc, #104]	@ (8011928 <vPortValidateInterruptPriority+0x7c>)
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	4413      	add	r3, r2
 80118c4:	781b      	ldrb	r3, [r3, #0]
 80118c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80118c8:	4b18      	ldr	r3, [pc, #96]	@ (801192c <vPortValidateInterruptPriority+0x80>)
 80118ca:	781b      	ldrb	r3, [r3, #0]
 80118cc:	7afa      	ldrb	r2, [r7, #11]
 80118ce:	429a      	cmp	r2, r3
 80118d0:	d20d      	bcs.n	80118ee <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80118d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118d6:	b672      	cpsid	i
 80118d8:	f383 8811 	msr	BASEPRI, r3
 80118dc:	f3bf 8f6f 	isb	sy
 80118e0:	f3bf 8f4f 	dsb	sy
 80118e4:	b662      	cpsie	i
 80118e6:	607b      	str	r3, [r7, #4]
}
 80118e8:	bf00      	nop
 80118ea:	bf00      	nop
 80118ec:	e7fd      	b.n	80118ea <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80118ee:	4b10      	ldr	r3, [pc, #64]	@ (8011930 <vPortValidateInterruptPriority+0x84>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80118f6:	4b0f      	ldr	r3, [pc, #60]	@ (8011934 <vPortValidateInterruptPriority+0x88>)
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	429a      	cmp	r2, r3
 80118fc:	d90d      	bls.n	801191a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80118fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011902:	b672      	cpsid	i
 8011904:	f383 8811 	msr	BASEPRI, r3
 8011908:	f3bf 8f6f 	isb	sy
 801190c:	f3bf 8f4f 	dsb	sy
 8011910:	b662      	cpsie	i
 8011912:	603b      	str	r3, [r7, #0]
}
 8011914:	bf00      	nop
 8011916:	bf00      	nop
 8011918:	e7fd      	b.n	8011916 <vPortValidateInterruptPriority+0x6a>
	}
 801191a:	bf00      	nop
 801191c:	3714      	adds	r7, #20
 801191e:	46bd      	mov	sp, r7
 8011920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011924:	4770      	bx	lr
 8011926:	bf00      	nop
 8011928:	e000e3f0 	.word	0xe000e3f0
 801192c:	20003380 	.word	0x20003380
 8011930:	e000ed0c 	.word	0xe000ed0c
 8011934:	20003384 	.word	0x20003384

08011938 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b08a      	sub	sp, #40	@ 0x28
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011940:	2300      	movs	r3, #0
 8011942:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011944:	f7fe ff68 	bl	8010818 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011948:	4b5f      	ldr	r3, [pc, #380]	@ (8011ac8 <pvPortMalloc+0x190>)
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d101      	bne.n	8011954 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011950:	f000 f924 	bl	8011b9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011954:	4b5d      	ldr	r3, [pc, #372]	@ (8011acc <pvPortMalloc+0x194>)
 8011956:	681a      	ldr	r2, [r3, #0]
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	4013      	ands	r3, r2
 801195c:	2b00      	cmp	r3, #0
 801195e:	f040 8094 	bne.w	8011a8a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d020      	beq.n	80119aa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8011968:	2208      	movs	r2, #8
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	4413      	add	r3, r2
 801196e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	f003 0307 	and.w	r3, r3, #7
 8011976:	2b00      	cmp	r3, #0
 8011978:	d017      	beq.n	80119aa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	f023 0307 	bic.w	r3, r3, #7
 8011980:	3308      	adds	r3, #8
 8011982:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f003 0307 	and.w	r3, r3, #7
 801198a:	2b00      	cmp	r3, #0
 801198c:	d00d      	beq.n	80119aa <pvPortMalloc+0x72>
	__asm volatile
 801198e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011992:	b672      	cpsid	i
 8011994:	f383 8811 	msr	BASEPRI, r3
 8011998:	f3bf 8f6f 	isb	sy
 801199c:	f3bf 8f4f 	dsb	sy
 80119a0:	b662      	cpsie	i
 80119a2:	617b      	str	r3, [r7, #20]
}
 80119a4:	bf00      	nop
 80119a6:	bf00      	nop
 80119a8:	e7fd      	b.n	80119a6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d06c      	beq.n	8011a8a <pvPortMalloc+0x152>
 80119b0:	4b47      	ldr	r3, [pc, #284]	@ (8011ad0 <pvPortMalloc+0x198>)
 80119b2:	681b      	ldr	r3, [r3, #0]
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d867      	bhi.n	8011a8a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80119ba:	4b46      	ldr	r3, [pc, #280]	@ (8011ad4 <pvPortMalloc+0x19c>)
 80119bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80119be:	4b45      	ldr	r3, [pc, #276]	@ (8011ad4 <pvPortMalloc+0x19c>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119c4:	e004      	b.n	80119d0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80119c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80119ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119d2:	685b      	ldr	r3, [r3, #4]
 80119d4:	687a      	ldr	r2, [r7, #4]
 80119d6:	429a      	cmp	r2, r3
 80119d8:	d903      	bls.n	80119e2 <pvPortMalloc+0xaa>
 80119da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d1f1      	bne.n	80119c6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80119e2:	4b39      	ldr	r3, [pc, #228]	@ (8011ac8 <pvPortMalloc+0x190>)
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80119e8:	429a      	cmp	r2, r3
 80119ea:	d04e      	beq.n	8011a8a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80119ec:	6a3b      	ldr	r3, [r7, #32]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	2208      	movs	r2, #8
 80119f2:	4413      	add	r3, r2
 80119f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80119f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119f8:	681a      	ldr	r2, [r3, #0]
 80119fa:	6a3b      	ldr	r3, [r7, #32]
 80119fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80119fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a00:	685a      	ldr	r2, [r3, #4]
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	1ad2      	subs	r2, r2, r3
 8011a06:	2308      	movs	r3, #8
 8011a08:	005b      	lsls	r3, r3, #1
 8011a0a:	429a      	cmp	r2, r3
 8011a0c:	d922      	bls.n	8011a54 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	4413      	add	r3, r2
 8011a14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a16:	69bb      	ldr	r3, [r7, #24]
 8011a18:	f003 0307 	and.w	r3, r3, #7
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d00d      	beq.n	8011a3c <pvPortMalloc+0x104>
	__asm volatile
 8011a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a24:	b672      	cpsid	i
 8011a26:	f383 8811 	msr	BASEPRI, r3
 8011a2a:	f3bf 8f6f 	isb	sy
 8011a2e:	f3bf 8f4f 	dsb	sy
 8011a32:	b662      	cpsie	i
 8011a34:	613b      	str	r3, [r7, #16]
}
 8011a36:	bf00      	nop
 8011a38:	bf00      	nop
 8011a3a:	e7fd      	b.n	8011a38 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a3e:	685a      	ldr	r2, [r3, #4]
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	1ad2      	subs	r2, r2, r3
 8011a44:	69bb      	ldr	r3, [r7, #24]
 8011a46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a4a:	687a      	ldr	r2, [r7, #4]
 8011a4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011a4e:	69b8      	ldr	r0, [r7, #24]
 8011a50:	f000 f906 	bl	8011c60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011a54:	4b1e      	ldr	r3, [pc, #120]	@ (8011ad0 <pvPortMalloc+0x198>)
 8011a56:	681a      	ldr	r2, [r3, #0]
 8011a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a5a:	685b      	ldr	r3, [r3, #4]
 8011a5c:	1ad3      	subs	r3, r2, r3
 8011a5e:	4a1c      	ldr	r2, [pc, #112]	@ (8011ad0 <pvPortMalloc+0x198>)
 8011a60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011a62:	4b1b      	ldr	r3, [pc, #108]	@ (8011ad0 <pvPortMalloc+0x198>)
 8011a64:	681a      	ldr	r2, [r3, #0]
 8011a66:	4b1c      	ldr	r3, [pc, #112]	@ (8011ad8 <pvPortMalloc+0x1a0>)
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d203      	bcs.n	8011a76 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011a6e:	4b18      	ldr	r3, [pc, #96]	@ (8011ad0 <pvPortMalloc+0x198>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	4a19      	ldr	r2, [pc, #100]	@ (8011ad8 <pvPortMalloc+0x1a0>)
 8011a74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a78:	685a      	ldr	r2, [r3, #4]
 8011a7a:	4b14      	ldr	r3, [pc, #80]	@ (8011acc <pvPortMalloc+0x194>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	431a      	orrs	r2, r3
 8011a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a86:	2200      	movs	r2, #0
 8011a88:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011a8a:	f7fe fed3 	bl	8010834 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8011a8e:	69fb      	ldr	r3, [r7, #28]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d101      	bne.n	8011a98 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8011a94:	f7f0 fa9e 	bl	8001fd4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a98:	69fb      	ldr	r3, [r7, #28]
 8011a9a:	f003 0307 	and.w	r3, r3, #7
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d00d      	beq.n	8011abe <pvPortMalloc+0x186>
	__asm volatile
 8011aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aa6:	b672      	cpsid	i
 8011aa8:	f383 8811 	msr	BASEPRI, r3
 8011aac:	f3bf 8f6f 	isb	sy
 8011ab0:	f3bf 8f4f 	dsb	sy
 8011ab4:	b662      	cpsie	i
 8011ab6:	60fb      	str	r3, [r7, #12]
}
 8011ab8:	bf00      	nop
 8011aba:	bf00      	nop
 8011abc:	e7fd      	b.n	8011aba <pvPortMalloc+0x182>
	return pvReturn;
 8011abe:	69fb      	ldr	r3, [r7, #28]
}
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	3728      	adds	r7, #40	@ 0x28
 8011ac4:	46bd      	mov	sp, r7
 8011ac6:	bd80      	pop	{r7, pc}
 8011ac8:	2000b390 	.word	0x2000b390
 8011acc:	2000b39c 	.word	0x2000b39c
 8011ad0:	2000b394 	.word	0x2000b394
 8011ad4:	2000b388 	.word	0x2000b388
 8011ad8:	2000b398 	.word	0x2000b398

08011adc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011adc:	b580      	push	{r7, lr}
 8011ade:	b086      	sub	sp, #24
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d04e      	beq.n	8011b8c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011aee:	2308      	movs	r3, #8
 8011af0:	425b      	negs	r3, r3
 8011af2:	697a      	ldr	r2, [r7, #20]
 8011af4:	4413      	add	r3, r2
 8011af6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011afc:	693b      	ldr	r3, [r7, #16]
 8011afe:	685a      	ldr	r2, [r3, #4]
 8011b00:	4b24      	ldr	r3, [pc, #144]	@ (8011b94 <vPortFree+0xb8>)
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	4013      	ands	r3, r2
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d10d      	bne.n	8011b26 <vPortFree+0x4a>
	__asm volatile
 8011b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b0e:	b672      	cpsid	i
 8011b10:	f383 8811 	msr	BASEPRI, r3
 8011b14:	f3bf 8f6f 	isb	sy
 8011b18:	f3bf 8f4f 	dsb	sy
 8011b1c:	b662      	cpsie	i
 8011b1e:	60fb      	str	r3, [r7, #12]
}
 8011b20:	bf00      	nop
 8011b22:	bf00      	nop
 8011b24:	e7fd      	b.n	8011b22 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011b26:	693b      	ldr	r3, [r7, #16]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d00d      	beq.n	8011b4a <vPortFree+0x6e>
	__asm volatile
 8011b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b32:	b672      	cpsid	i
 8011b34:	f383 8811 	msr	BASEPRI, r3
 8011b38:	f3bf 8f6f 	isb	sy
 8011b3c:	f3bf 8f4f 	dsb	sy
 8011b40:	b662      	cpsie	i
 8011b42:	60bb      	str	r3, [r7, #8]
}
 8011b44:	bf00      	nop
 8011b46:	bf00      	nop
 8011b48:	e7fd      	b.n	8011b46 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	685a      	ldr	r2, [r3, #4]
 8011b4e:	4b11      	ldr	r3, [pc, #68]	@ (8011b94 <vPortFree+0xb8>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	4013      	ands	r3, r2
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d019      	beq.n	8011b8c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011b58:	693b      	ldr	r3, [r7, #16]
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d115      	bne.n	8011b8c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011b60:	693b      	ldr	r3, [r7, #16]
 8011b62:	685a      	ldr	r2, [r3, #4]
 8011b64:	4b0b      	ldr	r3, [pc, #44]	@ (8011b94 <vPortFree+0xb8>)
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	43db      	mvns	r3, r3
 8011b6a:	401a      	ands	r2, r3
 8011b6c:	693b      	ldr	r3, [r7, #16]
 8011b6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011b70:	f7fe fe52 	bl	8010818 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011b74:	693b      	ldr	r3, [r7, #16]
 8011b76:	685a      	ldr	r2, [r3, #4]
 8011b78:	4b07      	ldr	r3, [pc, #28]	@ (8011b98 <vPortFree+0xbc>)
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	4413      	add	r3, r2
 8011b7e:	4a06      	ldr	r2, [pc, #24]	@ (8011b98 <vPortFree+0xbc>)
 8011b80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011b82:	6938      	ldr	r0, [r7, #16]
 8011b84:	f000 f86c 	bl	8011c60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011b88:	f7fe fe54 	bl	8010834 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011b8c:	bf00      	nop
 8011b8e:	3718      	adds	r7, #24
 8011b90:	46bd      	mov	sp, r7
 8011b92:	bd80      	pop	{r7, pc}
 8011b94:	2000b39c 	.word	0x2000b39c
 8011b98:	2000b394 	.word	0x2000b394

08011b9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011b9c:	b480      	push	{r7}
 8011b9e:	b085      	sub	sp, #20
 8011ba0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011ba2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011ba6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011ba8:	4b27      	ldr	r3, [pc, #156]	@ (8011c48 <prvHeapInit+0xac>)
 8011baa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	f003 0307 	and.w	r3, r3, #7
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d00c      	beq.n	8011bd0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	3307      	adds	r3, #7
 8011bba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	f023 0307 	bic.w	r3, r3, #7
 8011bc2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011bc4:	68ba      	ldr	r2, [r7, #8]
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	1ad3      	subs	r3, r2, r3
 8011bca:	4a1f      	ldr	r2, [pc, #124]	@ (8011c48 <prvHeapInit+0xac>)
 8011bcc:	4413      	add	r3, r2
 8011bce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8011c4c <prvHeapInit+0xb0>)
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011bda:	4b1c      	ldr	r3, [pc, #112]	@ (8011c4c <prvHeapInit+0xb0>)
 8011bdc:	2200      	movs	r2, #0
 8011bde:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	68ba      	ldr	r2, [r7, #8]
 8011be4:	4413      	add	r3, r2
 8011be6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011be8:	2208      	movs	r2, #8
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	1a9b      	subs	r3, r3, r2
 8011bee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	f023 0307 	bic.w	r3, r3, #7
 8011bf6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011bf8:	68fb      	ldr	r3, [r7, #12]
 8011bfa:	4a15      	ldr	r2, [pc, #84]	@ (8011c50 <prvHeapInit+0xb4>)
 8011bfc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011bfe:	4b14      	ldr	r3, [pc, #80]	@ (8011c50 <prvHeapInit+0xb4>)
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	2200      	movs	r2, #0
 8011c04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011c06:	4b12      	ldr	r3, [pc, #72]	@ (8011c50 <prvHeapInit+0xb4>)
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011c12:	683b      	ldr	r3, [r7, #0]
 8011c14:	68fa      	ldr	r2, [r7, #12]
 8011c16:	1ad2      	subs	r2, r2, r3
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8011c50 <prvHeapInit+0xb4>)
 8011c1e:	681a      	ldr	r2, [r3, #0]
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	685b      	ldr	r3, [r3, #4]
 8011c28:	4a0a      	ldr	r2, [pc, #40]	@ (8011c54 <prvHeapInit+0xb8>)
 8011c2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	685b      	ldr	r3, [r3, #4]
 8011c30:	4a09      	ldr	r2, [pc, #36]	@ (8011c58 <prvHeapInit+0xbc>)
 8011c32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011c34:	4b09      	ldr	r3, [pc, #36]	@ (8011c5c <prvHeapInit+0xc0>)
 8011c36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011c3a:	601a      	str	r2, [r3, #0]
}
 8011c3c:	bf00      	nop
 8011c3e:	3714      	adds	r7, #20
 8011c40:	46bd      	mov	sp, r7
 8011c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c46:	4770      	bx	lr
 8011c48:	20003388 	.word	0x20003388
 8011c4c:	2000b388 	.word	0x2000b388
 8011c50:	2000b390 	.word	0x2000b390
 8011c54:	2000b398 	.word	0x2000b398
 8011c58:	2000b394 	.word	0x2000b394
 8011c5c:	2000b39c 	.word	0x2000b39c

08011c60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011c68:	4b28      	ldr	r3, [pc, #160]	@ (8011d0c <prvInsertBlockIntoFreeList+0xac>)
 8011c6a:	60fb      	str	r3, [r7, #12]
 8011c6c:	e002      	b.n	8011c74 <prvInsertBlockIntoFreeList+0x14>
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	60fb      	str	r3, [r7, #12]
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	687a      	ldr	r2, [r7, #4]
 8011c7a:	429a      	cmp	r2, r3
 8011c7c:	d8f7      	bhi.n	8011c6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	685b      	ldr	r3, [r3, #4]
 8011c86:	68ba      	ldr	r2, [r7, #8]
 8011c88:	4413      	add	r3, r2
 8011c8a:	687a      	ldr	r2, [r7, #4]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d108      	bne.n	8011ca2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	685a      	ldr	r2, [r3, #4]
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	685b      	ldr	r3, [r3, #4]
 8011c98:	441a      	add	r2, r3
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	685b      	ldr	r3, [r3, #4]
 8011caa:	68ba      	ldr	r2, [r7, #8]
 8011cac:	441a      	add	r2, r3
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	429a      	cmp	r2, r3
 8011cb4:	d118      	bne.n	8011ce8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	681a      	ldr	r2, [r3, #0]
 8011cba:	4b15      	ldr	r3, [pc, #84]	@ (8011d10 <prvInsertBlockIntoFreeList+0xb0>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	429a      	cmp	r2, r3
 8011cc0:	d00d      	beq.n	8011cde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	685a      	ldr	r2, [r3, #4]
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	685b      	ldr	r3, [r3, #4]
 8011ccc:	441a      	add	r2, r3
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	681a      	ldr	r2, [r3, #0]
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	601a      	str	r2, [r3, #0]
 8011cdc:	e008      	b.n	8011cf0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011cde:	4b0c      	ldr	r3, [pc, #48]	@ (8011d10 <prvInsertBlockIntoFreeList+0xb0>)
 8011ce0:	681a      	ldr	r2, [r3, #0]
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	601a      	str	r2, [r3, #0]
 8011ce6:	e003      	b.n	8011cf0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	681a      	ldr	r2, [r3, #0]
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011cf0:	68fa      	ldr	r2, [r7, #12]
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	429a      	cmp	r2, r3
 8011cf6:	d002      	beq.n	8011cfe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	687a      	ldr	r2, [r7, #4]
 8011cfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011cfe:	bf00      	nop
 8011d00:	3714      	adds	r7, #20
 8011d02:	46bd      	mov	sp, r7
 8011d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d08:	4770      	bx	lr
 8011d0a:	bf00      	nop
 8011d0c:	2000b388 	.word	0x2000b388
 8011d10:	2000b390 	.word	0x2000b390

08011d14 <atof>:
 8011d14:	2100      	movs	r1, #0
 8011d16:	f000 be07 	b.w	8012928 <strtod>

08011d1a <atoi>:
 8011d1a:	220a      	movs	r2, #10
 8011d1c:	2100      	movs	r1, #0
 8011d1e:	f000 beed 	b.w	8012afc <strtol>

08011d22 <sulp>:
 8011d22:	b570      	push	{r4, r5, r6, lr}
 8011d24:	4604      	mov	r4, r0
 8011d26:	460d      	mov	r5, r1
 8011d28:	ec45 4b10 	vmov	d0, r4, r5
 8011d2c:	4616      	mov	r6, r2
 8011d2e:	f003 fd2b 	bl	8015788 <__ulp>
 8011d32:	ec51 0b10 	vmov	r0, r1, d0
 8011d36:	b17e      	cbz	r6, 8011d58 <sulp+0x36>
 8011d38:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011d3c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	dd09      	ble.n	8011d58 <sulp+0x36>
 8011d44:	051b      	lsls	r3, r3, #20
 8011d46:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011d4a:	2400      	movs	r4, #0
 8011d4c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011d50:	4622      	mov	r2, r4
 8011d52:	462b      	mov	r3, r5
 8011d54:	f7ee fc70 	bl	8000638 <__aeabi_dmul>
 8011d58:	ec41 0b10 	vmov	d0, r0, r1
 8011d5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08011d60 <_strtod_l>:
 8011d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d64:	b09f      	sub	sp, #124	@ 0x7c
 8011d66:	460c      	mov	r4, r1
 8011d68:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8011d6e:	9005      	str	r0, [sp, #20]
 8011d70:	f04f 0a00 	mov.w	sl, #0
 8011d74:	f04f 0b00 	mov.w	fp, #0
 8011d78:	460a      	mov	r2, r1
 8011d7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011d7c:	7811      	ldrb	r1, [r2, #0]
 8011d7e:	292b      	cmp	r1, #43	@ 0x2b
 8011d80:	d04a      	beq.n	8011e18 <_strtod_l+0xb8>
 8011d82:	d838      	bhi.n	8011df6 <_strtod_l+0x96>
 8011d84:	290d      	cmp	r1, #13
 8011d86:	d832      	bhi.n	8011dee <_strtod_l+0x8e>
 8011d88:	2908      	cmp	r1, #8
 8011d8a:	d832      	bhi.n	8011df2 <_strtod_l+0x92>
 8011d8c:	2900      	cmp	r1, #0
 8011d8e:	d03b      	beq.n	8011e08 <_strtod_l+0xa8>
 8011d90:	2200      	movs	r2, #0
 8011d92:	920e      	str	r2, [sp, #56]	@ 0x38
 8011d94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8011d96:	782a      	ldrb	r2, [r5, #0]
 8011d98:	2a30      	cmp	r2, #48	@ 0x30
 8011d9a:	f040 80b2 	bne.w	8011f02 <_strtod_l+0x1a2>
 8011d9e:	786a      	ldrb	r2, [r5, #1]
 8011da0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011da4:	2a58      	cmp	r2, #88	@ 0x58
 8011da6:	d16e      	bne.n	8011e86 <_strtod_l+0x126>
 8011da8:	9302      	str	r3, [sp, #8]
 8011daa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011dac:	9301      	str	r3, [sp, #4]
 8011dae:	ab1a      	add	r3, sp, #104	@ 0x68
 8011db0:	9300      	str	r3, [sp, #0]
 8011db2:	4a8f      	ldr	r2, [pc, #572]	@ (8011ff0 <_strtod_l+0x290>)
 8011db4:	9805      	ldr	r0, [sp, #20]
 8011db6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011db8:	a919      	add	r1, sp, #100	@ 0x64
 8011dba:	f002 fddf 	bl	801497c <__gethex>
 8011dbe:	f010 060f 	ands.w	r6, r0, #15
 8011dc2:	4604      	mov	r4, r0
 8011dc4:	d005      	beq.n	8011dd2 <_strtod_l+0x72>
 8011dc6:	2e06      	cmp	r6, #6
 8011dc8:	d128      	bne.n	8011e1c <_strtod_l+0xbc>
 8011dca:	3501      	adds	r5, #1
 8011dcc:	2300      	movs	r3, #0
 8011dce:	9519      	str	r5, [sp, #100]	@ 0x64
 8011dd0:	930e      	str	r3, [sp, #56]	@ 0x38
 8011dd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	f040 858e 	bne.w	80128f6 <_strtod_l+0xb96>
 8011dda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011ddc:	b1cb      	cbz	r3, 8011e12 <_strtod_l+0xb2>
 8011dde:	4652      	mov	r2, sl
 8011de0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8011de4:	ec43 2b10 	vmov	d0, r2, r3
 8011de8:	b01f      	add	sp, #124	@ 0x7c
 8011dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dee:	2920      	cmp	r1, #32
 8011df0:	d1ce      	bne.n	8011d90 <_strtod_l+0x30>
 8011df2:	3201      	adds	r2, #1
 8011df4:	e7c1      	b.n	8011d7a <_strtod_l+0x1a>
 8011df6:	292d      	cmp	r1, #45	@ 0x2d
 8011df8:	d1ca      	bne.n	8011d90 <_strtod_l+0x30>
 8011dfa:	2101      	movs	r1, #1
 8011dfc:	910e      	str	r1, [sp, #56]	@ 0x38
 8011dfe:	1c51      	adds	r1, r2, #1
 8011e00:	9119      	str	r1, [sp, #100]	@ 0x64
 8011e02:	7852      	ldrb	r2, [r2, #1]
 8011e04:	2a00      	cmp	r2, #0
 8011e06:	d1c5      	bne.n	8011d94 <_strtod_l+0x34>
 8011e08:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011e0a:	9419      	str	r4, [sp, #100]	@ 0x64
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	f040 8570 	bne.w	80128f2 <_strtod_l+0xb92>
 8011e12:	4652      	mov	r2, sl
 8011e14:	465b      	mov	r3, fp
 8011e16:	e7e5      	b.n	8011de4 <_strtod_l+0x84>
 8011e18:	2100      	movs	r1, #0
 8011e1a:	e7ef      	b.n	8011dfc <_strtod_l+0x9c>
 8011e1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011e1e:	b13a      	cbz	r2, 8011e30 <_strtod_l+0xd0>
 8011e20:	2135      	movs	r1, #53	@ 0x35
 8011e22:	a81c      	add	r0, sp, #112	@ 0x70
 8011e24:	f003 fdaa 	bl	801597c <__copybits>
 8011e28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e2a:	9805      	ldr	r0, [sp, #20]
 8011e2c:	f003 f980 	bl	8015130 <_Bfree>
 8011e30:	3e01      	subs	r6, #1
 8011e32:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011e34:	2e04      	cmp	r6, #4
 8011e36:	d806      	bhi.n	8011e46 <_strtod_l+0xe6>
 8011e38:	e8df f006 	tbb	[pc, r6]
 8011e3c:	201d0314 	.word	0x201d0314
 8011e40:	14          	.byte	0x14
 8011e41:	00          	.byte	0x00
 8011e42:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8011e46:	05e1      	lsls	r1, r4, #23
 8011e48:	bf48      	it	mi
 8011e4a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011e4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011e52:	0d1b      	lsrs	r3, r3, #20
 8011e54:	051b      	lsls	r3, r3, #20
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d1bb      	bne.n	8011dd2 <_strtod_l+0x72>
 8011e5a:	f001 fe1b 	bl	8013a94 <__errno>
 8011e5e:	2322      	movs	r3, #34	@ 0x22
 8011e60:	6003      	str	r3, [r0, #0]
 8011e62:	e7b6      	b.n	8011dd2 <_strtod_l+0x72>
 8011e64:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011e68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011e6c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011e70:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011e74:	e7e7      	b.n	8011e46 <_strtod_l+0xe6>
 8011e76:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011ff8 <_strtod_l+0x298>
 8011e7a:	e7e4      	b.n	8011e46 <_strtod_l+0xe6>
 8011e7c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011e80:	f04f 3aff 	mov.w	sl, #4294967295
 8011e84:	e7df      	b.n	8011e46 <_strtod_l+0xe6>
 8011e86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e88:	1c5a      	adds	r2, r3, #1
 8011e8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011e8c:	785b      	ldrb	r3, [r3, #1]
 8011e8e:	2b30      	cmp	r3, #48	@ 0x30
 8011e90:	d0f9      	beq.n	8011e86 <_strtod_l+0x126>
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d09d      	beq.n	8011dd2 <_strtod_l+0x72>
 8011e96:	2301      	movs	r3, #1
 8011e98:	2700      	movs	r7, #0
 8011e9a:	9308      	str	r3, [sp, #32]
 8011e9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011e9e:	930c      	str	r3, [sp, #48]	@ 0x30
 8011ea0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011ea2:	46b9      	mov	r9, r7
 8011ea4:	220a      	movs	r2, #10
 8011ea6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011ea8:	7805      	ldrb	r5, [r0, #0]
 8011eaa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011eae:	b2d9      	uxtb	r1, r3
 8011eb0:	2909      	cmp	r1, #9
 8011eb2:	d928      	bls.n	8011f06 <_strtod_l+0x1a6>
 8011eb4:	494f      	ldr	r1, [pc, #316]	@ (8011ff4 <_strtod_l+0x294>)
 8011eb6:	2201      	movs	r2, #1
 8011eb8:	f001 fcd5 	bl	8013866 <strncmp>
 8011ebc:	2800      	cmp	r0, #0
 8011ebe:	d032      	beq.n	8011f26 <_strtod_l+0x1c6>
 8011ec0:	2000      	movs	r0, #0
 8011ec2:	462a      	mov	r2, r5
 8011ec4:	900a      	str	r0, [sp, #40]	@ 0x28
 8011ec6:	464d      	mov	r5, r9
 8011ec8:	4603      	mov	r3, r0
 8011eca:	2a65      	cmp	r2, #101	@ 0x65
 8011ecc:	d001      	beq.n	8011ed2 <_strtod_l+0x172>
 8011ece:	2a45      	cmp	r2, #69	@ 0x45
 8011ed0:	d114      	bne.n	8011efc <_strtod_l+0x19c>
 8011ed2:	b91d      	cbnz	r5, 8011edc <_strtod_l+0x17c>
 8011ed4:	9a08      	ldr	r2, [sp, #32]
 8011ed6:	4302      	orrs	r2, r0
 8011ed8:	d096      	beq.n	8011e08 <_strtod_l+0xa8>
 8011eda:	2500      	movs	r5, #0
 8011edc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011ede:	1c62      	adds	r2, r4, #1
 8011ee0:	9219      	str	r2, [sp, #100]	@ 0x64
 8011ee2:	7862      	ldrb	r2, [r4, #1]
 8011ee4:	2a2b      	cmp	r2, #43	@ 0x2b
 8011ee6:	d07a      	beq.n	8011fde <_strtod_l+0x27e>
 8011ee8:	2a2d      	cmp	r2, #45	@ 0x2d
 8011eea:	d07e      	beq.n	8011fea <_strtod_l+0x28a>
 8011eec:	f04f 0c00 	mov.w	ip, #0
 8011ef0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8011ef4:	2909      	cmp	r1, #9
 8011ef6:	f240 8085 	bls.w	8012004 <_strtod_l+0x2a4>
 8011efa:	9419      	str	r4, [sp, #100]	@ 0x64
 8011efc:	f04f 0800 	mov.w	r8, #0
 8011f00:	e0a5      	b.n	801204e <_strtod_l+0x2ee>
 8011f02:	2300      	movs	r3, #0
 8011f04:	e7c8      	b.n	8011e98 <_strtod_l+0x138>
 8011f06:	f1b9 0f08 	cmp.w	r9, #8
 8011f0a:	bfd8      	it	le
 8011f0c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011f0e:	f100 0001 	add.w	r0, r0, #1
 8011f12:	bfda      	itte	le
 8011f14:	fb02 3301 	mlale	r3, r2, r1, r3
 8011f18:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011f1a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011f1e:	f109 0901 	add.w	r9, r9, #1
 8011f22:	9019      	str	r0, [sp, #100]	@ 0x64
 8011f24:	e7bf      	b.n	8011ea6 <_strtod_l+0x146>
 8011f26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f28:	1c5a      	adds	r2, r3, #1
 8011f2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f2c:	785a      	ldrb	r2, [r3, #1]
 8011f2e:	f1b9 0f00 	cmp.w	r9, #0
 8011f32:	d03b      	beq.n	8011fac <_strtod_l+0x24c>
 8011f34:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f36:	464d      	mov	r5, r9
 8011f38:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011f3c:	2b09      	cmp	r3, #9
 8011f3e:	d912      	bls.n	8011f66 <_strtod_l+0x206>
 8011f40:	2301      	movs	r3, #1
 8011f42:	e7c2      	b.n	8011eca <_strtod_l+0x16a>
 8011f44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f46:	1c5a      	adds	r2, r3, #1
 8011f48:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f4a:	785a      	ldrb	r2, [r3, #1]
 8011f4c:	3001      	adds	r0, #1
 8011f4e:	2a30      	cmp	r2, #48	@ 0x30
 8011f50:	d0f8      	beq.n	8011f44 <_strtod_l+0x1e4>
 8011f52:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011f56:	2b08      	cmp	r3, #8
 8011f58:	f200 84d2 	bhi.w	8012900 <_strtod_l+0xba0>
 8011f5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f5e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f60:	2000      	movs	r0, #0
 8011f62:	930c      	str	r3, [sp, #48]	@ 0x30
 8011f64:	4605      	mov	r5, r0
 8011f66:	3a30      	subs	r2, #48	@ 0x30
 8011f68:	f100 0301 	add.w	r3, r0, #1
 8011f6c:	d018      	beq.n	8011fa0 <_strtod_l+0x240>
 8011f6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011f70:	4419      	add	r1, r3
 8011f72:	910a      	str	r1, [sp, #40]	@ 0x28
 8011f74:	462e      	mov	r6, r5
 8011f76:	f04f 0e0a 	mov.w	lr, #10
 8011f7a:	1c71      	adds	r1, r6, #1
 8011f7c:	eba1 0c05 	sub.w	ip, r1, r5
 8011f80:	4563      	cmp	r3, ip
 8011f82:	dc15      	bgt.n	8011fb0 <_strtod_l+0x250>
 8011f84:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011f88:	182b      	adds	r3, r5, r0
 8011f8a:	2b08      	cmp	r3, #8
 8011f8c:	f105 0501 	add.w	r5, r5, #1
 8011f90:	4405      	add	r5, r0
 8011f92:	dc1a      	bgt.n	8011fca <_strtod_l+0x26a>
 8011f94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011f96:	230a      	movs	r3, #10
 8011f98:	fb03 2301 	mla	r3, r3, r1, r2
 8011f9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f9e:	2300      	movs	r3, #0
 8011fa0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011fa2:	1c51      	adds	r1, r2, #1
 8011fa4:	9119      	str	r1, [sp, #100]	@ 0x64
 8011fa6:	7852      	ldrb	r2, [r2, #1]
 8011fa8:	4618      	mov	r0, r3
 8011faa:	e7c5      	b.n	8011f38 <_strtod_l+0x1d8>
 8011fac:	4648      	mov	r0, r9
 8011fae:	e7ce      	b.n	8011f4e <_strtod_l+0x1ee>
 8011fb0:	2e08      	cmp	r6, #8
 8011fb2:	dc05      	bgt.n	8011fc0 <_strtod_l+0x260>
 8011fb4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011fb6:	fb0e f606 	mul.w	r6, lr, r6
 8011fba:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011fbc:	460e      	mov	r6, r1
 8011fbe:	e7dc      	b.n	8011f7a <_strtod_l+0x21a>
 8011fc0:	2910      	cmp	r1, #16
 8011fc2:	bfd8      	it	le
 8011fc4:	fb0e f707 	mulle.w	r7, lr, r7
 8011fc8:	e7f8      	b.n	8011fbc <_strtod_l+0x25c>
 8011fca:	2b0f      	cmp	r3, #15
 8011fcc:	bfdc      	itt	le
 8011fce:	230a      	movle	r3, #10
 8011fd0:	fb03 2707 	mlale	r7, r3, r7, r2
 8011fd4:	e7e3      	b.n	8011f9e <_strtod_l+0x23e>
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8011fda:	2301      	movs	r3, #1
 8011fdc:	e77a      	b.n	8011ed4 <_strtod_l+0x174>
 8011fde:	f04f 0c00 	mov.w	ip, #0
 8011fe2:	1ca2      	adds	r2, r4, #2
 8011fe4:	9219      	str	r2, [sp, #100]	@ 0x64
 8011fe6:	78a2      	ldrb	r2, [r4, #2]
 8011fe8:	e782      	b.n	8011ef0 <_strtod_l+0x190>
 8011fea:	f04f 0c01 	mov.w	ip, #1
 8011fee:	e7f8      	b.n	8011fe2 <_strtod_l+0x282>
 8011ff0:	080169a8 	.word	0x080169a8
 8011ff4:	08016768 	.word	0x08016768
 8011ff8:	7ff00000 	.word	0x7ff00000
 8011ffc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011ffe:	1c51      	adds	r1, r2, #1
 8012000:	9119      	str	r1, [sp, #100]	@ 0x64
 8012002:	7852      	ldrb	r2, [r2, #1]
 8012004:	2a30      	cmp	r2, #48	@ 0x30
 8012006:	d0f9      	beq.n	8011ffc <_strtod_l+0x29c>
 8012008:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801200c:	2908      	cmp	r1, #8
 801200e:	f63f af75 	bhi.w	8011efc <_strtod_l+0x19c>
 8012012:	3a30      	subs	r2, #48	@ 0x30
 8012014:	9209      	str	r2, [sp, #36]	@ 0x24
 8012016:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012018:	920f      	str	r2, [sp, #60]	@ 0x3c
 801201a:	f04f 080a 	mov.w	r8, #10
 801201e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012020:	1c56      	adds	r6, r2, #1
 8012022:	9619      	str	r6, [sp, #100]	@ 0x64
 8012024:	7852      	ldrb	r2, [r2, #1]
 8012026:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801202a:	f1be 0f09 	cmp.w	lr, #9
 801202e:	d939      	bls.n	80120a4 <_strtod_l+0x344>
 8012030:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012032:	1a76      	subs	r6, r6, r1
 8012034:	2e08      	cmp	r6, #8
 8012036:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801203a:	dc03      	bgt.n	8012044 <_strtod_l+0x2e4>
 801203c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801203e:	4588      	cmp	r8, r1
 8012040:	bfa8      	it	ge
 8012042:	4688      	movge	r8, r1
 8012044:	f1bc 0f00 	cmp.w	ip, #0
 8012048:	d001      	beq.n	801204e <_strtod_l+0x2ee>
 801204a:	f1c8 0800 	rsb	r8, r8, #0
 801204e:	2d00      	cmp	r5, #0
 8012050:	d14e      	bne.n	80120f0 <_strtod_l+0x390>
 8012052:	9908      	ldr	r1, [sp, #32]
 8012054:	4308      	orrs	r0, r1
 8012056:	f47f aebc 	bne.w	8011dd2 <_strtod_l+0x72>
 801205a:	2b00      	cmp	r3, #0
 801205c:	f47f aed4 	bne.w	8011e08 <_strtod_l+0xa8>
 8012060:	2a69      	cmp	r2, #105	@ 0x69
 8012062:	d028      	beq.n	80120b6 <_strtod_l+0x356>
 8012064:	dc25      	bgt.n	80120b2 <_strtod_l+0x352>
 8012066:	2a49      	cmp	r2, #73	@ 0x49
 8012068:	d025      	beq.n	80120b6 <_strtod_l+0x356>
 801206a:	2a4e      	cmp	r2, #78	@ 0x4e
 801206c:	f47f aecc 	bne.w	8011e08 <_strtod_l+0xa8>
 8012070:	499a      	ldr	r1, [pc, #616]	@ (80122dc <_strtod_l+0x57c>)
 8012072:	a819      	add	r0, sp, #100	@ 0x64
 8012074:	f002 fea4 	bl	8014dc0 <__match>
 8012078:	2800      	cmp	r0, #0
 801207a:	f43f aec5 	beq.w	8011e08 <_strtod_l+0xa8>
 801207e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012080:	781b      	ldrb	r3, [r3, #0]
 8012082:	2b28      	cmp	r3, #40	@ 0x28
 8012084:	d12e      	bne.n	80120e4 <_strtod_l+0x384>
 8012086:	4996      	ldr	r1, [pc, #600]	@ (80122e0 <_strtod_l+0x580>)
 8012088:	aa1c      	add	r2, sp, #112	@ 0x70
 801208a:	a819      	add	r0, sp, #100	@ 0x64
 801208c:	f002 feac 	bl	8014de8 <__hexnan>
 8012090:	2805      	cmp	r0, #5
 8012092:	d127      	bne.n	80120e4 <_strtod_l+0x384>
 8012094:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012096:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801209a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801209e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80120a2:	e696      	b.n	8011dd2 <_strtod_l+0x72>
 80120a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80120a6:	fb08 2101 	mla	r1, r8, r1, r2
 80120aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80120ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80120b0:	e7b5      	b.n	801201e <_strtod_l+0x2be>
 80120b2:	2a6e      	cmp	r2, #110	@ 0x6e
 80120b4:	e7da      	b.n	801206c <_strtod_l+0x30c>
 80120b6:	498b      	ldr	r1, [pc, #556]	@ (80122e4 <_strtod_l+0x584>)
 80120b8:	a819      	add	r0, sp, #100	@ 0x64
 80120ba:	f002 fe81 	bl	8014dc0 <__match>
 80120be:	2800      	cmp	r0, #0
 80120c0:	f43f aea2 	beq.w	8011e08 <_strtod_l+0xa8>
 80120c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80120c6:	4988      	ldr	r1, [pc, #544]	@ (80122e8 <_strtod_l+0x588>)
 80120c8:	3b01      	subs	r3, #1
 80120ca:	a819      	add	r0, sp, #100	@ 0x64
 80120cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80120ce:	f002 fe77 	bl	8014dc0 <__match>
 80120d2:	b910      	cbnz	r0, 80120da <_strtod_l+0x37a>
 80120d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80120d6:	3301      	adds	r3, #1
 80120d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80120da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80122f8 <_strtod_l+0x598>
 80120de:	f04f 0a00 	mov.w	sl, #0
 80120e2:	e676      	b.n	8011dd2 <_strtod_l+0x72>
 80120e4:	4881      	ldr	r0, [pc, #516]	@ (80122ec <_strtod_l+0x58c>)
 80120e6:	f001 fd13 	bl	8013b10 <nan>
 80120ea:	ec5b ab10 	vmov	sl, fp, d0
 80120ee:	e670      	b.n	8011dd2 <_strtod_l+0x72>
 80120f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80120f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80120f4:	eba8 0303 	sub.w	r3, r8, r3
 80120f8:	f1b9 0f00 	cmp.w	r9, #0
 80120fc:	bf08      	it	eq
 80120fe:	46a9      	moveq	r9, r5
 8012100:	2d10      	cmp	r5, #16
 8012102:	9309      	str	r3, [sp, #36]	@ 0x24
 8012104:	462c      	mov	r4, r5
 8012106:	bfa8      	it	ge
 8012108:	2410      	movge	r4, #16
 801210a:	f7ee fa1b 	bl	8000544 <__aeabi_ui2d>
 801210e:	2d09      	cmp	r5, #9
 8012110:	4682      	mov	sl, r0
 8012112:	468b      	mov	fp, r1
 8012114:	dc13      	bgt.n	801213e <_strtod_l+0x3de>
 8012116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012118:	2b00      	cmp	r3, #0
 801211a:	f43f ae5a 	beq.w	8011dd2 <_strtod_l+0x72>
 801211e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012120:	dd78      	ble.n	8012214 <_strtod_l+0x4b4>
 8012122:	2b16      	cmp	r3, #22
 8012124:	dc5f      	bgt.n	80121e6 <_strtod_l+0x486>
 8012126:	4972      	ldr	r1, [pc, #456]	@ (80122f0 <_strtod_l+0x590>)
 8012128:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801212c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012130:	4652      	mov	r2, sl
 8012132:	465b      	mov	r3, fp
 8012134:	f7ee fa80 	bl	8000638 <__aeabi_dmul>
 8012138:	4682      	mov	sl, r0
 801213a:	468b      	mov	fp, r1
 801213c:	e649      	b.n	8011dd2 <_strtod_l+0x72>
 801213e:	4b6c      	ldr	r3, [pc, #432]	@ (80122f0 <_strtod_l+0x590>)
 8012140:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012144:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012148:	f7ee fa76 	bl	8000638 <__aeabi_dmul>
 801214c:	4682      	mov	sl, r0
 801214e:	4638      	mov	r0, r7
 8012150:	468b      	mov	fp, r1
 8012152:	f7ee f9f7 	bl	8000544 <__aeabi_ui2d>
 8012156:	4602      	mov	r2, r0
 8012158:	460b      	mov	r3, r1
 801215a:	4650      	mov	r0, sl
 801215c:	4659      	mov	r1, fp
 801215e:	f7ee f8b5 	bl	80002cc <__adddf3>
 8012162:	2d0f      	cmp	r5, #15
 8012164:	4682      	mov	sl, r0
 8012166:	468b      	mov	fp, r1
 8012168:	ddd5      	ble.n	8012116 <_strtod_l+0x3b6>
 801216a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801216c:	1b2c      	subs	r4, r5, r4
 801216e:	441c      	add	r4, r3
 8012170:	2c00      	cmp	r4, #0
 8012172:	f340 8093 	ble.w	801229c <_strtod_l+0x53c>
 8012176:	f014 030f 	ands.w	r3, r4, #15
 801217a:	d00a      	beq.n	8012192 <_strtod_l+0x432>
 801217c:	495c      	ldr	r1, [pc, #368]	@ (80122f0 <_strtod_l+0x590>)
 801217e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012182:	4652      	mov	r2, sl
 8012184:	465b      	mov	r3, fp
 8012186:	e9d1 0100 	ldrd	r0, r1, [r1]
 801218a:	f7ee fa55 	bl	8000638 <__aeabi_dmul>
 801218e:	4682      	mov	sl, r0
 8012190:	468b      	mov	fp, r1
 8012192:	f034 040f 	bics.w	r4, r4, #15
 8012196:	d073      	beq.n	8012280 <_strtod_l+0x520>
 8012198:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801219c:	dd49      	ble.n	8012232 <_strtod_l+0x4d2>
 801219e:	2400      	movs	r4, #0
 80121a0:	46a0      	mov	r8, r4
 80121a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80121a4:	46a1      	mov	r9, r4
 80121a6:	9a05      	ldr	r2, [sp, #20]
 80121a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80122f8 <_strtod_l+0x598>
 80121ac:	2322      	movs	r3, #34	@ 0x22
 80121ae:	6013      	str	r3, [r2, #0]
 80121b0:	f04f 0a00 	mov.w	sl, #0
 80121b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	f43f ae0b 	beq.w	8011dd2 <_strtod_l+0x72>
 80121bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80121be:	9805      	ldr	r0, [sp, #20]
 80121c0:	f002 ffb6 	bl	8015130 <_Bfree>
 80121c4:	9805      	ldr	r0, [sp, #20]
 80121c6:	4649      	mov	r1, r9
 80121c8:	f002 ffb2 	bl	8015130 <_Bfree>
 80121cc:	9805      	ldr	r0, [sp, #20]
 80121ce:	4641      	mov	r1, r8
 80121d0:	f002 ffae 	bl	8015130 <_Bfree>
 80121d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80121d6:	9805      	ldr	r0, [sp, #20]
 80121d8:	f002 ffaa 	bl	8015130 <_Bfree>
 80121dc:	9805      	ldr	r0, [sp, #20]
 80121de:	4621      	mov	r1, r4
 80121e0:	f002 ffa6 	bl	8015130 <_Bfree>
 80121e4:	e5f5      	b.n	8011dd2 <_strtod_l+0x72>
 80121e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80121e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80121ec:	4293      	cmp	r3, r2
 80121ee:	dbbc      	blt.n	801216a <_strtod_l+0x40a>
 80121f0:	4c3f      	ldr	r4, [pc, #252]	@ (80122f0 <_strtod_l+0x590>)
 80121f2:	f1c5 050f 	rsb	r5, r5, #15
 80121f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80121fa:	4652      	mov	r2, sl
 80121fc:	465b      	mov	r3, fp
 80121fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012202:	f7ee fa19 	bl	8000638 <__aeabi_dmul>
 8012206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012208:	1b5d      	subs	r5, r3, r5
 801220a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801220e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012212:	e78f      	b.n	8012134 <_strtod_l+0x3d4>
 8012214:	3316      	adds	r3, #22
 8012216:	dba8      	blt.n	801216a <_strtod_l+0x40a>
 8012218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801221a:	eba3 0808 	sub.w	r8, r3, r8
 801221e:	4b34      	ldr	r3, [pc, #208]	@ (80122f0 <_strtod_l+0x590>)
 8012220:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8012224:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012228:	4650      	mov	r0, sl
 801222a:	4659      	mov	r1, fp
 801222c:	f7ee fb2e 	bl	800088c <__aeabi_ddiv>
 8012230:	e782      	b.n	8012138 <_strtod_l+0x3d8>
 8012232:	2300      	movs	r3, #0
 8012234:	4f2f      	ldr	r7, [pc, #188]	@ (80122f4 <_strtod_l+0x594>)
 8012236:	1124      	asrs	r4, r4, #4
 8012238:	4650      	mov	r0, sl
 801223a:	4659      	mov	r1, fp
 801223c:	461e      	mov	r6, r3
 801223e:	2c01      	cmp	r4, #1
 8012240:	dc21      	bgt.n	8012286 <_strtod_l+0x526>
 8012242:	b10b      	cbz	r3, 8012248 <_strtod_l+0x4e8>
 8012244:	4682      	mov	sl, r0
 8012246:	468b      	mov	fp, r1
 8012248:	492a      	ldr	r1, [pc, #168]	@ (80122f4 <_strtod_l+0x594>)
 801224a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801224e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012252:	4652      	mov	r2, sl
 8012254:	465b      	mov	r3, fp
 8012256:	e9d1 0100 	ldrd	r0, r1, [r1]
 801225a:	f7ee f9ed 	bl	8000638 <__aeabi_dmul>
 801225e:	4b26      	ldr	r3, [pc, #152]	@ (80122f8 <_strtod_l+0x598>)
 8012260:	460a      	mov	r2, r1
 8012262:	400b      	ands	r3, r1
 8012264:	4925      	ldr	r1, [pc, #148]	@ (80122fc <_strtod_l+0x59c>)
 8012266:	428b      	cmp	r3, r1
 8012268:	4682      	mov	sl, r0
 801226a:	d898      	bhi.n	801219e <_strtod_l+0x43e>
 801226c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8012270:	428b      	cmp	r3, r1
 8012272:	bf86      	itte	hi
 8012274:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8012300 <_strtod_l+0x5a0>
 8012278:	f04f 3aff 	movhi.w	sl, #4294967295
 801227c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8012280:	2300      	movs	r3, #0
 8012282:	9308      	str	r3, [sp, #32]
 8012284:	e076      	b.n	8012374 <_strtod_l+0x614>
 8012286:	07e2      	lsls	r2, r4, #31
 8012288:	d504      	bpl.n	8012294 <_strtod_l+0x534>
 801228a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801228e:	f7ee f9d3 	bl	8000638 <__aeabi_dmul>
 8012292:	2301      	movs	r3, #1
 8012294:	3601      	adds	r6, #1
 8012296:	1064      	asrs	r4, r4, #1
 8012298:	3708      	adds	r7, #8
 801229a:	e7d0      	b.n	801223e <_strtod_l+0x4de>
 801229c:	d0f0      	beq.n	8012280 <_strtod_l+0x520>
 801229e:	4264      	negs	r4, r4
 80122a0:	f014 020f 	ands.w	r2, r4, #15
 80122a4:	d00a      	beq.n	80122bc <_strtod_l+0x55c>
 80122a6:	4b12      	ldr	r3, [pc, #72]	@ (80122f0 <_strtod_l+0x590>)
 80122a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80122ac:	4650      	mov	r0, sl
 80122ae:	4659      	mov	r1, fp
 80122b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b4:	f7ee faea 	bl	800088c <__aeabi_ddiv>
 80122b8:	4682      	mov	sl, r0
 80122ba:	468b      	mov	fp, r1
 80122bc:	1124      	asrs	r4, r4, #4
 80122be:	d0df      	beq.n	8012280 <_strtod_l+0x520>
 80122c0:	2c1f      	cmp	r4, #31
 80122c2:	dd1f      	ble.n	8012304 <_strtod_l+0x5a4>
 80122c4:	2400      	movs	r4, #0
 80122c6:	46a0      	mov	r8, r4
 80122c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80122ca:	46a1      	mov	r9, r4
 80122cc:	9a05      	ldr	r2, [sp, #20]
 80122ce:	2322      	movs	r3, #34	@ 0x22
 80122d0:	f04f 0a00 	mov.w	sl, #0
 80122d4:	f04f 0b00 	mov.w	fp, #0
 80122d8:	6013      	str	r3, [r2, #0]
 80122da:	e76b      	b.n	80121b4 <_strtod_l+0x454>
 80122dc:	08016777 	.word	0x08016777
 80122e0:	08016994 	.word	0x08016994
 80122e4:	0801676f 	.word	0x0801676f
 80122e8:	08016856 	.word	0x08016856
 80122ec:	08016852 	.word	0x08016852
 80122f0:	08016b20 	.word	0x08016b20
 80122f4:	08016af8 	.word	0x08016af8
 80122f8:	7ff00000 	.word	0x7ff00000
 80122fc:	7ca00000 	.word	0x7ca00000
 8012300:	7fefffff 	.word	0x7fefffff
 8012304:	f014 0310 	ands.w	r3, r4, #16
 8012308:	bf18      	it	ne
 801230a:	236a      	movne	r3, #106	@ 0x6a
 801230c:	4ea9      	ldr	r6, [pc, #676]	@ (80125b4 <_strtod_l+0x854>)
 801230e:	9308      	str	r3, [sp, #32]
 8012310:	4650      	mov	r0, sl
 8012312:	4659      	mov	r1, fp
 8012314:	2300      	movs	r3, #0
 8012316:	07e7      	lsls	r7, r4, #31
 8012318:	d504      	bpl.n	8012324 <_strtod_l+0x5c4>
 801231a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801231e:	f7ee f98b 	bl	8000638 <__aeabi_dmul>
 8012322:	2301      	movs	r3, #1
 8012324:	1064      	asrs	r4, r4, #1
 8012326:	f106 0608 	add.w	r6, r6, #8
 801232a:	d1f4      	bne.n	8012316 <_strtod_l+0x5b6>
 801232c:	b10b      	cbz	r3, 8012332 <_strtod_l+0x5d2>
 801232e:	4682      	mov	sl, r0
 8012330:	468b      	mov	fp, r1
 8012332:	9b08      	ldr	r3, [sp, #32]
 8012334:	b1b3      	cbz	r3, 8012364 <_strtod_l+0x604>
 8012336:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801233a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801233e:	2b00      	cmp	r3, #0
 8012340:	4659      	mov	r1, fp
 8012342:	dd0f      	ble.n	8012364 <_strtod_l+0x604>
 8012344:	2b1f      	cmp	r3, #31
 8012346:	dd56      	ble.n	80123f6 <_strtod_l+0x696>
 8012348:	2b34      	cmp	r3, #52	@ 0x34
 801234a:	bfde      	ittt	le
 801234c:	f04f 33ff 	movle.w	r3, #4294967295
 8012350:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8012354:	4093      	lslle	r3, r2
 8012356:	f04f 0a00 	mov.w	sl, #0
 801235a:	bfcc      	ite	gt
 801235c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012360:	ea03 0b01 	andle.w	fp, r3, r1
 8012364:	2200      	movs	r2, #0
 8012366:	2300      	movs	r3, #0
 8012368:	4650      	mov	r0, sl
 801236a:	4659      	mov	r1, fp
 801236c:	f7ee fbcc 	bl	8000b08 <__aeabi_dcmpeq>
 8012370:	2800      	cmp	r0, #0
 8012372:	d1a7      	bne.n	80122c4 <_strtod_l+0x564>
 8012374:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012376:	9300      	str	r3, [sp, #0]
 8012378:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801237a:	9805      	ldr	r0, [sp, #20]
 801237c:	462b      	mov	r3, r5
 801237e:	464a      	mov	r2, r9
 8012380:	f002 ff3e 	bl	8015200 <__s2b>
 8012384:	900b      	str	r0, [sp, #44]	@ 0x2c
 8012386:	2800      	cmp	r0, #0
 8012388:	f43f af09 	beq.w	801219e <_strtod_l+0x43e>
 801238c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801238e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012390:	2a00      	cmp	r2, #0
 8012392:	eba3 0308 	sub.w	r3, r3, r8
 8012396:	bfa8      	it	ge
 8012398:	2300      	movge	r3, #0
 801239a:	9312      	str	r3, [sp, #72]	@ 0x48
 801239c:	2400      	movs	r4, #0
 801239e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80123a2:	9316      	str	r3, [sp, #88]	@ 0x58
 80123a4:	46a0      	mov	r8, r4
 80123a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123a8:	9805      	ldr	r0, [sp, #20]
 80123aa:	6859      	ldr	r1, [r3, #4]
 80123ac:	f002 fe80 	bl	80150b0 <_Balloc>
 80123b0:	4681      	mov	r9, r0
 80123b2:	2800      	cmp	r0, #0
 80123b4:	f43f aef7 	beq.w	80121a6 <_strtod_l+0x446>
 80123b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123ba:	691a      	ldr	r2, [r3, #16]
 80123bc:	3202      	adds	r2, #2
 80123be:	f103 010c 	add.w	r1, r3, #12
 80123c2:	0092      	lsls	r2, r2, #2
 80123c4:	300c      	adds	r0, #12
 80123c6:	f001 fb92 	bl	8013aee <memcpy>
 80123ca:	ec4b ab10 	vmov	d0, sl, fp
 80123ce:	9805      	ldr	r0, [sp, #20]
 80123d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80123d2:	a91b      	add	r1, sp, #108	@ 0x6c
 80123d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80123d8:	f003 fa46 	bl	8015868 <__d2b>
 80123dc:	901a      	str	r0, [sp, #104]	@ 0x68
 80123de:	2800      	cmp	r0, #0
 80123e0:	f43f aee1 	beq.w	80121a6 <_strtod_l+0x446>
 80123e4:	9805      	ldr	r0, [sp, #20]
 80123e6:	2101      	movs	r1, #1
 80123e8:	f002 ffa0 	bl	801532c <__i2b>
 80123ec:	4680      	mov	r8, r0
 80123ee:	b948      	cbnz	r0, 8012404 <_strtod_l+0x6a4>
 80123f0:	f04f 0800 	mov.w	r8, #0
 80123f4:	e6d7      	b.n	80121a6 <_strtod_l+0x446>
 80123f6:	f04f 32ff 	mov.w	r2, #4294967295
 80123fa:	fa02 f303 	lsl.w	r3, r2, r3
 80123fe:	ea03 0a0a 	and.w	sl, r3, sl
 8012402:	e7af      	b.n	8012364 <_strtod_l+0x604>
 8012404:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8012406:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012408:	2d00      	cmp	r5, #0
 801240a:	bfab      	itete	ge
 801240c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801240e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012410:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8012412:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8012414:	bfac      	ite	ge
 8012416:	18ef      	addge	r7, r5, r3
 8012418:	1b5e      	sublt	r6, r3, r5
 801241a:	9b08      	ldr	r3, [sp, #32]
 801241c:	1aed      	subs	r5, r5, r3
 801241e:	4415      	add	r5, r2
 8012420:	4b65      	ldr	r3, [pc, #404]	@ (80125b8 <_strtod_l+0x858>)
 8012422:	3d01      	subs	r5, #1
 8012424:	429d      	cmp	r5, r3
 8012426:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801242a:	da50      	bge.n	80124ce <_strtod_l+0x76e>
 801242c:	1b5b      	subs	r3, r3, r5
 801242e:	2b1f      	cmp	r3, #31
 8012430:	eba2 0203 	sub.w	r2, r2, r3
 8012434:	f04f 0101 	mov.w	r1, #1
 8012438:	dc3d      	bgt.n	80124b6 <_strtod_l+0x756>
 801243a:	fa01 f303 	lsl.w	r3, r1, r3
 801243e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012440:	2300      	movs	r3, #0
 8012442:	9310      	str	r3, [sp, #64]	@ 0x40
 8012444:	18bd      	adds	r5, r7, r2
 8012446:	9b08      	ldr	r3, [sp, #32]
 8012448:	42af      	cmp	r7, r5
 801244a:	4416      	add	r6, r2
 801244c:	441e      	add	r6, r3
 801244e:	463b      	mov	r3, r7
 8012450:	bfa8      	it	ge
 8012452:	462b      	movge	r3, r5
 8012454:	42b3      	cmp	r3, r6
 8012456:	bfa8      	it	ge
 8012458:	4633      	movge	r3, r6
 801245a:	2b00      	cmp	r3, #0
 801245c:	bfc2      	ittt	gt
 801245e:	1aed      	subgt	r5, r5, r3
 8012460:	1af6      	subgt	r6, r6, r3
 8012462:	1aff      	subgt	r7, r7, r3
 8012464:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012466:	2b00      	cmp	r3, #0
 8012468:	dd16      	ble.n	8012498 <_strtod_l+0x738>
 801246a:	4641      	mov	r1, r8
 801246c:	9805      	ldr	r0, [sp, #20]
 801246e:	461a      	mov	r2, r3
 8012470:	f003 f814 	bl	801549c <__pow5mult>
 8012474:	4680      	mov	r8, r0
 8012476:	2800      	cmp	r0, #0
 8012478:	d0ba      	beq.n	80123f0 <_strtod_l+0x690>
 801247a:	4601      	mov	r1, r0
 801247c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801247e:	9805      	ldr	r0, [sp, #20]
 8012480:	f002 ff6a 	bl	8015358 <__multiply>
 8012484:	900a      	str	r0, [sp, #40]	@ 0x28
 8012486:	2800      	cmp	r0, #0
 8012488:	f43f ae8d 	beq.w	80121a6 <_strtod_l+0x446>
 801248c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801248e:	9805      	ldr	r0, [sp, #20]
 8012490:	f002 fe4e 	bl	8015130 <_Bfree>
 8012494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012496:	931a      	str	r3, [sp, #104]	@ 0x68
 8012498:	2d00      	cmp	r5, #0
 801249a:	dc1d      	bgt.n	80124d8 <_strtod_l+0x778>
 801249c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801249e:	2b00      	cmp	r3, #0
 80124a0:	dd23      	ble.n	80124ea <_strtod_l+0x78a>
 80124a2:	4649      	mov	r1, r9
 80124a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80124a6:	9805      	ldr	r0, [sp, #20]
 80124a8:	f002 fff8 	bl	801549c <__pow5mult>
 80124ac:	4681      	mov	r9, r0
 80124ae:	b9e0      	cbnz	r0, 80124ea <_strtod_l+0x78a>
 80124b0:	f04f 0900 	mov.w	r9, #0
 80124b4:	e677      	b.n	80121a6 <_strtod_l+0x446>
 80124b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80124ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80124be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80124c2:	35e2      	adds	r5, #226	@ 0xe2
 80124c4:	fa01 f305 	lsl.w	r3, r1, r5
 80124c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80124ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 80124cc:	e7ba      	b.n	8012444 <_strtod_l+0x6e4>
 80124ce:	2300      	movs	r3, #0
 80124d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80124d2:	2301      	movs	r3, #1
 80124d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80124d6:	e7b5      	b.n	8012444 <_strtod_l+0x6e4>
 80124d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80124da:	9805      	ldr	r0, [sp, #20]
 80124dc:	462a      	mov	r2, r5
 80124de:	f003 f837 	bl	8015550 <__lshift>
 80124e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80124e4:	2800      	cmp	r0, #0
 80124e6:	d1d9      	bne.n	801249c <_strtod_l+0x73c>
 80124e8:	e65d      	b.n	80121a6 <_strtod_l+0x446>
 80124ea:	2e00      	cmp	r6, #0
 80124ec:	dd07      	ble.n	80124fe <_strtod_l+0x79e>
 80124ee:	4649      	mov	r1, r9
 80124f0:	9805      	ldr	r0, [sp, #20]
 80124f2:	4632      	mov	r2, r6
 80124f4:	f003 f82c 	bl	8015550 <__lshift>
 80124f8:	4681      	mov	r9, r0
 80124fa:	2800      	cmp	r0, #0
 80124fc:	d0d8      	beq.n	80124b0 <_strtod_l+0x750>
 80124fe:	2f00      	cmp	r7, #0
 8012500:	dd08      	ble.n	8012514 <_strtod_l+0x7b4>
 8012502:	4641      	mov	r1, r8
 8012504:	9805      	ldr	r0, [sp, #20]
 8012506:	463a      	mov	r2, r7
 8012508:	f003 f822 	bl	8015550 <__lshift>
 801250c:	4680      	mov	r8, r0
 801250e:	2800      	cmp	r0, #0
 8012510:	f43f ae49 	beq.w	80121a6 <_strtod_l+0x446>
 8012514:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012516:	9805      	ldr	r0, [sp, #20]
 8012518:	464a      	mov	r2, r9
 801251a:	f003 f8a1 	bl	8015660 <__mdiff>
 801251e:	4604      	mov	r4, r0
 8012520:	2800      	cmp	r0, #0
 8012522:	f43f ae40 	beq.w	80121a6 <_strtod_l+0x446>
 8012526:	68c3      	ldr	r3, [r0, #12]
 8012528:	930f      	str	r3, [sp, #60]	@ 0x3c
 801252a:	2300      	movs	r3, #0
 801252c:	60c3      	str	r3, [r0, #12]
 801252e:	4641      	mov	r1, r8
 8012530:	f003 f87a 	bl	8015628 <__mcmp>
 8012534:	2800      	cmp	r0, #0
 8012536:	da45      	bge.n	80125c4 <_strtod_l+0x864>
 8012538:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801253a:	ea53 030a 	orrs.w	r3, r3, sl
 801253e:	d16b      	bne.n	8012618 <_strtod_l+0x8b8>
 8012540:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012544:	2b00      	cmp	r3, #0
 8012546:	d167      	bne.n	8012618 <_strtod_l+0x8b8>
 8012548:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801254c:	0d1b      	lsrs	r3, r3, #20
 801254e:	051b      	lsls	r3, r3, #20
 8012550:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012554:	d960      	bls.n	8012618 <_strtod_l+0x8b8>
 8012556:	6963      	ldr	r3, [r4, #20]
 8012558:	b913      	cbnz	r3, 8012560 <_strtod_l+0x800>
 801255a:	6923      	ldr	r3, [r4, #16]
 801255c:	2b01      	cmp	r3, #1
 801255e:	dd5b      	ble.n	8012618 <_strtod_l+0x8b8>
 8012560:	4621      	mov	r1, r4
 8012562:	2201      	movs	r2, #1
 8012564:	9805      	ldr	r0, [sp, #20]
 8012566:	f002 fff3 	bl	8015550 <__lshift>
 801256a:	4641      	mov	r1, r8
 801256c:	4604      	mov	r4, r0
 801256e:	f003 f85b 	bl	8015628 <__mcmp>
 8012572:	2800      	cmp	r0, #0
 8012574:	dd50      	ble.n	8012618 <_strtod_l+0x8b8>
 8012576:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801257a:	9a08      	ldr	r2, [sp, #32]
 801257c:	0d1b      	lsrs	r3, r3, #20
 801257e:	051b      	lsls	r3, r3, #20
 8012580:	2a00      	cmp	r2, #0
 8012582:	d06a      	beq.n	801265a <_strtod_l+0x8fa>
 8012584:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8012588:	d867      	bhi.n	801265a <_strtod_l+0x8fa>
 801258a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801258e:	f67f ae9d 	bls.w	80122cc <_strtod_l+0x56c>
 8012592:	4b0a      	ldr	r3, [pc, #40]	@ (80125bc <_strtod_l+0x85c>)
 8012594:	4650      	mov	r0, sl
 8012596:	4659      	mov	r1, fp
 8012598:	2200      	movs	r2, #0
 801259a:	f7ee f84d 	bl	8000638 <__aeabi_dmul>
 801259e:	4b08      	ldr	r3, [pc, #32]	@ (80125c0 <_strtod_l+0x860>)
 80125a0:	400b      	ands	r3, r1
 80125a2:	4682      	mov	sl, r0
 80125a4:	468b      	mov	fp, r1
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	f47f ae08 	bne.w	80121bc <_strtod_l+0x45c>
 80125ac:	9a05      	ldr	r2, [sp, #20]
 80125ae:	2322      	movs	r3, #34	@ 0x22
 80125b0:	6013      	str	r3, [r2, #0]
 80125b2:	e603      	b.n	80121bc <_strtod_l+0x45c>
 80125b4:	080169c0 	.word	0x080169c0
 80125b8:	fffffc02 	.word	0xfffffc02
 80125bc:	39500000 	.word	0x39500000
 80125c0:	7ff00000 	.word	0x7ff00000
 80125c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80125c8:	d165      	bne.n	8012696 <_strtod_l+0x936>
 80125ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80125cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80125d0:	b35a      	cbz	r2, 801262a <_strtod_l+0x8ca>
 80125d2:	4a9f      	ldr	r2, [pc, #636]	@ (8012850 <_strtod_l+0xaf0>)
 80125d4:	4293      	cmp	r3, r2
 80125d6:	d12b      	bne.n	8012630 <_strtod_l+0x8d0>
 80125d8:	9b08      	ldr	r3, [sp, #32]
 80125da:	4651      	mov	r1, sl
 80125dc:	b303      	cbz	r3, 8012620 <_strtod_l+0x8c0>
 80125de:	4b9d      	ldr	r3, [pc, #628]	@ (8012854 <_strtod_l+0xaf4>)
 80125e0:	465a      	mov	r2, fp
 80125e2:	4013      	ands	r3, r2
 80125e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80125e8:	f04f 32ff 	mov.w	r2, #4294967295
 80125ec:	d81b      	bhi.n	8012626 <_strtod_l+0x8c6>
 80125ee:	0d1b      	lsrs	r3, r3, #20
 80125f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80125f4:	fa02 f303 	lsl.w	r3, r2, r3
 80125f8:	4299      	cmp	r1, r3
 80125fa:	d119      	bne.n	8012630 <_strtod_l+0x8d0>
 80125fc:	4b96      	ldr	r3, [pc, #600]	@ (8012858 <_strtod_l+0xaf8>)
 80125fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012600:	429a      	cmp	r2, r3
 8012602:	d102      	bne.n	801260a <_strtod_l+0x8aa>
 8012604:	3101      	adds	r1, #1
 8012606:	f43f adce 	beq.w	80121a6 <_strtod_l+0x446>
 801260a:	4b92      	ldr	r3, [pc, #584]	@ (8012854 <_strtod_l+0xaf4>)
 801260c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801260e:	401a      	ands	r2, r3
 8012610:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8012614:	f04f 0a00 	mov.w	sl, #0
 8012618:	9b08      	ldr	r3, [sp, #32]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d1b9      	bne.n	8012592 <_strtod_l+0x832>
 801261e:	e5cd      	b.n	80121bc <_strtod_l+0x45c>
 8012620:	f04f 33ff 	mov.w	r3, #4294967295
 8012624:	e7e8      	b.n	80125f8 <_strtod_l+0x898>
 8012626:	4613      	mov	r3, r2
 8012628:	e7e6      	b.n	80125f8 <_strtod_l+0x898>
 801262a:	ea53 030a 	orrs.w	r3, r3, sl
 801262e:	d0a2      	beq.n	8012576 <_strtod_l+0x816>
 8012630:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012632:	b1db      	cbz	r3, 801266c <_strtod_l+0x90c>
 8012634:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012636:	4213      	tst	r3, r2
 8012638:	d0ee      	beq.n	8012618 <_strtod_l+0x8b8>
 801263a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801263c:	9a08      	ldr	r2, [sp, #32]
 801263e:	4650      	mov	r0, sl
 8012640:	4659      	mov	r1, fp
 8012642:	b1bb      	cbz	r3, 8012674 <_strtod_l+0x914>
 8012644:	f7ff fb6d 	bl	8011d22 <sulp>
 8012648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801264c:	ec53 2b10 	vmov	r2, r3, d0
 8012650:	f7ed fe3c 	bl	80002cc <__adddf3>
 8012654:	4682      	mov	sl, r0
 8012656:	468b      	mov	fp, r1
 8012658:	e7de      	b.n	8012618 <_strtod_l+0x8b8>
 801265a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801265e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012662:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012666:	f04f 3aff 	mov.w	sl, #4294967295
 801266a:	e7d5      	b.n	8012618 <_strtod_l+0x8b8>
 801266c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801266e:	ea13 0f0a 	tst.w	r3, sl
 8012672:	e7e1      	b.n	8012638 <_strtod_l+0x8d8>
 8012674:	f7ff fb55 	bl	8011d22 <sulp>
 8012678:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801267c:	ec53 2b10 	vmov	r2, r3, d0
 8012680:	f7ed fe22 	bl	80002c8 <__aeabi_dsub>
 8012684:	2200      	movs	r2, #0
 8012686:	2300      	movs	r3, #0
 8012688:	4682      	mov	sl, r0
 801268a:	468b      	mov	fp, r1
 801268c:	f7ee fa3c 	bl	8000b08 <__aeabi_dcmpeq>
 8012690:	2800      	cmp	r0, #0
 8012692:	d0c1      	beq.n	8012618 <_strtod_l+0x8b8>
 8012694:	e61a      	b.n	80122cc <_strtod_l+0x56c>
 8012696:	4641      	mov	r1, r8
 8012698:	4620      	mov	r0, r4
 801269a:	f003 f93d 	bl	8015918 <__ratio>
 801269e:	ec57 6b10 	vmov	r6, r7, d0
 80126a2:	2200      	movs	r2, #0
 80126a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80126a8:	4630      	mov	r0, r6
 80126aa:	4639      	mov	r1, r7
 80126ac:	f7ee fa40 	bl	8000b30 <__aeabi_dcmple>
 80126b0:	2800      	cmp	r0, #0
 80126b2:	d06f      	beq.n	8012794 <_strtod_l+0xa34>
 80126b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d17a      	bne.n	80127b0 <_strtod_l+0xa50>
 80126ba:	f1ba 0f00 	cmp.w	sl, #0
 80126be:	d158      	bne.n	8012772 <_strtod_l+0xa12>
 80126c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d15a      	bne.n	8012780 <_strtod_l+0xa20>
 80126ca:	4b64      	ldr	r3, [pc, #400]	@ (801285c <_strtod_l+0xafc>)
 80126cc:	2200      	movs	r2, #0
 80126ce:	4630      	mov	r0, r6
 80126d0:	4639      	mov	r1, r7
 80126d2:	f7ee fa23 	bl	8000b1c <__aeabi_dcmplt>
 80126d6:	2800      	cmp	r0, #0
 80126d8:	d159      	bne.n	801278e <_strtod_l+0xa2e>
 80126da:	4630      	mov	r0, r6
 80126dc:	4639      	mov	r1, r7
 80126de:	4b60      	ldr	r3, [pc, #384]	@ (8012860 <_strtod_l+0xb00>)
 80126e0:	2200      	movs	r2, #0
 80126e2:	f7ed ffa9 	bl	8000638 <__aeabi_dmul>
 80126e6:	4606      	mov	r6, r0
 80126e8:	460f      	mov	r7, r1
 80126ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80126ee:	9606      	str	r6, [sp, #24]
 80126f0:	9307      	str	r3, [sp, #28]
 80126f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80126f6:	4d57      	ldr	r5, [pc, #348]	@ (8012854 <_strtod_l+0xaf4>)
 80126f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80126fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80126fe:	401d      	ands	r5, r3
 8012700:	4b58      	ldr	r3, [pc, #352]	@ (8012864 <_strtod_l+0xb04>)
 8012702:	429d      	cmp	r5, r3
 8012704:	f040 80b2 	bne.w	801286c <_strtod_l+0xb0c>
 8012708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801270a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801270e:	ec4b ab10 	vmov	d0, sl, fp
 8012712:	f003 f839 	bl	8015788 <__ulp>
 8012716:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801271a:	ec51 0b10 	vmov	r0, r1, d0
 801271e:	f7ed ff8b 	bl	8000638 <__aeabi_dmul>
 8012722:	4652      	mov	r2, sl
 8012724:	465b      	mov	r3, fp
 8012726:	f7ed fdd1 	bl	80002cc <__adddf3>
 801272a:	460b      	mov	r3, r1
 801272c:	4949      	ldr	r1, [pc, #292]	@ (8012854 <_strtod_l+0xaf4>)
 801272e:	4a4e      	ldr	r2, [pc, #312]	@ (8012868 <_strtod_l+0xb08>)
 8012730:	4019      	ands	r1, r3
 8012732:	4291      	cmp	r1, r2
 8012734:	4682      	mov	sl, r0
 8012736:	d942      	bls.n	80127be <_strtod_l+0xa5e>
 8012738:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801273a:	4b47      	ldr	r3, [pc, #284]	@ (8012858 <_strtod_l+0xaf8>)
 801273c:	429a      	cmp	r2, r3
 801273e:	d103      	bne.n	8012748 <_strtod_l+0x9e8>
 8012740:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012742:	3301      	adds	r3, #1
 8012744:	f43f ad2f 	beq.w	80121a6 <_strtod_l+0x446>
 8012748:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8012858 <_strtod_l+0xaf8>
 801274c:	f04f 3aff 	mov.w	sl, #4294967295
 8012750:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012752:	9805      	ldr	r0, [sp, #20]
 8012754:	f002 fcec 	bl	8015130 <_Bfree>
 8012758:	9805      	ldr	r0, [sp, #20]
 801275a:	4649      	mov	r1, r9
 801275c:	f002 fce8 	bl	8015130 <_Bfree>
 8012760:	9805      	ldr	r0, [sp, #20]
 8012762:	4641      	mov	r1, r8
 8012764:	f002 fce4 	bl	8015130 <_Bfree>
 8012768:	9805      	ldr	r0, [sp, #20]
 801276a:	4621      	mov	r1, r4
 801276c:	f002 fce0 	bl	8015130 <_Bfree>
 8012770:	e619      	b.n	80123a6 <_strtod_l+0x646>
 8012772:	f1ba 0f01 	cmp.w	sl, #1
 8012776:	d103      	bne.n	8012780 <_strtod_l+0xa20>
 8012778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801277a:	2b00      	cmp	r3, #0
 801277c:	f43f ada6 	beq.w	80122cc <_strtod_l+0x56c>
 8012780:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012830 <_strtod_l+0xad0>
 8012784:	4f35      	ldr	r7, [pc, #212]	@ (801285c <_strtod_l+0xafc>)
 8012786:	ed8d 7b06 	vstr	d7, [sp, #24]
 801278a:	2600      	movs	r6, #0
 801278c:	e7b1      	b.n	80126f2 <_strtod_l+0x992>
 801278e:	4f34      	ldr	r7, [pc, #208]	@ (8012860 <_strtod_l+0xb00>)
 8012790:	2600      	movs	r6, #0
 8012792:	e7aa      	b.n	80126ea <_strtod_l+0x98a>
 8012794:	4b32      	ldr	r3, [pc, #200]	@ (8012860 <_strtod_l+0xb00>)
 8012796:	4630      	mov	r0, r6
 8012798:	4639      	mov	r1, r7
 801279a:	2200      	movs	r2, #0
 801279c:	f7ed ff4c 	bl	8000638 <__aeabi_dmul>
 80127a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127a2:	4606      	mov	r6, r0
 80127a4:	460f      	mov	r7, r1
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d09f      	beq.n	80126ea <_strtod_l+0x98a>
 80127aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80127ae:	e7a0      	b.n	80126f2 <_strtod_l+0x992>
 80127b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012838 <_strtod_l+0xad8>
 80127b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80127b8:	ec57 6b17 	vmov	r6, r7, d7
 80127bc:	e799      	b.n	80126f2 <_strtod_l+0x992>
 80127be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80127c2:	9b08      	ldr	r3, [sp, #32]
 80127c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d1c1      	bne.n	8012750 <_strtod_l+0x9f0>
 80127cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80127d0:	0d1b      	lsrs	r3, r3, #20
 80127d2:	051b      	lsls	r3, r3, #20
 80127d4:	429d      	cmp	r5, r3
 80127d6:	d1bb      	bne.n	8012750 <_strtod_l+0x9f0>
 80127d8:	4630      	mov	r0, r6
 80127da:	4639      	mov	r1, r7
 80127dc:	f7ee fa8c 	bl	8000cf8 <__aeabi_d2lz>
 80127e0:	f7ed fefc 	bl	80005dc <__aeabi_l2d>
 80127e4:	4602      	mov	r2, r0
 80127e6:	460b      	mov	r3, r1
 80127e8:	4630      	mov	r0, r6
 80127ea:	4639      	mov	r1, r7
 80127ec:	f7ed fd6c 	bl	80002c8 <__aeabi_dsub>
 80127f0:	460b      	mov	r3, r1
 80127f2:	4602      	mov	r2, r0
 80127f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80127f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80127fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127fe:	ea46 060a 	orr.w	r6, r6, sl
 8012802:	431e      	orrs	r6, r3
 8012804:	d06f      	beq.n	80128e6 <_strtod_l+0xb86>
 8012806:	a30e      	add	r3, pc, #56	@ (adr r3, 8012840 <_strtod_l+0xae0>)
 8012808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280c:	f7ee f986 	bl	8000b1c <__aeabi_dcmplt>
 8012810:	2800      	cmp	r0, #0
 8012812:	f47f acd3 	bne.w	80121bc <_strtod_l+0x45c>
 8012816:	a30c      	add	r3, pc, #48	@ (adr r3, 8012848 <_strtod_l+0xae8>)
 8012818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801281c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012820:	f7ee f99a 	bl	8000b58 <__aeabi_dcmpgt>
 8012824:	2800      	cmp	r0, #0
 8012826:	d093      	beq.n	8012750 <_strtod_l+0x9f0>
 8012828:	e4c8      	b.n	80121bc <_strtod_l+0x45c>
 801282a:	bf00      	nop
 801282c:	f3af 8000 	nop.w
 8012830:	00000000 	.word	0x00000000
 8012834:	bff00000 	.word	0xbff00000
 8012838:	00000000 	.word	0x00000000
 801283c:	3ff00000 	.word	0x3ff00000
 8012840:	94a03595 	.word	0x94a03595
 8012844:	3fdfffff 	.word	0x3fdfffff
 8012848:	35afe535 	.word	0x35afe535
 801284c:	3fe00000 	.word	0x3fe00000
 8012850:	000fffff 	.word	0x000fffff
 8012854:	7ff00000 	.word	0x7ff00000
 8012858:	7fefffff 	.word	0x7fefffff
 801285c:	3ff00000 	.word	0x3ff00000
 8012860:	3fe00000 	.word	0x3fe00000
 8012864:	7fe00000 	.word	0x7fe00000
 8012868:	7c9fffff 	.word	0x7c9fffff
 801286c:	9b08      	ldr	r3, [sp, #32]
 801286e:	b323      	cbz	r3, 80128ba <_strtod_l+0xb5a>
 8012870:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8012874:	d821      	bhi.n	80128ba <_strtod_l+0xb5a>
 8012876:	a328      	add	r3, pc, #160	@ (adr r3, 8012918 <_strtod_l+0xbb8>)
 8012878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801287c:	4630      	mov	r0, r6
 801287e:	4639      	mov	r1, r7
 8012880:	f7ee f956 	bl	8000b30 <__aeabi_dcmple>
 8012884:	b1a0      	cbz	r0, 80128b0 <_strtod_l+0xb50>
 8012886:	4639      	mov	r1, r7
 8012888:	4630      	mov	r0, r6
 801288a:	f7ee f9ad 	bl	8000be8 <__aeabi_d2uiz>
 801288e:	2801      	cmp	r0, #1
 8012890:	bf38      	it	cc
 8012892:	2001      	movcc	r0, #1
 8012894:	f7ed fe56 	bl	8000544 <__aeabi_ui2d>
 8012898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801289a:	4606      	mov	r6, r0
 801289c:	460f      	mov	r7, r1
 801289e:	b9fb      	cbnz	r3, 80128e0 <_strtod_l+0xb80>
 80128a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80128a4:	9014      	str	r0, [sp, #80]	@ 0x50
 80128a6:	9315      	str	r3, [sp, #84]	@ 0x54
 80128a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80128ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80128b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80128b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80128b6:	1b5b      	subs	r3, r3, r5
 80128b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80128ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80128be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80128c2:	f002 ff61 	bl	8015788 <__ulp>
 80128c6:	4650      	mov	r0, sl
 80128c8:	ec53 2b10 	vmov	r2, r3, d0
 80128cc:	4659      	mov	r1, fp
 80128ce:	f7ed feb3 	bl	8000638 <__aeabi_dmul>
 80128d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80128d6:	f7ed fcf9 	bl	80002cc <__adddf3>
 80128da:	4682      	mov	sl, r0
 80128dc:	468b      	mov	fp, r1
 80128de:	e770      	b.n	80127c2 <_strtod_l+0xa62>
 80128e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80128e4:	e7e0      	b.n	80128a8 <_strtod_l+0xb48>
 80128e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8012920 <_strtod_l+0xbc0>)
 80128e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ec:	f7ee f916 	bl	8000b1c <__aeabi_dcmplt>
 80128f0:	e798      	b.n	8012824 <_strtod_l+0xac4>
 80128f2:	2300      	movs	r3, #0
 80128f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80128f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80128f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80128fa:	6013      	str	r3, [r2, #0]
 80128fc:	f7ff ba6d 	b.w	8011dda <_strtod_l+0x7a>
 8012900:	2a65      	cmp	r2, #101	@ 0x65
 8012902:	f43f ab68 	beq.w	8011fd6 <_strtod_l+0x276>
 8012906:	2a45      	cmp	r2, #69	@ 0x45
 8012908:	f43f ab65 	beq.w	8011fd6 <_strtod_l+0x276>
 801290c:	2301      	movs	r3, #1
 801290e:	f7ff bba0 	b.w	8012052 <_strtod_l+0x2f2>
 8012912:	bf00      	nop
 8012914:	f3af 8000 	nop.w
 8012918:	ffc00000 	.word	0xffc00000
 801291c:	41dfffff 	.word	0x41dfffff
 8012920:	94a03595 	.word	0x94a03595
 8012924:	3fcfffff 	.word	0x3fcfffff

08012928 <strtod>:
 8012928:	460a      	mov	r2, r1
 801292a:	4601      	mov	r1, r0
 801292c:	4802      	ldr	r0, [pc, #8]	@ (8012938 <strtod+0x10>)
 801292e:	4b03      	ldr	r3, [pc, #12]	@ (801293c <strtod+0x14>)
 8012930:	6800      	ldr	r0, [r0, #0]
 8012932:	f7ff ba15 	b.w	8011d60 <_strtod_l>
 8012936:	bf00      	nop
 8012938:	2000018c 	.word	0x2000018c
 801293c:	20000020 	.word	0x20000020

08012940 <strtof>:
 8012940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012944:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8012a04 <strtof+0xc4>
 8012948:	4b29      	ldr	r3, [pc, #164]	@ (80129f0 <strtof+0xb0>)
 801294a:	460a      	mov	r2, r1
 801294c:	ed2d 8b02 	vpush	{d8}
 8012950:	4601      	mov	r1, r0
 8012952:	f8d8 0000 	ldr.w	r0, [r8]
 8012956:	f7ff fa03 	bl	8011d60 <_strtod_l>
 801295a:	ec55 4b10 	vmov	r4, r5, d0
 801295e:	4622      	mov	r2, r4
 8012960:	462b      	mov	r3, r5
 8012962:	4620      	mov	r0, r4
 8012964:	4629      	mov	r1, r5
 8012966:	f7ee f901 	bl	8000b6c <__aeabi_dcmpun>
 801296a:	b190      	cbz	r0, 8012992 <strtof+0x52>
 801296c:	2d00      	cmp	r5, #0
 801296e:	4821      	ldr	r0, [pc, #132]	@ (80129f4 <strtof+0xb4>)
 8012970:	da09      	bge.n	8012986 <strtof+0x46>
 8012972:	f001 f8d5 	bl	8013b20 <nanf>
 8012976:	eeb1 8a40 	vneg.f32	s16, s0
 801297a:	eeb0 0a48 	vmov.f32	s0, s16
 801297e:	ecbd 8b02 	vpop	{d8}
 8012982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012986:	ecbd 8b02 	vpop	{d8}
 801298a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801298e:	f001 b8c7 	b.w	8013b20 <nanf>
 8012992:	4620      	mov	r0, r4
 8012994:	4629      	mov	r1, r5
 8012996:	f7ee f947 	bl	8000c28 <__aeabi_d2f>
 801299a:	ee08 0a10 	vmov	s16, r0
 801299e:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80129f8 <strtof+0xb8>
 80129a2:	eeb0 7ac8 	vabs.f32	s14, s16
 80129a6:	eeb4 7a67 	vcmp.f32	s14, s15
 80129aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129ae:	dd11      	ble.n	80129d4 <strtof+0x94>
 80129b0:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80129b4:	4b11      	ldr	r3, [pc, #68]	@ (80129fc <strtof+0xbc>)
 80129b6:	f04f 32ff 	mov.w	r2, #4294967295
 80129ba:	4620      	mov	r0, r4
 80129bc:	4639      	mov	r1, r7
 80129be:	f7ee f8d5 	bl	8000b6c <__aeabi_dcmpun>
 80129c2:	b980      	cbnz	r0, 80129e6 <strtof+0xa6>
 80129c4:	4b0d      	ldr	r3, [pc, #52]	@ (80129fc <strtof+0xbc>)
 80129c6:	f04f 32ff 	mov.w	r2, #4294967295
 80129ca:	4620      	mov	r0, r4
 80129cc:	4639      	mov	r1, r7
 80129ce:	f7ee f8af 	bl	8000b30 <__aeabi_dcmple>
 80129d2:	b940      	cbnz	r0, 80129e6 <strtof+0xa6>
 80129d4:	ee18 3a10 	vmov	r3, s16
 80129d8:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80129dc:	d1cd      	bne.n	801297a <strtof+0x3a>
 80129de:	4b08      	ldr	r3, [pc, #32]	@ (8012a00 <strtof+0xc0>)
 80129e0:	402b      	ands	r3, r5
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d0c9      	beq.n	801297a <strtof+0x3a>
 80129e6:	f8d8 3000 	ldr.w	r3, [r8]
 80129ea:	2222      	movs	r2, #34	@ 0x22
 80129ec:	601a      	str	r2, [r3, #0]
 80129ee:	e7c4      	b.n	801297a <strtof+0x3a>
 80129f0:	20000020 	.word	0x20000020
 80129f4:	08016852 	.word	0x08016852
 80129f8:	7f7fffff 	.word	0x7f7fffff
 80129fc:	7fefffff 	.word	0x7fefffff
 8012a00:	7ff00000 	.word	0x7ff00000
 8012a04:	2000018c 	.word	0x2000018c

08012a08 <_strtol_l.isra.0>:
 8012a08:	2b24      	cmp	r3, #36	@ 0x24
 8012a0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a0e:	4686      	mov	lr, r0
 8012a10:	4690      	mov	r8, r2
 8012a12:	d801      	bhi.n	8012a18 <_strtol_l.isra.0+0x10>
 8012a14:	2b01      	cmp	r3, #1
 8012a16:	d106      	bne.n	8012a26 <_strtol_l.isra.0+0x1e>
 8012a18:	f001 f83c 	bl	8013a94 <__errno>
 8012a1c:	2316      	movs	r3, #22
 8012a1e:	6003      	str	r3, [r0, #0]
 8012a20:	2000      	movs	r0, #0
 8012a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a26:	4834      	ldr	r0, [pc, #208]	@ (8012af8 <_strtol_l.isra.0+0xf0>)
 8012a28:	460d      	mov	r5, r1
 8012a2a:	462a      	mov	r2, r5
 8012a2c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012a30:	5d06      	ldrb	r6, [r0, r4]
 8012a32:	f016 0608 	ands.w	r6, r6, #8
 8012a36:	d1f8      	bne.n	8012a2a <_strtol_l.isra.0+0x22>
 8012a38:	2c2d      	cmp	r4, #45	@ 0x2d
 8012a3a:	d110      	bne.n	8012a5e <_strtol_l.isra.0+0x56>
 8012a3c:	782c      	ldrb	r4, [r5, #0]
 8012a3e:	2601      	movs	r6, #1
 8012a40:	1c95      	adds	r5, r2, #2
 8012a42:	f033 0210 	bics.w	r2, r3, #16
 8012a46:	d115      	bne.n	8012a74 <_strtol_l.isra.0+0x6c>
 8012a48:	2c30      	cmp	r4, #48	@ 0x30
 8012a4a:	d10d      	bne.n	8012a68 <_strtol_l.isra.0+0x60>
 8012a4c:	782a      	ldrb	r2, [r5, #0]
 8012a4e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012a52:	2a58      	cmp	r2, #88	@ 0x58
 8012a54:	d108      	bne.n	8012a68 <_strtol_l.isra.0+0x60>
 8012a56:	786c      	ldrb	r4, [r5, #1]
 8012a58:	3502      	adds	r5, #2
 8012a5a:	2310      	movs	r3, #16
 8012a5c:	e00a      	b.n	8012a74 <_strtol_l.isra.0+0x6c>
 8012a5e:	2c2b      	cmp	r4, #43	@ 0x2b
 8012a60:	bf04      	itt	eq
 8012a62:	782c      	ldrbeq	r4, [r5, #0]
 8012a64:	1c95      	addeq	r5, r2, #2
 8012a66:	e7ec      	b.n	8012a42 <_strtol_l.isra.0+0x3a>
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d1f6      	bne.n	8012a5a <_strtol_l.isra.0+0x52>
 8012a6c:	2c30      	cmp	r4, #48	@ 0x30
 8012a6e:	bf14      	ite	ne
 8012a70:	230a      	movne	r3, #10
 8012a72:	2308      	moveq	r3, #8
 8012a74:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012a78:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	fbbc f9f3 	udiv	r9, ip, r3
 8012a82:	4610      	mov	r0, r2
 8012a84:	fb03 ca19 	mls	sl, r3, r9, ip
 8012a88:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012a8c:	2f09      	cmp	r7, #9
 8012a8e:	d80f      	bhi.n	8012ab0 <_strtol_l.isra.0+0xa8>
 8012a90:	463c      	mov	r4, r7
 8012a92:	42a3      	cmp	r3, r4
 8012a94:	dd1b      	ble.n	8012ace <_strtol_l.isra.0+0xc6>
 8012a96:	1c57      	adds	r7, r2, #1
 8012a98:	d007      	beq.n	8012aaa <_strtol_l.isra.0+0xa2>
 8012a9a:	4581      	cmp	r9, r0
 8012a9c:	d314      	bcc.n	8012ac8 <_strtol_l.isra.0+0xc0>
 8012a9e:	d101      	bne.n	8012aa4 <_strtol_l.isra.0+0x9c>
 8012aa0:	45a2      	cmp	sl, r4
 8012aa2:	db11      	blt.n	8012ac8 <_strtol_l.isra.0+0xc0>
 8012aa4:	fb00 4003 	mla	r0, r0, r3, r4
 8012aa8:	2201      	movs	r2, #1
 8012aaa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012aae:	e7eb      	b.n	8012a88 <_strtol_l.isra.0+0x80>
 8012ab0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012ab4:	2f19      	cmp	r7, #25
 8012ab6:	d801      	bhi.n	8012abc <_strtol_l.isra.0+0xb4>
 8012ab8:	3c37      	subs	r4, #55	@ 0x37
 8012aba:	e7ea      	b.n	8012a92 <_strtol_l.isra.0+0x8a>
 8012abc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012ac0:	2f19      	cmp	r7, #25
 8012ac2:	d804      	bhi.n	8012ace <_strtol_l.isra.0+0xc6>
 8012ac4:	3c57      	subs	r4, #87	@ 0x57
 8012ac6:	e7e4      	b.n	8012a92 <_strtol_l.isra.0+0x8a>
 8012ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8012acc:	e7ed      	b.n	8012aaa <_strtol_l.isra.0+0xa2>
 8012ace:	1c53      	adds	r3, r2, #1
 8012ad0:	d108      	bne.n	8012ae4 <_strtol_l.isra.0+0xdc>
 8012ad2:	2322      	movs	r3, #34	@ 0x22
 8012ad4:	f8ce 3000 	str.w	r3, [lr]
 8012ad8:	4660      	mov	r0, ip
 8012ada:	f1b8 0f00 	cmp.w	r8, #0
 8012ade:	d0a0      	beq.n	8012a22 <_strtol_l.isra.0+0x1a>
 8012ae0:	1e69      	subs	r1, r5, #1
 8012ae2:	e006      	b.n	8012af2 <_strtol_l.isra.0+0xea>
 8012ae4:	b106      	cbz	r6, 8012ae8 <_strtol_l.isra.0+0xe0>
 8012ae6:	4240      	negs	r0, r0
 8012ae8:	f1b8 0f00 	cmp.w	r8, #0
 8012aec:	d099      	beq.n	8012a22 <_strtol_l.isra.0+0x1a>
 8012aee:	2a00      	cmp	r2, #0
 8012af0:	d1f6      	bne.n	8012ae0 <_strtol_l.isra.0+0xd8>
 8012af2:	f8c8 1000 	str.w	r1, [r8]
 8012af6:	e794      	b.n	8012a22 <_strtol_l.isra.0+0x1a>
 8012af8:	080169e9 	.word	0x080169e9

08012afc <strtol>:
 8012afc:	4613      	mov	r3, r2
 8012afe:	460a      	mov	r2, r1
 8012b00:	4601      	mov	r1, r0
 8012b02:	4802      	ldr	r0, [pc, #8]	@ (8012b0c <strtol+0x10>)
 8012b04:	6800      	ldr	r0, [r0, #0]
 8012b06:	f7ff bf7f 	b.w	8012a08 <_strtol_l.isra.0>
 8012b0a:	bf00      	nop
 8012b0c:	2000018c 	.word	0x2000018c

08012b10 <__cvt>:
 8012b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012b14:	ec57 6b10 	vmov	r6, r7, d0
 8012b18:	2f00      	cmp	r7, #0
 8012b1a:	460c      	mov	r4, r1
 8012b1c:	4619      	mov	r1, r3
 8012b1e:	463b      	mov	r3, r7
 8012b20:	bfbb      	ittet	lt
 8012b22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012b26:	461f      	movlt	r7, r3
 8012b28:	2300      	movge	r3, #0
 8012b2a:	232d      	movlt	r3, #45	@ 0x2d
 8012b2c:	700b      	strb	r3, [r1, #0]
 8012b2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012b30:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012b34:	4691      	mov	r9, r2
 8012b36:	f023 0820 	bic.w	r8, r3, #32
 8012b3a:	bfbc      	itt	lt
 8012b3c:	4632      	movlt	r2, r6
 8012b3e:	4616      	movlt	r6, r2
 8012b40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012b44:	d005      	beq.n	8012b52 <__cvt+0x42>
 8012b46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012b4a:	d100      	bne.n	8012b4e <__cvt+0x3e>
 8012b4c:	3401      	adds	r4, #1
 8012b4e:	2102      	movs	r1, #2
 8012b50:	e000      	b.n	8012b54 <__cvt+0x44>
 8012b52:	2103      	movs	r1, #3
 8012b54:	ab03      	add	r3, sp, #12
 8012b56:	9301      	str	r3, [sp, #4]
 8012b58:	ab02      	add	r3, sp, #8
 8012b5a:	9300      	str	r3, [sp, #0]
 8012b5c:	ec47 6b10 	vmov	d0, r6, r7
 8012b60:	4653      	mov	r3, sl
 8012b62:	4622      	mov	r2, r4
 8012b64:	f001 f888 	bl	8013c78 <_dtoa_r>
 8012b68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012b6c:	4605      	mov	r5, r0
 8012b6e:	d119      	bne.n	8012ba4 <__cvt+0x94>
 8012b70:	f019 0f01 	tst.w	r9, #1
 8012b74:	d00e      	beq.n	8012b94 <__cvt+0x84>
 8012b76:	eb00 0904 	add.w	r9, r0, r4
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	4630      	mov	r0, r6
 8012b80:	4639      	mov	r1, r7
 8012b82:	f7ed ffc1 	bl	8000b08 <__aeabi_dcmpeq>
 8012b86:	b108      	cbz	r0, 8012b8c <__cvt+0x7c>
 8012b88:	f8cd 900c 	str.w	r9, [sp, #12]
 8012b8c:	2230      	movs	r2, #48	@ 0x30
 8012b8e:	9b03      	ldr	r3, [sp, #12]
 8012b90:	454b      	cmp	r3, r9
 8012b92:	d31e      	bcc.n	8012bd2 <__cvt+0xc2>
 8012b94:	9b03      	ldr	r3, [sp, #12]
 8012b96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b98:	1b5b      	subs	r3, r3, r5
 8012b9a:	4628      	mov	r0, r5
 8012b9c:	6013      	str	r3, [r2, #0]
 8012b9e:	b004      	add	sp, #16
 8012ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012ba8:	eb00 0904 	add.w	r9, r0, r4
 8012bac:	d1e5      	bne.n	8012b7a <__cvt+0x6a>
 8012bae:	7803      	ldrb	r3, [r0, #0]
 8012bb0:	2b30      	cmp	r3, #48	@ 0x30
 8012bb2:	d10a      	bne.n	8012bca <__cvt+0xba>
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	4630      	mov	r0, r6
 8012bba:	4639      	mov	r1, r7
 8012bbc:	f7ed ffa4 	bl	8000b08 <__aeabi_dcmpeq>
 8012bc0:	b918      	cbnz	r0, 8012bca <__cvt+0xba>
 8012bc2:	f1c4 0401 	rsb	r4, r4, #1
 8012bc6:	f8ca 4000 	str.w	r4, [sl]
 8012bca:	f8da 3000 	ldr.w	r3, [sl]
 8012bce:	4499      	add	r9, r3
 8012bd0:	e7d3      	b.n	8012b7a <__cvt+0x6a>
 8012bd2:	1c59      	adds	r1, r3, #1
 8012bd4:	9103      	str	r1, [sp, #12]
 8012bd6:	701a      	strb	r2, [r3, #0]
 8012bd8:	e7d9      	b.n	8012b8e <__cvt+0x7e>

08012bda <__exponent>:
 8012bda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012bdc:	2900      	cmp	r1, #0
 8012bde:	bfba      	itte	lt
 8012be0:	4249      	neglt	r1, r1
 8012be2:	232d      	movlt	r3, #45	@ 0x2d
 8012be4:	232b      	movge	r3, #43	@ 0x2b
 8012be6:	2909      	cmp	r1, #9
 8012be8:	7002      	strb	r2, [r0, #0]
 8012bea:	7043      	strb	r3, [r0, #1]
 8012bec:	dd29      	ble.n	8012c42 <__exponent+0x68>
 8012bee:	f10d 0307 	add.w	r3, sp, #7
 8012bf2:	461d      	mov	r5, r3
 8012bf4:	270a      	movs	r7, #10
 8012bf6:	461a      	mov	r2, r3
 8012bf8:	fbb1 f6f7 	udiv	r6, r1, r7
 8012bfc:	fb07 1416 	mls	r4, r7, r6, r1
 8012c00:	3430      	adds	r4, #48	@ 0x30
 8012c02:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012c06:	460c      	mov	r4, r1
 8012c08:	2c63      	cmp	r4, #99	@ 0x63
 8012c0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8012c0e:	4631      	mov	r1, r6
 8012c10:	dcf1      	bgt.n	8012bf6 <__exponent+0x1c>
 8012c12:	3130      	adds	r1, #48	@ 0x30
 8012c14:	1e94      	subs	r4, r2, #2
 8012c16:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012c1a:	1c41      	adds	r1, r0, #1
 8012c1c:	4623      	mov	r3, r4
 8012c1e:	42ab      	cmp	r3, r5
 8012c20:	d30a      	bcc.n	8012c38 <__exponent+0x5e>
 8012c22:	f10d 0309 	add.w	r3, sp, #9
 8012c26:	1a9b      	subs	r3, r3, r2
 8012c28:	42ac      	cmp	r4, r5
 8012c2a:	bf88      	it	hi
 8012c2c:	2300      	movhi	r3, #0
 8012c2e:	3302      	adds	r3, #2
 8012c30:	4403      	add	r3, r0
 8012c32:	1a18      	subs	r0, r3, r0
 8012c34:	b003      	add	sp, #12
 8012c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c38:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012c3c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012c40:	e7ed      	b.n	8012c1e <__exponent+0x44>
 8012c42:	2330      	movs	r3, #48	@ 0x30
 8012c44:	3130      	adds	r1, #48	@ 0x30
 8012c46:	7083      	strb	r3, [r0, #2]
 8012c48:	70c1      	strb	r1, [r0, #3]
 8012c4a:	1d03      	adds	r3, r0, #4
 8012c4c:	e7f1      	b.n	8012c32 <__exponent+0x58>
	...

08012c50 <_printf_float>:
 8012c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c54:	b08d      	sub	sp, #52	@ 0x34
 8012c56:	460c      	mov	r4, r1
 8012c58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012c5c:	4616      	mov	r6, r2
 8012c5e:	461f      	mov	r7, r3
 8012c60:	4605      	mov	r5, r0
 8012c62:	f000 fe6f 	bl	8013944 <_localeconv_r>
 8012c66:	6803      	ldr	r3, [r0, #0]
 8012c68:	9304      	str	r3, [sp, #16]
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	f7ed fb20 	bl	80002b0 <strlen>
 8012c70:	2300      	movs	r3, #0
 8012c72:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c74:	f8d8 3000 	ldr.w	r3, [r8]
 8012c78:	9005      	str	r0, [sp, #20]
 8012c7a:	3307      	adds	r3, #7
 8012c7c:	f023 0307 	bic.w	r3, r3, #7
 8012c80:	f103 0208 	add.w	r2, r3, #8
 8012c84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012c88:	f8d4 b000 	ldr.w	fp, [r4]
 8012c8c:	f8c8 2000 	str.w	r2, [r8]
 8012c90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012c98:	9307      	str	r3, [sp, #28]
 8012c9a:	f8cd 8018 	str.w	r8, [sp, #24]
 8012c9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012ca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ca6:	4b9c      	ldr	r3, [pc, #624]	@ (8012f18 <_printf_float+0x2c8>)
 8012ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8012cac:	f7ed ff5e 	bl	8000b6c <__aeabi_dcmpun>
 8012cb0:	bb70      	cbnz	r0, 8012d10 <_printf_float+0xc0>
 8012cb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012cb6:	4b98      	ldr	r3, [pc, #608]	@ (8012f18 <_printf_float+0x2c8>)
 8012cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8012cbc:	f7ed ff38 	bl	8000b30 <__aeabi_dcmple>
 8012cc0:	bb30      	cbnz	r0, 8012d10 <_printf_float+0xc0>
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	4640      	mov	r0, r8
 8012cc8:	4649      	mov	r1, r9
 8012cca:	f7ed ff27 	bl	8000b1c <__aeabi_dcmplt>
 8012cce:	b110      	cbz	r0, 8012cd6 <_printf_float+0x86>
 8012cd0:	232d      	movs	r3, #45	@ 0x2d
 8012cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012cd6:	4a91      	ldr	r2, [pc, #580]	@ (8012f1c <_printf_float+0x2cc>)
 8012cd8:	4b91      	ldr	r3, [pc, #580]	@ (8012f20 <_printf_float+0x2d0>)
 8012cda:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012cde:	bf8c      	ite	hi
 8012ce0:	4690      	movhi	r8, r2
 8012ce2:	4698      	movls	r8, r3
 8012ce4:	2303      	movs	r3, #3
 8012ce6:	6123      	str	r3, [r4, #16]
 8012ce8:	f02b 0304 	bic.w	r3, fp, #4
 8012cec:	6023      	str	r3, [r4, #0]
 8012cee:	f04f 0900 	mov.w	r9, #0
 8012cf2:	9700      	str	r7, [sp, #0]
 8012cf4:	4633      	mov	r3, r6
 8012cf6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012cf8:	4621      	mov	r1, r4
 8012cfa:	4628      	mov	r0, r5
 8012cfc:	f000 f9d2 	bl	80130a4 <_printf_common>
 8012d00:	3001      	adds	r0, #1
 8012d02:	f040 808d 	bne.w	8012e20 <_printf_float+0x1d0>
 8012d06:	f04f 30ff 	mov.w	r0, #4294967295
 8012d0a:	b00d      	add	sp, #52	@ 0x34
 8012d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d10:	4642      	mov	r2, r8
 8012d12:	464b      	mov	r3, r9
 8012d14:	4640      	mov	r0, r8
 8012d16:	4649      	mov	r1, r9
 8012d18:	f7ed ff28 	bl	8000b6c <__aeabi_dcmpun>
 8012d1c:	b140      	cbz	r0, 8012d30 <_printf_float+0xe0>
 8012d1e:	464b      	mov	r3, r9
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	bfbc      	itt	lt
 8012d24:	232d      	movlt	r3, #45	@ 0x2d
 8012d26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8012f24 <_printf_float+0x2d4>)
 8012d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8012f28 <_printf_float+0x2d8>)
 8012d2e:	e7d4      	b.n	8012cda <_printf_float+0x8a>
 8012d30:	6863      	ldr	r3, [r4, #4]
 8012d32:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012d36:	9206      	str	r2, [sp, #24]
 8012d38:	1c5a      	adds	r2, r3, #1
 8012d3a:	d13b      	bne.n	8012db4 <_printf_float+0x164>
 8012d3c:	2306      	movs	r3, #6
 8012d3e:	6063      	str	r3, [r4, #4]
 8012d40:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012d44:	2300      	movs	r3, #0
 8012d46:	6022      	str	r2, [r4, #0]
 8012d48:	9303      	str	r3, [sp, #12]
 8012d4a:	ab0a      	add	r3, sp, #40	@ 0x28
 8012d4c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012d50:	ab09      	add	r3, sp, #36	@ 0x24
 8012d52:	9300      	str	r3, [sp, #0]
 8012d54:	6861      	ldr	r1, [r4, #4]
 8012d56:	ec49 8b10 	vmov	d0, r8, r9
 8012d5a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012d5e:	4628      	mov	r0, r5
 8012d60:	f7ff fed6 	bl	8012b10 <__cvt>
 8012d64:	9b06      	ldr	r3, [sp, #24]
 8012d66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d68:	2b47      	cmp	r3, #71	@ 0x47
 8012d6a:	4680      	mov	r8, r0
 8012d6c:	d129      	bne.n	8012dc2 <_printf_float+0x172>
 8012d6e:	1cc8      	adds	r0, r1, #3
 8012d70:	db02      	blt.n	8012d78 <_printf_float+0x128>
 8012d72:	6863      	ldr	r3, [r4, #4]
 8012d74:	4299      	cmp	r1, r3
 8012d76:	dd41      	ble.n	8012dfc <_printf_float+0x1ac>
 8012d78:	f1aa 0a02 	sub.w	sl, sl, #2
 8012d7c:	fa5f fa8a 	uxtb.w	sl, sl
 8012d80:	3901      	subs	r1, #1
 8012d82:	4652      	mov	r2, sl
 8012d84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012d88:	9109      	str	r1, [sp, #36]	@ 0x24
 8012d8a:	f7ff ff26 	bl	8012bda <__exponent>
 8012d8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012d90:	1813      	adds	r3, r2, r0
 8012d92:	2a01      	cmp	r2, #1
 8012d94:	4681      	mov	r9, r0
 8012d96:	6123      	str	r3, [r4, #16]
 8012d98:	dc02      	bgt.n	8012da0 <_printf_float+0x150>
 8012d9a:	6822      	ldr	r2, [r4, #0]
 8012d9c:	07d2      	lsls	r2, r2, #31
 8012d9e:	d501      	bpl.n	8012da4 <_printf_float+0x154>
 8012da0:	3301      	adds	r3, #1
 8012da2:	6123      	str	r3, [r4, #16]
 8012da4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d0a2      	beq.n	8012cf2 <_printf_float+0xa2>
 8012dac:	232d      	movs	r3, #45	@ 0x2d
 8012dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012db2:	e79e      	b.n	8012cf2 <_printf_float+0xa2>
 8012db4:	9a06      	ldr	r2, [sp, #24]
 8012db6:	2a47      	cmp	r2, #71	@ 0x47
 8012db8:	d1c2      	bne.n	8012d40 <_printf_float+0xf0>
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d1c0      	bne.n	8012d40 <_printf_float+0xf0>
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	e7bd      	b.n	8012d3e <_printf_float+0xee>
 8012dc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012dc6:	d9db      	bls.n	8012d80 <_printf_float+0x130>
 8012dc8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012dcc:	d118      	bne.n	8012e00 <_printf_float+0x1b0>
 8012dce:	2900      	cmp	r1, #0
 8012dd0:	6863      	ldr	r3, [r4, #4]
 8012dd2:	dd0b      	ble.n	8012dec <_printf_float+0x19c>
 8012dd4:	6121      	str	r1, [r4, #16]
 8012dd6:	b913      	cbnz	r3, 8012dde <_printf_float+0x18e>
 8012dd8:	6822      	ldr	r2, [r4, #0]
 8012dda:	07d0      	lsls	r0, r2, #31
 8012ddc:	d502      	bpl.n	8012de4 <_printf_float+0x194>
 8012dde:	3301      	adds	r3, #1
 8012de0:	440b      	add	r3, r1
 8012de2:	6123      	str	r3, [r4, #16]
 8012de4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012de6:	f04f 0900 	mov.w	r9, #0
 8012dea:	e7db      	b.n	8012da4 <_printf_float+0x154>
 8012dec:	b913      	cbnz	r3, 8012df4 <_printf_float+0x1a4>
 8012dee:	6822      	ldr	r2, [r4, #0]
 8012df0:	07d2      	lsls	r2, r2, #31
 8012df2:	d501      	bpl.n	8012df8 <_printf_float+0x1a8>
 8012df4:	3302      	adds	r3, #2
 8012df6:	e7f4      	b.n	8012de2 <_printf_float+0x192>
 8012df8:	2301      	movs	r3, #1
 8012dfa:	e7f2      	b.n	8012de2 <_printf_float+0x192>
 8012dfc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012e02:	4299      	cmp	r1, r3
 8012e04:	db05      	blt.n	8012e12 <_printf_float+0x1c2>
 8012e06:	6823      	ldr	r3, [r4, #0]
 8012e08:	6121      	str	r1, [r4, #16]
 8012e0a:	07d8      	lsls	r0, r3, #31
 8012e0c:	d5ea      	bpl.n	8012de4 <_printf_float+0x194>
 8012e0e:	1c4b      	adds	r3, r1, #1
 8012e10:	e7e7      	b.n	8012de2 <_printf_float+0x192>
 8012e12:	2900      	cmp	r1, #0
 8012e14:	bfd4      	ite	le
 8012e16:	f1c1 0202 	rsble	r2, r1, #2
 8012e1a:	2201      	movgt	r2, #1
 8012e1c:	4413      	add	r3, r2
 8012e1e:	e7e0      	b.n	8012de2 <_printf_float+0x192>
 8012e20:	6823      	ldr	r3, [r4, #0]
 8012e22:	055a      	lsls	r2, r3, #21
 8012e24:	d407      	bmi.n	8012e36 <_printf_float+0x1e6>
 8012e26:	6923      	ldr	r3, [r4, #16]
 8012e28:	4642      	mov	r2, r8
 8012e2a:	4631      	mov	r1, r6
 8012e2c:	4628      	mov	r0, r5
 8012e2e:	47b8      	blx	r7
 8012e30:	3001      	adds	r0, #1
 8012e32:	d12b      	bne.n	8012e8c <_printf_float+0x23c>
 8012e34:	e767      	b.n	8012d06 <_printf_float+0xb6>
 8012e36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012e3a:	f240 80dd 	bls.w	8012ff8 <_printf_float+0x3a8>
 8012e3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012e42:	2200      	movs	r2, #0
 8012e44:	2300      	movs	r3, #0
 8012e46:	f7ed fe5f 	bl	8000b08 <__aeabi_dcmpeq>
 8012e4a:	2800      	cmp	r0, #0
 8012e4c:	d033      	beq.n	8012eb6 <_printf_float+0x266>
 8012e4e:	4a37      	ldr	r2, [pc, #220]	@ (8012f2c <_printf_float+0x2dc>)
 8012e50:	2301      	movs	r3, #1
 8012e52:	4631      	mov	r1, r6
 8012e54:	4628      	mov	r0, r5
 8012e56:	47b8      	blx	r7
 8012e58:	3001      	adds	r0, #1
 8012e5a:	f43f af54 	beq.w	8012d06 <_printf_float+0xb6>
 8012e5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012e62:	4543      	cmp	r3, r8
 8012e64:	db02      	blt.n	8012e6c <_printf_float+0x21c>
 8012e66:	6823      	ldr	r3, [r4, #0]
 8012e68:	07d8      	lsls	r0, r3, #31
 8012e6a:	d50f      	bpl.n	8012e8c <_printf_float+0x23c>
 8012e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e70:	4631      	mov	r1, r6
 8012e72:	4628      	mov	r0, r5
 8012e74:	47b8      	blx	r7
 8012e76:	3001      	adds	r0, #1
 8012e78:	f43f af45 	beq.w	8012d06 <_printf_float+0xb6>
 8012e7c:	f04f 0900 	mov.w	r9, #0
 8012e80:	f108 38ff 	add.w	r8, r8, #4294967295
 8012e84:	f104 0a1a 	add.w	sl, r4, #26
 8012e88:	45c8      	cmp	r8, r9
 8012e8a:	dc09      	bgt.n	8012ea0 <_printf_float+0x250>
 8012e8c:	6823      	ldr	r3, [r4, #0]
 8012e8e:	079b      	lsls	r3, r3, #30
 8012e90:	f100 8103 	bmi.w	801309a <_printf_float+0x44a>
 8012e94:	68e0      	ldr	r0, [r4, #12]
 8012e96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e98:	4298      	cmp	r0, r3
 8012e9a:	bfb8      	it	lt
 8012e9c:	4618      	movlt	r0, r3
 8012e9e:	e734      	b.n	8012d0a <_printf_float+0xba>
 8012ea0:	2301      	movs	r3, #1
 8012ea2:	4652      	mov	r2, sl
 8012ea4:	4631      	mov	r1, r6
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	47b8      	blx	r7
 8012eaa:	3001      	adds	r0, #1
 8012eac:	f43f af2b 	beq.w	8012d06 <_printf_float+0xb6>
 8012eb0:	f109 0901 	add.w	r9, r9, #1
 8012eb4:	e7e8      	b.n	8012e88 <_printf_float+0x238>
 8012eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	dc39      	bgt.n	8012f30 <_printf_float+0x2e0>
 8012ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8012f2c <_printf_float+0x2dc>)
 8012ebe:	2301      	movs	r3, #1
 8012ec0:	4631      	mov	r1, r6
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	47b8      	blx	r7
 8012ec6:	3001      	adds	r0, #1
 8012ec8:	f43f af1d 	beq.w	8012d06 <_printf_float+0xb6>
 8012ecc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012ed0:	ea59 0303 	orrs.w	r3, r9, r3
 8012ed4:	d102      	bne.n	8012edc <_printf_float+0x28c>
 8012ed6:	6823      	ldr	r3, [r4, #0]
 8012ed8:	07d9      	lsls	r1, r3, #31
 8012eda:	d5d7      	bpl.n	8012e8c <_printf_float+0x23c>
 8012edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ee0:	4631      	mov	r1, r6
 8012ee2:	4628      	mov	r0, r5
 8012ee4:	47b8      	blx	r7
 8012ee6:	3001      	adds	r0, #1
 8012ee8:	f43f af0d 	beq.w	8012d06 <_printf_float+0xb6>
 8012eec:	f04f 0a00 	mov.w	sl, #0
 8012ef0:	f104 0b1a 	add.w	fp, r4, #26
 8012ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ef6:	425b      	negs	r3, r3
 8012ef8:	4553      	cmp	r3, sl
 8012efa:	dc01      	bgt.n	8012f00 <_printf_float+0x2b0>
 8012efc:	464b      	mov	r3, r9
 8012efe:	e793      	b.n	8012e28 <_printf_float+0x1d8>
 8012f00:	2301      	movs	r3, #1
 8012f02:	465a      	mov	r2, fp
 8012f04:	4631      	mov	r1, r6
 8012f06:	4628      	mov	r0, r5
 8012f08:	47b8      	blx	r7
 8012f0a:	3001      	adds	r0, #1
 8012f0c:	f43f aefb 	beq.w	8012d06 <_printf_float+0xb6>
 8012f10:	f10a 0a01 	add.w	sl, sl, #1
 8012f14:	e7ee      	b.n	8012ef4 <_printf_float+0x2a4>
 8012f16:	bf00      	nop
 8012f18:	7fefffff 	.word	0x7fefffff
 8012f1c:	0801676e 	.word	0x0801676e
 8012f20:	0801676a 	.word	0x0801676a
 8012f24:	08016776 	.word	0x08016776
 8012f28:	08016772 	.word	0x08016772
 8012f2c:	0801677a 	.word	0x0801677a
 8012f30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012f32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012f36:	4553      	cmp	r3, sl
 8012f38:	bfa8      	it	ge
 8012f3a:	4653      	movge	r3, sl
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	4699      	mov	r9, r3
 8012f40:	dc36      	bgt.n	8012fb0 <_printf_float+0x360>
 8012f42:	f04f 0b00 	mov.w	fp, #0
 8012f46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f4a:	f104 021a 	add.w	r2, r4, #26
 8012f4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012f50:	9306      	str	r3, [sp, #24]
 8012f52:	eba3 0309 	sub.w	r3, r3, r9
 8012f56:	455b      	cmp	r3, fp
 8012f58:	dc31      	bgt.n	8012fbe <_printf_float+0x36e>
 8012f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f5c:	459a      	cmp	sl, r3
 8012f5e:	dc3a      	bgt.n	8012fd6 <_printf_float+0x386>
 8012f60:	6823      	ldr	r3, [r4, #0]
 8012f62:	07da      	lsls	r2, r3, #31
 8012f64:	d437      	bmi.n	8012fd6 <_printf_float+0x386>
 8012f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f68:	ebaa 0903 	sub.w	r9, sl, r3
 8012f6c:	9b06      	ldr	r3, [sp, #24]
 8012f6e:	ebaa 0303 	sub.w	r3, sl, r3
 8012f72:	4599      	cmp	r9, r3
 8012f74:	bfa8      	it	ge
 8012f76:	4699      	movge	r9, r3
 8012f78:	f1b9 0f00 	cmp.w	r9, #0
 8012f7c:	dc33      	bgt.n	8012fe6 <_printf_float+0x396>
 8012f7e:	f04f 0800 	mov.w	r8, #0
 8012f82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f86:	f104 0b1a 	add.w	fp, r4, #26
 8012f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f8c:	ebaa 0303 	sub.w	r3, sl, r3
 8012f90:	eba3 0309 	sub.w	r3, r3, r9
 8012f94:	4543      	cmp	r3, r8
 8012f96:	f77f af79 	ble.w	8012e8c <_printf_float+0x23c>
 8012f9a:	2301      	movs	r3, #1
 8012f9c:	465a      	mov	r2, fp
 8012f9e:	4631      	mov	r1, r6
 8012fa0:	4628      	mov	r0, r5
 8012fa2:	47b8      	blx	r7
 8012fa4:	3001      	adds	r0, #1
 8012fa6:	f43f aeae 	beq.w	8012d06 <_printf_float+0xb6>
 8012faa:	f108 0801 	add.w	r8, r8, #1
 8012fae:	e7ec      	b.n	8012f8a <_printf_float+0x33a>
 8012fb0:	4642      	mov	r2, r8
 8012fb2:	4631      	mov	r1, r6
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	47b8      	blx	r7
 8012fb8:	3001      	adds	r0, #1
 8012fba:	d1c2      	bne.n	8012f42 <_printf_float+0x2f2>
 8012fbc:	e6a3      	b.n	8012d06 <_printf_float+0xb6>
 8012fbe:	2301      	movs	r3, #1
 8012fc0:	4631      	mov	r1, r6
 8012fc2:	4628      	mov	r0, r5
 8012fc4:	9206      	str	r2, [sp, #24]
 8012fc6:	47b8      	blx	r7
 8012fc8:	3001      	adds	r0, #1
 8012fca:	f43f ae9c 	beq.w	8012d06 <_printf_float+0xb6>
 8012fce:	9a06      	ldr	r2, [sp, #24]
 8012fd0:	f10b 0b01 	add.w	fp, fp, #1
 8012fd4:	e7bb      	b.n	8012f4e <_printf_float+0x2fe>
 8012fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fda:	4631      	mov	r1, r6
 8012fdc:	4628      	mov	r0, r5
 8012fde:	47b8      	blx	r7
 8012fe0:	3001      	adds	r0, #1
 8012fe2:	d1c0      	bne.n	8012f66 <_printf_float+0x316>
 8012fe4:	e68f      	b.n	8012d06 <_printf_float+0xb6>
 8012fe6:	9a06      	ldr	r2, [sp, #24]
 8012fe8:	464b      	mov	r3, r9
 8012fea:	4442      	add	r2, r8
 8012fec:	4631      	mov	r1, r6
 8012fee:	4628      	mov	r0, r5
 8012ff0:	47b8      	blx	r7
 8012ff2:	3001      	adds	r0, #1
 8012ff4:	d1c3      	bne.n	8012f7e <_printf_float+0x32e>
 8012ff6:	e686      	b.n	8012d06 <_printf_float+0xb6>
 8012ff8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012ffc:	f1ba 0f01 	cmp.w	sl, #1
 8013000:	dc01      	bgt.n	8013006 <_printf_float+0x3b6>
 8013002:	07db      	lsls	r3, r3, #31
 8013004:	d536      	bpl.n	8013074 <_printf_float+0x424>
 8013006:	2301      	movs	r3, #1
 8013008:	4642      	mov	r2, r8
 801300a:	4631      	mov	r1, r6
 801300c:	4628      	mov	r0, r5
 801300e:	47b8      	blx	r7
 8013010:	3001      	adds	r0, #1
 8013012:	f43f ae78 	beq.w	8012d06 <_printf_float+0xb6>
 8013016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801301a:	4631      	mov	r1, r6
 801301c:	4628      	mov	r0, r5
 801301e:	47b8      	blx	r7
 8013020:	3001      	adds	r0, #1
 8013022:	f43f ae70 	beq.w	8012d06 <_printf_float+0xb6>
 8013026:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801302a:	2200      	movs	r2, #0
 801302c:	2300      	movs	r3, #0
 801302e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013032:	f7ed fd69 	bl	8000b08 <__aeabi_dcmpeq>
 8013036:	b9c0      	cbnz	r0, 801306a <_printf_float+0x41a>
 8013038:	4653      	mov	r3, sl
 801303a:	f108 0201 	add.w	r2, r8, #1
 801303e:	4631      	mov	r1, r6
 8013040:	4628      	mov	r0, r5
 8013042:	47b8      	blx	r7
 8013044:	3001      	adds	r0, #1
 8013046:	d10c      	bne.n	8013062 <_printf_float+0x412>
 8013048:	e65d      	b.n	8012d06 <_printf_float+0xb6>
 801304a:	2301      	movs	r3, #1
 801304c:	465a      	mov	r2, fp
 801304e:	4631      	mov	r1, r6
 8013050:	4628      	mov	r0, r5
 8013052:	47b8      	blx	r7
 8013054:	3001      	adds	r0, #1
 8013056:	f43f ae56 	beq.w	8012d06 <_printf_float+0xb6>
 801305a:	f108 0801 	add.w	r8, r8, #1
 801305e:	45d0      	cmp	r8, sl
 8013060:	dbf3      	blt.n	801304a <_printf_float+0x3fa>
 8013062:	464b      	mov	r3, r9
 8013064:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013068:	e6df      	b.n	8012e2a <_printf_float+0x1da>
 801306a:	f04f 0800 	mov.w	r8, #0
 801306e:	f104 0b1a 	add.w	fp, r4, #26
 8013072:	e7f4      	b.n	801305e <_printf_float+0x40e>
 8013074:	2301      	movs	r3, #1
 8013076:	4642      	mov	r2, r8
 8013078:	e7e1      	b.n	801303e <_printf_float+0x3ee>
 801307a:	2301      	movs	r3, #1
 801307c:	464a      	mov	r2, r9
 801307e:	4631      	mov	r1, r6
 8013080:	4628      	mov	r0, r5
 8013082:	47b8      	blx	r7
 8013084:	3001      	adds	r0, #1
 8013086:	f43f ae3e 	beq.w	8012d06 <_printf_float+0xb6>
 801308a:	f108 0801 	add.w	r8, r8, #1
 801308e:	68e3      	ldr	r3, [r4, #12]
 8013090:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013092:	1a5b      	subs	r3, r3, r1
 8013094:	4543      	cmp	r3, r8
 8013096:	dcf0      	bgt.n	801307a <_printf_float+0x42a>
 8013098:	e6fc      	b.n	8012e94 <_printf_float+0x244>
 801309a:	f04f 0800 	mov.w	r8, #0
 801309e:	f104 0919 	add.w	r9, r4, #25
 80130a2:	e7f4      	b.n	801308e <_printf_float+0x43e>

080130a4 <_printf_common>:
 80130a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130a8:	4616      	mov	r6, r2
 80130aa:	4698      	mov	r8, r3
 80130ac:	688a      	ldr	r2, [r1, #8]
 80130ae:	690b      	ldr	r3, [r1, #16]
 80130b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80130b4:	4293      	cmp	r3, r2
 80130b6:	bfb8      	it	lt
 80130b8:	4613      	movlt	r3, r2
 80130ba:	6033      	str	r3, [r6, #0]
 80130bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80130c0:	4607      	mov	r7, r0
 80130c2:	460c      	mov	r4, r1
 80130c4:	b10a      	cbz	r2, 80130ca <_printf_common+0x26>
 80130c6:	3301      	adds	r3, #1
 80130c8:	6033      	str	r3, [r6, #0]
 80130ca:	6823      	ldr	r3, [r4, #0]
 80130cc:	0699      	lsls	r1, r3, #26
 80130ce:	bf42      	ittt	mi
 80130d0:	6833      	ldrmi	r3, [r6, #0]
 80130d2:	3302      	addmi	r3, #2
 80130d4:	6033      	strmi	r3, [r6, #0]
 80130d6:	6825      	ldr	r5, [r4, #0]
 80130d8:	f015 0506 	ands.w	r5, r5, #6
 80130dc:	d106      	bne.n	80130ec <_printf_common+0x48>
 80130de:	f104 0a19 	add.w	sl, r4, #25
 80130e2:	68e3      	ldr	r3, [r4, #12]
 80130e4:	6832      	ldr	r2, [r6, #0]
 80130e6:	1a9b      	subs	r3, r3, r2
 80130e8:	42ab      	cmp	r3, r5
 80130ea:	dc26      	bgt.n	801313a <_printf_common+0x96>
 80130ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80130f0:	6822      	ldr	r2, [r4, #0]
 80130f2:	3b00      	subs	r3, #0
 80130f4:	bf18      	it	ne
 80130f6:	2301      	movne	r3, #1
 80130f8:	0692      	lsls	r2, r2, #26
 80130fa:	d42b      	bmi.n	8013154 <_printf_common+0xb0>
 80130fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013100:	4641      	mov	r1, r8
 8013102:	4638      	mov	r0, r7
 8013104:	47c8      	blx	r9
 8013106:	3001      	adds	r0, #1
 8013108:	d01e      	beq.n	8013148 <_printf_common+0xa4>
 801310a:	6823      	ldr	r3, [r4, #0]
 801310c:	6922      	ldr	r2, [r4, #16]
 801310e:	f003 0306 	and.w	r3, r3, #6
 8013112:	2b04      	cmp	r3, #4
 8013114:	bf02      	ittt	eq
 8013116:	68e5      	ldreq	r5, [r4, #12]
 8013118:	6833      	ldreq	r3, [r6, #0]
 801311a:	1aed      	subeq	r5, r5, r3
 801311c:	68a3      	ldr	r3, [r4, #8]
 801311e:	bf0c      	ite	eq
 8013120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013124:	2500      	movne	r5, #0
 8013126:	4293      	cmp	r3, r2
 8013128:	bfc4      	itt	gt
 801312a:	1a9b      	subgt	r3, r3, r2
 801312c:	18ed      	addgt	r5, r5, r3
 801312e:	2600      	movs	r6, #0
 8013130:	341a      	adds	r4, #26
 8013132:	42b5      	cmp	r5, r6
 8013134:	d11a      	bne.n	801316c <_printf_common+0xc8>
 8013136:	2000      	movs	r0, #0
 8013138:	e008      	b.n	801314c <_printf_common+0xa8>
 801313a:	2301      	movs	r3, #1
 801313c:	4652      	mov	r2, sl
 801313e:	4641      	mov	r1, r8
 8013140:	4638      	mov	r0, r7
 8013142:	47c8      	blx	r9
 8013144:	3001      	adds	r0, #1
 8013146:	d103      	bne.n	8013150 <_printf_common+0xac>
 8013148:	f04f 30ff 	mov.w	r0, #4294967295
 801314c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013150:	3501      	adds	r5, #1
 8013152:	e7c6      	b.n	80130e2 <_printf_common+0x3e>
 8013154:	18e1      	adds	r1, r4, r3
 8013156:	1c5a      	adds	r2, r3, #1
 8013158:	2030      	movs	r0, #48	@ 0x30
 801315a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801315e:	4422      	add	r2, r4
 8013160:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013164:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013168:	3302      	adds	r3, #2
 801316a:	e7c7      	b.n	80130fc <_printf_common+0x58>
 801316c:	2301      	movs	r3, #1
 801316e:	4622      	mov	r2, r4
 8013170:	4641      	mov	r1, r8
 8013172:	4638      	mov	r0, r7
 8013174:	47c8      	blx	r9
 8013176:	3001      	adds	r0, #1
 8013178:	d0e6      	beq.n	8013148 <_printf_common+0xa4>
 801317a:	3601      	adds	r6, #1
 801317c:	e7d9      	b.n	8013132 <_printf_common+0x8e>
	...

08013180 <_printf_i>:
 8013180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013184:	7e0f      	ldrb	r7, [r1, #24]
 8013186:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013188:	2f78      	cmp	r7, #120	@ 0x78
 801318a:	4691      	mov	r9, r2
 801318c:	4680      	mov	r8, r0
 801318e:	460c      	mov	r4, r1
 8013190:	469a      	mov	sl, r3
 8013192:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013196:	d807      	bhi.n	80131a8 <_printf_i+0x28>
 8013198:	2f62      	cmp	r7, #98	@ 0x62
 801319a:	d80a      	bhi.n	80131b2 <_printf_i+0x32>
 801319c:	2f00      	cmp	r7, #0
 801319e:	f000 80d1 	beq.w	8013344 <_printf_i+0x1c4>
 80131a2:	2f58      	cmp	r7, #88	@ 0x58
 80131a4:	f000 80b8 	beq.w	8013318 <_printf_i+0x198>
 80131a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80131ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80131b0:	e03a      	b.n	8013228 <_printf_i+0xa8>
 80131b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80131b6:	2b15      	cmp	r3, #21
 80131b8:	d8f6      	bhi.n	80131a8 <_printf_i+0x28>
 80131ba:	a101      	add	r1, pc, #4	@ (adr r1, 80131c0 <_printf_i+0x40>)
 80131bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80131c0:	08013219 	.word	0x08013219
 80131c4:	0801322d 	.word	0x0801322d
 80131c8:	080131a9 	.word	0x080131a9
 80131cc:	080131a9 	.word	0x080131a9
 80131d0:	080131a9 	.word	0x080131a9
 80131d4:	080131a9 	.word	0x080131a9
 80131d8:	0801322d 	.word	0x0801322d
 80131dc:	080131a9 	.word	0x080131a9
 80131e0:	080131a9 	.word	0x080131a9
 80131e4:	080131a9 	.word	0x080131a9
 80131e8:	080131a9 	.word	0x080131a9
 80131ec:	0801332b 	.word	0x0801332b
 80131f0:	08013257 	.word	0x08013257
 80131f4:	080132e5 	.word	0x080132e5
 80131f8:	080131a9 	.word	0x080131a9
 80131fc:	080131a9 	.word	0x080131a9
 8013200:	0801334d 	.word	0x0801334d
 8013204:	080131a9 	.word	0x080131a9
 8013208:	08013257 	.word	0x08013257
 801320c:	080131a9 	.word	0x080131a9
 8013210:	080131a9 	.word	0x080131a9
 8013214:	080132ed 	.word	0x080132ed
 8013218:	6833      	ldr	r3, [r6, #0]
 801321a:	1d1a      	adds	r2, r3, #4
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	6032      	str	r2, [r6, #0]
 8013220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013224:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013228:	2301      	movs	r3, #1
 801322a:	e09c      	b.n	8013366 <_printf_i+0x1e6>
 801322c:	6833      	ldr	r3, [r6, #0]
 801322e:	6820      	ldr	r0, [r4, #0]
 8013230:	1d19      	adds	r1, r3, #4
 8013232:	6031      	str	r1, [r6, #0]
 8013234:	0606      	lsls	r6, r0, #24
 8013236:	d501      	bpl.n	801323c <_printf_i+0xbc>
 8013238:	681d      	ldr	r5, [r3, #0]
 801323a:	e003      	b.n	8013244 <_printf_i+0xc4>
 801323c:	0645      	lsls	r5, r0, #25
 801323e:	d5fb      	bpl.n	8013238 <_printf_i+0xb8>
 8013240:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013244:	2d00      	cmp	r5, #0
 8013246:	da03      	bge.n	8013250 <_printf_i+0xd0>
 8013248:	232d      	movs	r3, #45	@ 0x2d
 801324a:	426d      	negs	r5, r5
 801324c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013250:	4858      	ldr	r0, [pc, #352]	@ (80133b4 <_printf_i+0x234>)
 8013252:	230a      	movs	r3, #10
 8013254:	e011      	b.n	801327a <_printf_i+0xfa>
 8013256:	6821      	ldr	r1, [r4, #0]
 8013258:	6833      	ldr	r3, [r6, #0]
 801325a:	0608      	lsls	r0, r1, #24
 801325c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013260:	d402      	bmi.n	8013268 <_printf_i+0xe8>
 8013262:	0649      	lsls	r1, r1, #25
 8013264:	bf48      	it	mi
 8013266:	b2ad      	uxthmi	r5, r5
 8013268:	2f6f      	cmp	r7, #111	@ 0x6f
 801326a:	4852      	ldr	r0, [pc, #328]	@ (80133b4 <_printf_i+0x234>)
 801326c:	6033      	str	r3, [r6, #0]
 801326e:	bf14      	ite	ne
 8013270:	230a      	movne	r3, #10
 8013272:	2308      	moveq	r3, #8
 8013274:	2100      	movs	r1, #0
 8013276:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801327a:	6866      	ldr	r6, [r4, #4]
 801327c:	60a6      	str	r6, [r4, #8]
 801327e:	2e00      	cmp	r6, #0
 8013280:	db05      	blt.n	801328e <_printf_i+0x10e>
 8013282:	6821      	ldr	r1, [r4, #0]
 8013284:	432e      	orrs	r6, r5
 8013286:	f021 0104 	bic.w	r1, r1, #4
 801328a:	6021      	str	r1, [r4, #0]
 801328c:	d04b      	beq.n	8013326 <_printf_i+0x1a6>
 801328e:	4616      	mov	r6, r2
 8013290:	fbb5 f1f3 	udiv	r1, r5, r3
 8013294:	fb03 5711 	mls	r7, r3, r1, r5
 8013298:	5dc7      	ldrb	r7, [r0, r7]
 801329a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801329e:	462f      	mov	r7, r5
 80132a0:	42bb      	cmp	r3, r7
 80132a2:	460d      	mov	r5, r1
 80132a4:	d9f4      	bls.n	8013290 <_printf_i+0x110>
 80132a6:	2b08      	cmp	r3, #8
 80132a8:	d10b      	bne.n	80132c2 <_printf_i+0x142>
 80132aa:	6823      	ldr	r3, [r4, #0]
 80132ac:	07df      	lsls	r7, r3, #31
 80132ae:	d508      	bpl.n	80132c2 <_printf_i+0x142>
 80132b0:	6923      	ldr	r3, [r4, #16]
 80132b2:	6861      	ldr	r1, [r4, #4]
 80132b4:	4299      	cmp	r1, r3
 80132b6:	bfde      	ittt	le
 80132b8:	2330      	movle	r3, #48	@ 0x30
 80132ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80132be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80132c2:	1b92      	subs	r2, r2, r6
 80132c4:	6122      	str	r2, [r4, #16]
 80132c6:	f8cd a000 	str.w	sl, [sp]
 80132ca:	464b      	mov	r3, r9
 80132cc:	aa03      	add	r2, sp, #12
 80132ce:	4621      	mov	r1, r4
 80132d0:	4640      	mov	r0, r8
 80132d2:	f7ff fee7 	bl	80130a4 <_printf_common>
 80132d6:	3001      	adds	r0, #1
 80132d8:	d14a      	bne.n	8013370 <_printf_i+0x1f0>
 80132da:	f04f 30ff 	mov.w	r0, #4294967295
 80132de:	b004      	add	sp, #16
 80132e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132e4:	6823      	ldr	r3, [r4, #0]
 80132e6:	f043 0320 	orr.w	r3, r3, #32
 80132ea:	6023      	str	r3, [r4, #0]
 80132ec:	4832      	ldr	r0, [pc, #200]	@ (80133b8 <_printf_i+0x238>)
 80132ee:	2778      	movs	r7, #120	@ 0x78
 80132f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80132f4:	6823      	ldr	r3, [r4, #0]
 80132f6:	6831      	ldr	r1, [r6, #0]
 80132f8:	061f      	lsls	r7, r3, #24
 80132fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80132fe:	d402      	bmi.n	8013306 <_printf_i+0x186>
 8013300:	065f      	lsls	r7, r3, #25
 8013302:	bf48      	it	mi
 8013304:	b2ad      	uxthmi	r5, r5
 8013306:	6031      	str	r1, [r6, #0]
 8013308:	07d9      	lsls	r1, r3, #31
 801330a:	bf44      	itt	mi
 801330c:	f043 0320 	orrmi.w	r3, r3, #32
 8013310:	6023      	strmi	r3, [r4, #0]
 8013312:	b11d      	cbz	r5, 801331c <_printf_i+0x19c>
 8013314:	2310      	movs	r3, #16
 8013316:	e7ad      	b.n	8013274 <_printf_i+0xf4>
 8013318:	4826      	ldr	r0, [pc, #152]	@ (80133b4 <_printf_i+0x234>)
 801331a:	e7e9      	b.n	80132f0 <_printf_i+0x170>
 801331c:	6823      	ldr	r3, [r4, #0]
 801331e:	f023 0320 	bic.w	r3, r3, #32
 8013322:	6023      	str	r3, [r4, #0]
 8013324:	e7f6      	b.n	8013314 <_printf_i+0x194>
 8013326:	4616      	mov	r6, r2
 8013328:	e7bd      	b.n	80132a6 <_printf_i+0x126>
 801332a:	6833      	ldr	r3, [r6, #0]
 801332c:	6825      	ldr	r5, [r4, #0]
 801332e:	6961      	ldr	r1, [r4, #20]
 8013330:	1d18      	adds	r0, r3, #4
 8013332:	6030      	str	r0, [r6, #0]
 8013334:	062e      	lsls	r6, r5, #24
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	d501      	bpl.n	801333e <_printf_i+0x1be>
 801333a:	6019      	str	r1, [r3, #0]
 801333c:	e002      	b.n	8013344 <_printf_i+0x1c4>
 801333e:	0668      	lsls	r0, r5, #25
 8013340:	d5fb      	bpl.n	801333a <_printf_i+0x1ba>
 8013342:	8019      	strh	r1, [r3, #0]
 8013344:	2300      	movs	r3, #0
 8013346:	6123      	str	r3, [r4, #16]
 8013348:	4616      	mov	r6, r2
 801334a:	e7bc      	b.n	80132c6 <_printf_i+0x146>
 801334c:	6833      	ldr	r3, [r6, #0]
 801334e:	1d1a      	adds	r2, r3, #4
 8013350:	6032      	str	r2, [r6, #0]
 8013352:	681e      	ldr	r6, [r3, #0]
 8013354:	6862      	ldr	r2, [r4, #4]
 8013356:	2100      	movs	r1, #0
 8013358:	4630      	mov	r0, r6
 801335a:	f7ec ff59 	bl	8000210 <memchr>
 801335e:	b108      	cbz	r0, 8013364 <_printf_i+0x1e4>
 8013360:	1b80      	subs	r0, r0, r6
 8013362:	6060      	str	r0, [r4, #4]
 8013364:	6863      	ldr	r3, [r4, #4]
 8013366:	6123      	str	r3, [r4, #16]
 8013368:	2300      	movs	r3, #0
 801336a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801336e:	e7aa      	b.n	80132c6 <_printf_i+0x146>
 8013370:	6923      	ldr	r3, [r4, #16]
 8013372:	4632      	mov	r2, r6
 8013374:	4649      	mov	r1, r9
 8013376:	4640      	mov	r0, r8
 8013378:	47d0      	blx	sl
 801337a:	3001      	adds	r0, #1
 801337c:	d0ad      	beq.n	80132da <_printf_i+0x15a>
 801337e:	6823      	ldr	r3, [r4, #0]
 8013380:	079b      	lsls	r3, r3, #30
 8013382:	d413      	bmi.n	80133ac <_printf_i+0x22c>
 8013384:	68e0      	ldr	r0, [r4, #12]
 8013386:	9b03      	ldr	r3, [sp, #12]
 8013388:	4298      	cmp	r0, r3
 801338a:	bfb8      	it	lt
 801338c:	4618      	movlt	r0, r3
 801338e:	e7a6      	b.n	80132de <_printf_i+0x15e>
 8013390:	2301      	movs	r3, #1
 8013392:	4632      	mov	r2, r6
 8013394:	4649      	mov	r1, r9
 8013396:	4640      	mov	r0, r8
 8013398:	47d0      	blx	sl
 801339a:	3001      	adds	r0, #1
 801339c:	d09d      	beq.n	80132da <_printf_i+0x15a>
 801339e:	3501      	adds	r5, #1
 80133a0:	68e3      	ldr	r3, [r4, #12]
 80133a2:	9903      	ldr	r1, [sp, #12]
 80133a4:	1a5b      	subs	r3, r3, r1
 80133a6:	42ab      	cmp	r3, r5
 80133a8:	dcf2      	bgt.n	8013390 <_printf_i+0x210>
 80133aa:	e7eb      	b.n	8013384 <_printf_i+0x204>
 80133ac:	2500      	movs	r5, #0
 80133ae:	f104 0619 	add.w	r6, r4, #25
 80133b2:	e7f5      	b.n	80133a0 <_printf_i+0x220>
 80133b4:	0801677c 	.word	0x0801677c
 80133b8:	0801678d 	.word	0x0801678d

080133bc <std>:
 80133bc:	2300      	movs	r3, #0
 80133be:	b510      	push	{r4, lr}
 80133c0:	4604      	mov	r4, r0
 80133c2:	e9c0 3300 	strd	r3, r3, [r0]
 80133c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80133ca:	6083      	str	r3, [r0, #8]
 80133cc:	8181      	strh	r1, [r0, #12]
 80133ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80133d0:	81c2      	strh	r2, [r0, #14]
 80133d2:	6183      	str	r3, [r0, #24]
 80133d4:	4619      	mov	r1, r3
 80133d6:	2208      	movs	r2, #8
 80133d8:	305c      	adds	r0, #92	@ 0x5c
 80133da:	f000 fa2f 	bl	801383c <memset>
 80133de:	4b0d      	ldr	r3, [pc, #52]	@ (8013414 <std+0x58>)
 80133e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80133e2:	4b0d      	ldr	r3, [pc, #52]	@ (8013418 <std+0x5c>)
 80133e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80133e6:	4b0d      	ldr	r3, [pc, #52]	@ (801341c <std+0x60>)
 80133e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80133ea:	4b0d      	ldr	r3, [pc, #52]	@ (8013420 <std+0x64>)
 80133ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80133ee:	4b0d      	ldr	r3, [pc, #52]	@ (8013424 <std+0x68>)
 80133f0:	6224      	str	r4, [r4, #32]
 80133f2:	429c      	cmp	r4, r3
 80133f4:	d006      	beq.n	8013404 <std+0x48>
 80133f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80133fa:	4294      	cmp	r4, r2
 80133fc:	d002      	beq.n	8013404 <std+0x48>
 80133fe:	33d0      	adds	r3, #208	@ 0xd0
 8013400:	429c      	cmp	r4, r3
 8013402:	d105      	bne.n	8013410 <std+0x54>
 8013404:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801340c:	f000 bb6c 	b.w	8013ae8 <__retarget_lock_init_recursive>
 8013410:	bd10      	pop	{r4, pc}
 8013412:	bf00      	nop
 8013414:	0801368d 	.word	0x0801368d
 8013418:	080136af 	.word	0x080136af
 801341c:	080136e7 	.word	0x080136e7
 8013420:	0801370b 	.word	0x0801370b
 8013424:	2000b3a0 	.word	0x2000b3a0

08013428 <stdio_exit_handler>:
 8013428:	4a02      	ldr	r2, [pc, #8]	@ (8013434 <stdio_exit_handler+0xc>)
 801342a:	4903      	ldr	r1, [pc, #12]	@ (8013438 <stdio_exit_handler+0x10>)
 801342c:	4803      	ldr	r0, [pc, #12]	@ (801343c <stdio_exit_handler+0x14>)
 801342e:	f000 b869 	b.w	8013504 <_fwalk_sglue>
 8013432:	bf00      	nop
 8013434:	20000014 	.word	0x20000014
 8013438:	08016059 	.word	0x08016059
 801343c:	20000190 	.word	0x20000190

08013440 <cleanup_stdio>:
 8013440:	6841      	ldr	r1, [r0, #4]
 8013442:	4b0c      	ldr	r3, [pc, #48]	@ (8013474 <cleanup_stdio+0x34>)
 8013444:	4299      	cmp	r1, r3
 8013446:	b510      	push	{r4, lr}
 8013448:	4604      	mov	r4, r0
 801344a:	d001      	beq.n	8013450 <cleanup_stdio+0x10>
 801344c:	f002 fe04 	bl	8016058 <_fflush_r>
 8013450:	68a1      	ldr	r1, [r4, #8]
 8013452:	4b09      	ldr	r3, [pc, #36]	@ (8013478 <cleanup_stdio+0x38>)
 8013454:	4299      	cmp	r1, r3
 8013456:	d002      	beq.n	801345e <cleanup_stdio+0x1e>
 8013458:	4620      	mov	r0, r4
 801345a:	f002 fdfd 	bl	8016058 <_fflush_r>
 801345e:	68e1      	ldr	r1, [r4, #12]
 8013460:	4b06      	ldr	r3, [pc, #24]	@ (801347c <cleanup_stdio+0x3c>)
 8013462:	4299      	cmp	r1, r3
 8013464:	d004      	beq.n	8013470 <cleanup_stdio+0x30>
 8013466:	4620      	mov	r0, r4
 8013468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801346c:	f002 bdf4 	b.w	8016058 <_fflush_r>
 8013470:	bd10      	pop	{r4, pc}
 8013472:	bf00      	nop
 8013474:	2000b3a0 	.word	0x2000b3a0
 8013478:	2000b408 	.word	0x2000b408
 801347c:	2000b470 	.word	0x2000b470

08013480 <global_stdio_init.part.0>:
 8013480:	b510      	push	{r4, lr}
 8013482:	4b0b      	ldr	r3, [pc, #44]	@ (80134b0 <global_stdio_init.part.0+0x30>)
 8013484:	4c0b      	ldr	r4, [pc, #44]	@ (80134b4 <global_stdio_init.part.0+0x34>)
 8013486:	4a0c      	ldr	r2, [pc, #48]	@ (80134b8 <global_stdio_init.part.0+0x38>)
 8013488:	601a      	str	r2, [r3, #0]
 801348a:	4620      	mov	r0, r4
 801348c:	2200      	movs	r2, #0
 801348e:	2104      	movs	r1, #4
 8013490:	f7ff ff94 	bl	80133bc <std>
 8013494:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013498:	2201      	movs	r2, #1
 801349a:	2109      	movs	r1, #9
 801349c:	f7ff ff8e 	bl	80133bc <std>
 80134a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80134a4:	2202      	movs	r2, #2
 80134a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134aa:	2112      	movs	r1, #18
 80134ac:	f7ff bf86 	b.w	80133bc <std>
 80134b0:	2000b4d8 	.word	0x2000b4d8
 80134b4:	2000b3a0 	.word	0x2000b3a0
 80134b8:	08013429 	.word	0x08013429

080134bc <__sfp_lock_acquire>:
 80134bc:	4801      	ldr	r0, [pc, #4]	@ (80134c4 <__sfp_lock_acquire+0x8>)
 80134be:	f000 bb14 	b.w	8013aea <__retarget_lock_acquire_recursive>
 80134c2:	bf00      	nop
 80134c4:	2000b4e1 	.word	0x2000b4e1

080134c8 <__sfp_lock_release>:
 80134c8:	4801      	ldr	r0, [pc, #4]	@ (80134d0 <__sfp_lock_release+0x8>)
 80134ca:	f000 bb0f 	b.w	8013aec <__retarget_lock_release_recursive>
 80134ce:	bf00      	nop
 80134d0:	2000b4e1 	.word	0x2000b4e1

080134d4 <__sinit>:
 80134d4:	b510      	push	{r4, lr}
 80134d6:	4604      	mov	r4, r0
 80134d8:	f7ff fff0 	bl	80134bc <__sfp_lock_acquire>
 80134dc:	6a23      	ldr	r3, [r4, #32]
 80134de:	b11b      	cbz	r3, 80134e8 <__sinit+0x14>
 80134e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134e4:	f7ff bff0 	b.w	80134c8 <__sfp_lock_release>
 80134e8:	4b04      	ldr	r3, [pc, #16]	@ (80134fc <__sinit+0x28>)
 80134ea:	6223      	str	r3, [r4, #32]
 80134ec:	4b04      	ldr	r3, [pc, #16]	@ (8013500 <__sinit+0x2c>)
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d1f5      	bne.n	80134e0 <__sinit+0xc>
 80134f4:	f7ff ffc4 	bl	8013480 <global_stdio_init.part.0>
 80134f8:	e7f2      	b.n	80134e0 <__sinit+0xc>
 80134fa:	bf00      	nop
 80134fc:	08013441 	.word	0x08013441
 8013500:	2000b4d8 	.word	0x2000b4d8

08013504 <_fwalk_sglue>:
 8013504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013508:	4607      	mov	r7, r0
 801350a:	4688      	mov	r8, r1
 801350c:	4614      	mov	r4, r2
 801350e:	2600      	movs	r6, #0
 8013510:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013514:	f1b9 0901 	subs.w	r9, r9, #1
 8013518:	d505      	bpl.n	8013526 <_fwalk_sglue+0x22>
 801351a:	6824      	ldr	r4, [r4, #0]
 801351c:	2c00      	cmp	r4, #0
 801351e:	d1f7      	bne.n	8013510 <_fwalk_sglue+0xc>
 8013520:	4630      	mov	r0, r6
 8013522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013526:	89ab      	ldrh	r3, [r5, #12]
 8013528:	2b01      	cmp	r3, #1
 801352a:	d907      	bls.n	801353c <_fwalk_sglue+0x38>
 801352c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013530:	3301      	adds	r3, #1
 8013532:	d003      	beq.n	801353c <_fwalk_sglue+0x38>
 8013534:	4629      	mov	r1, r5
 8013536:	4638      	mov	r0, r7
 8013538:	47c0      	blx	r8
 801353a:	4306      	orrs	r6, r0
 801353c:	3568      	adds	r5, #104	@ 0x68
 801353e:	e7e9      	b.n	8013514 <_fwalk_sglue+0x10>

08013540 <iprintf>:
 8013540:	b40f      	push	{r0, r1, r2, r3}
 8013542:	b507      	push	{r0, r1, r2, lr}
 8013544:	4906      	ldr	r1, [pc, #24]	@ (8013560 <iprintf+0x20>)
 8013546:	ab04      	add	r3, sp, #16
 8013548:	6808      	ldr	r0, [r1, #0]
 801354a:	f853 2b04 	ldr.w	r2, [r3], #4
 801354e:	6881      	ldr	r1, [r0, #8]
 8013550:	9301      	str	r3, [sp, #4]
 8013552:	f002 fbe5 	bl	8015d20 <_vfiprintf_r>
 8013556:	b003      	add	sp, #12
 8013558:	f85d eb04 	ldr.w	lr, [sp], #4
 801355c:	b004      	add	sp, #16
 801355e:	4770      	bx	lr
 8013560:	2000018c 	.word	0x2000018c

08013564 <_puts_r>:
 8013564:	6a03      	ldr	r3, [r0, #32]
 8013566:	b570      	push	{r4, r5, r6, lr}
 8013568:	6884      	ldr	r4, [r0, #8]
 801356a:	4605      	mov	r5, r0
 801356c:	460e      	mov	r6, r1
 801356e:	b90b      	cbnz	r3, 8013574 <_puts_r+0x10>
 8013570:	f7ff ffb0 	bl	80134d4 <__sinit>
 8013574:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013576:	07db      	lsls	r3, r3, #31
 8013578:	d405      	bmi.n	8013586 <_puts_r+0x22>
 801357a:	89a3      	ldrh	r3, [r4, #12]
 801357c:	0598      	lsls	r0, r3, #22
 801357e:	d402      	bmi.n	8013586 <_puts_r+0x22>
 8013580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013582:	f000 fab2 	bl	8013aea <__retarget_lock_acquire_recursive>
 8013586:	89a3      	ldrh	r3, [r4, #12]
 8013588:	0719      	lsls	r1, r3, #28
 801358a:	d502      	bpl.n	8013592 <_puts_r+0x2e>
 801358c:	6923      	ldr	r3, [r4, #16]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d135      	bne.n	80135fe <_puts_r+0x9a>
 8013592:	4621      	mov	r1, r4
 8013594:	4628      	mov	r0, r5
 8013596:	f000 f8fb 	bl	8013790 <__swsetup_r>
 801359a:	b380      	cbz	r0, 80135fe <_puts_r+0x9a>
 801359c:	f04f 35ff 	mov.w	r5, #4294967295
 80135a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80135a2:	07da      	lsls	r2, r3, #31
 80135a4:	d405      	bmi.n	80135b2 <_puts_r+0x4e>
 80135a6:	89a3      	ldrh	r3, [r4, #12]
 80135a8:	059b      	lsls	r3, r3, #22
 80135aa:	d402      	bmi.n	80135b2 <_puts_r+0x4e>
 80135ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80135ae:	f000 fa9d 	bl	8013aec <__retarget_lock_release_recursive>
 80135b2:	4628      	mov	r0, r5
 80135b4:	bd70      	pop	{r4, r5, r6, pc}
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	da04      	bge.n	80135c4 <_puts_r+0x60>
 80135ba:	69a2      	ldr	r2, [r4, #24]
 80135bc:	429a      	cmp	r2, r3
 80135be:	dc17      	bgt.n	80135f0 <_puts_r+0x8c>
 80135c0:	290a      	cmp	r1, #10
 80135c2:	d015      	beq.n	80135f0 <_puts_r+0x8c>
 80135c4:	6823      	ldr	r3, [r4, #0]
 80135c6:	1c5a      	adds	r2, r3, #1
 80135c8:	6022      	str	r2, [r4, #0]
 80135ca:	7019      	strb	r1, [r3, #0]
 80135cc:	68a3      	ldr	r3, [r4, #8]
 80135ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80135d2:	3b01      	subs	r3, #1
 80135d4:	60a3      	str	r3, [r4, #8]
 80135d6:	2900      	cmp	r1, #0
 80135d8:	d1ed      	bne.n	80135b6 <_puts_r+0x52>
 80135da:	2b00      	cmp	r3, #0
 80135dc:	da11      	bge.n	8013602 <_puts_r+0x9e>
 80135de:	4622      	mov	r2, r4
 80135e0:	210a      	movs	r1, #10
 80135e2:	4628      	mov	r0, r5
 80135e4:	f000 f895 	bl	8013712 <__swbuf_r>
 80135e8:	3001      	adds	r0, #1
 80135ea:	d0d7      	beq.n	801359c <_puts_r+0x38>
 80135ec:	250a      	movs	r5, #10
 80135ee:	e7d7      	b.n	80135a0 <_puts_r+0x3c>
 80135f0:	4622      	mov	r2, r4
 80135f2:	4628      	mov	r0, r5
 80135f4:	f000 f88d 	bl	8013712 <__swbuf_r>
 80135f8:	3001      	adds	r0, #1
 80135fa:	d1e7      	bne.n	80135cc <_puts_r+0x68>
 80135fc:	e7ce      	b.n	801359c <_puts_r+0x38>
 80135fe:	3e01      	subs	r6, #1
 8013600:	e7e4      	b.n	80135cc <_puts_r+0x68>
 8013602:	6823      	ldr	r3, [r4, #0]
 8013604:	1c5a      	adds	r2, r3, #1
 8013606:	6022      	str	r2, [r4, #0]
 8013608:	220a      	movs	r2, #10
 801360a:	701a      	strb	r2, [r3, #0]
 801360c:	e7ee      	b.n	80135ec <_puts_r+0x88>
	...

08013610 <puts>:
 8013610:	4b02      	ldr	r3, [pc, #8]	@ (801361c <puts+0xc>)
 8013612:	4601      	mov	r1, r0
 8013614:	6818      	ldr	r0, [r3, #0]
 8013616:	f7ff bfa5 	b.w	8013564 <_puts_r>
 801361a:	bf00      	nop
 801361c:	2000018c 	.word	0x2000018c

08013620 <sniprintf>:
 8013620:	b40c      	push	{r2, r3}
 8013622:	b530      	push	{r4, r5, lr}
 8013624:	4b18      	ldr	r3, [pc, #96]	@ (8013688 <sniprintf+0x68>)
 8013626:	1e0c      	subs	r4, r1, #0
 8013628:	681d      	ldr	r5, [r3, #0]
 801362a:	b09d      	sub	sp, #116	@ 0x74
 801362c:	da08      	bge.n	8013640 <sniprintf+0x20>
 801362e:	238b      	movs	r3, #139	@ 0x8b
 8013630:	602b      	str	r3, [r5, #0]
 8013632:	f04f 30ff 	mov.w	r0, #4294967295
 8013636:	b01d      	add	sp, #116	@ 0x74
 8013638:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801363c:	b002      	add	sp, #8
 801363e:	4770      	bx	lr
 8013640:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013644:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013648:	f04f 0300 	mov.w	r3, #0
 801364c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801364e:	bf14      	ite	ne
 8013650:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013654:	4623      	moveq	r3, r4
 8013656:	9304      	str	r3, [sp, #16]
 8013658:	9307      	str	r3, [sp, #28]
 801365a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801365e:	9002      	str	r0, [sp, #8]
 8013660:	9006      	str	r0, [sp, #24]
 8013662:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013666:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013668:	ab21      	add	r3, sp, #132	@ 0x84
 801366a:	a902      	add	r1, sp, #8
 801366c:	4628      	mov	r0, r5
 801366e:	9301      	str	r3, [sp, #4]
 8013670:	f002 fa30 	bl	8015ad4 <_svfiprintf_r>
 8013674:	1c43      	adds	r3, r0, #1
 8013676:	bfbc      	itt	lt
 8013678:	238b      	movlt	r3, #139	@ 0x8b
 801367a:	602b      	strlt	r3, [r5, #0]
 801367c:	2c00      	cmp	r4, #0
 801367e:	d0da      	beq.n	8013636 <sniprintf+0x16>
 8013680:	9b02      	ldr	r3, [sp, #8]
 8013682:	2200      	movs	r2, #0
 8013684:	701a      	strb	r2, [r3, #0]
 8013686:	e7d6      	b.n	8013636 <sniprintf+0x16>
 8013688:	2000018c 	.word	0x2000018c

0801368c <__sread>:
 801368c:	b510      	push	{r4, lr}
 801368e:	460c      	mov	r4, r1
 8013690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013694:	f000 f9da 	bl	8013a4c <_read_r>
 8013698:	2800      	cmp	r0, #0
 801369a:	bfab      	itete	ge
 801369c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801369e:	89a3      	ldrhlt	r3, [r4, #12]
 80136a0:	181b      	addge	r3, r3, r0
 80136a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80136a6:	bfac      	ite	ge
 80136a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80136aa:	81a3      	strhlt	r3, [r4, #12]
 80136ac:	bd10      	pop	{r4, pc}

080136ae <__swrite>:
 80136ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136b2:	461f      	mov	r7, r3
 80136b4:	898b      	ldrh	r3, [r1, #12]
 80136b6:	05db      	lsls	r3, r3, #23
 80136b8:	4605      	mov	r5, r0
 80136ba:	460c      	mov	r4, r1
 80136bc:	4616      	mov	r6, r2
 80136be:	d505      	bpl.n	80136cc <__swrite+0x1e>
 80136c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136c4:	2302      	movs	r3, #2
 80136c6:	2200      	movs	r2, #0
 80136c8:	f000 f9ae 	bl	8013a28 <_lseek_r>
 80136cc:	89a3      	ldrh	r3, [r4, #12]
 80136ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80136d6:	81a3      	strh	r3, [r4, #12]
 80136d8:	4632      	mov	r2, r6
 80136da:	463b      	mov	r3, r7
 80136dc:	4628      	mov	r0, r5
 80136de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80136e2:	f000 b9c5 	b.w	8013a70 <_write_r>

080136e6 <__sseek>:
 80136e6:	b510      	push	{r4, lr}
 80136e8:	460c      	mov	r4, r1
 80136ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136ee:	f000 f99b 	bl	8013a28 <_lseek_r>
 80136f2:	1c43      	adds	r3, r0, #1
 80136f4:	89a3      	ldrh	r3, [r4, #12]
 80136f6:	bf15      	itete	ne
 80136f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80136fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80136fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013702:	81a3      	strheq	r3, [r4, #12]
 8013704:	bf18      	it	ne
 8013706:	81a3      	strhne	r3, [r4, #12]
 8013708:	bd10      	pop	{r4, pc}

0801370a <__sclose>:
 801370a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801370e:	f000 b91d 	b.w	801394c <_close_r>

08013712 <__swbuf_r>:
 8013712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013714:	460e      	mov	r6, r1
 8013716:	4614      	mov	r4, r2
 8013718:	4605      	mov	r5, r0
 801371a:	b118      	cbz	r0, 8013724 <__swbuf_r+0x12>
 801371c:	6a03      	ldr	r3, [r0, #32]
 801371e:	b90b      	cbnz	r3, 8013724 <__swbuf_r+0x12>
 8013720:	f7ff fed8 	bl	80134d4 <__sinit>
 8013724:	69a3      	ldr	r3, [r4, #24]
 8013726:	60a3      	str	r3, [r4, #8]
 8013728:	89a3      	ldrh	r3, [r4, #12]
 801372a:	071a      	lsls	r2, r3, #28
 801372c:	d501      	bpl.n	8013732 <__swbuf_r+0x20>
 801372e:	6923      	ldr	r3, [r4, #16]
 8013730:	b943      	cbnz	r3, 8013744 <__swbuf_r+0x32>
 8013732:	4621      	mov	r1, r4
 8013734:	4628      	mov	r0, r5
 8013736:	f000 f82b 	bl	8013790 <__swsetup_r>
 801373a:	b118      	cbz	r0, 8013744 <__swbuf_r+0x32>
 801373c:	f04f 37ff 	mov.w	r7, #4294967295
 8013740:	4638      	mov	r0, r7
 8013742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013744:	6823      	ldr	r3, [r4, #0]
 8013746:	6922      	ldr	r2, [r4, #16]
 8013748:	1a98      	subs	r0, r3, r2
 801374a:	6963      	ldr	r3, [r4, #20]
 801374c:	b2f6      	uxtb	r6, r6
 801374e:	4283      	cmp	r3, r0
 8013750:	4637      	mov	r7, r6
 8013752:	dc05      	bgt.n	8013760 <__swbuf_r+0x4e>
 8013754:	4621      	mov	r1, r4
 8013756:	4628      	mov	r0, r5
 8013758:	f002 fc7e 	bl	8016058 <_fflush_r>
 801375c:	2800      	cmp	r0, #0
 801375e:	d1ed      	bne.n	801373c <__swbuf_r+0x2a>
 8013760:	68a3      	ldr	r3, [r4, #8]
 8013762:	3b01      	subs	r3, #1
 8013764:	60a3      	str	r3, [r4, #8]
 8013766:	6823      	ldr	r3, [r4, #0]
 8013768:	1c5a      	adds	r2, r3, #1
 801376a:	6022      	str	r2, [r4, #0]
 801376c:	701e      	strb	r6, [r3, #0]
 801376e:	6962      	ldr	r2, [r4, #20]
 8013770:	1c43      	adds	r3, r0, #1
 8013772:	429a      	cmp	r2, r3
 8013774:	d004      	beq.n	8013780 <__swbuf_r+0x6e>
 8013776:	89a3      	ldrh	r3, [r4, #12]
 8013778:	07db      	lsls	r3, r3, #31
 801377a:	d5e1      	bpl.n	8013740 <__swbuf_r+0x2e>
 801377c:	2e0a      	cmp	r6, #10
 801377e:	d1df      	bne.n	8013740 <__swbuf_r+0x2e>
 8013780:	4621      	mov	r1, r4
 8013782:	4628      	mov	r0, r5
 8013784:	f002 fc68 	bl	8016058 <_fflush_r>
 8013788:	2800      	cmp	r0, #0
 801378a:	d0d9      	beq.n	8013740 <__swbuf_r+0x2e>
 801378c:	e7d6      	b.n	801373c <__swbuf_r+0x2a>
	...

08013790 <__swsetup_r>:
 8013790:	b538      	push	{r3, r4, r5, lr}
 8013792:	4b29      	ldr	r3, [pc, #164]	@ (8013838 <__swsetup_r+0xa8>)
 8013794:	4605      	mov	r5, r0
 8013796:	6818      	ldr	r0, [r3, #0]
 8013798:	460c      	mov	r4, r1
 801379a:	b118      	cbz	r0, 80137a4 <__swsetup_r+0x14>
 801379c:	6a03      	ldr	r3, [r0, #32]
 801379e:	b90b      	cbnz	r3, 80137a4 <__swsetup_r+0x14>
 80137a0:	f7ff fe98 	bl	80134d4 <__sinit>
 80137a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137a8:	0719      	lsls	r1, r3, #28
 80137aa:	d422      	bmi.n	80137f2 <__swsetup_r+0x62>
 80137ac:	06da      	lsls	r2, r3, #27
 80137ae:	d407      	bmi.n	80137c0 <__swsetup_r+0x30>
 80137b0:	2209      	movs	r2, #9
 80137b2:	602a      	str	r2, [r5, #0]
 80137b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137b8:	81a3      	strh	r3, [r4, #12]
 80137ba:	f04f 30ff 	mov.w	r0, #4294967295
 80137be:	e033      	b.n	8013828 <__swsetup_r+0x98>
 80137c0:	0758      	lsls	r0, r3, #29
 80137c2:	d512      	bpl.n	80137ea <__swsetup_r+0x5a>
 80137c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80137c6:	b141      	cbz	r1, 80137da <__swsetup_r+0x4a>
 80137c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80137cc:	4299      	cmp	r1, r3
 80137ce:	d002      	beq.n	80137d6 <__swsetup_r+0x46>
 80137d0:	4628      	mov	r0, r5
 80137d2:	f001 f821 	bl	8014818 <_free_r>
 80137d6:	2300      	movs	r3, #0
 80137d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80137da:	89a3      	ldrh	r3, [r4, #12]
 80137dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80137e0:	81a3      	strh	r3, [r4, #12]
 80137e2:	2300      	movs	r3, #0
 80137e4:	6063      	str	r3, [r4, #4]
 80137e6:	6923      	ldr	r3, [r4, #16]
 80137e8:	6023      	str	r3, [r4, #0]
 80137ea:	89a3      	ldrh	r3, [r4, #12]
 80137ec:	f043 0308 	orr.w	r3, r3, #8
 80137f0:	81a3      	strh	r3, [r4, #12]
 80137f2:	6923      	ldr	r3, [r4, #16]
 80137f4:	b94b      	cbnz	r3, 801380a <__swsetup_r+0x7a>
 80137f6:	89a3      	ldrh	r3, [r4, #12]
 80137f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80137fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013800:	d003      	beq.n	801380a <__swsetup_r+0x7a>
 8013802:	4621      	mov	r1, r4
 8013804:	4628      	mov	r0, r5
 8013806:	f002 fc87 	bl	8016118 <__smakebuf_r>
 801380a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801380e:	f013 0201 	ands.w	r2, r3, #1
 8013812:	d00a      	beq.n	801382a <__swsetup_r+0x9a>
 8013814:	2200      	movs	r2, #0
 8013816:	60a2      	str	r2, [r4, #8]
 8013818:	6962      	ldr	r2, [r4, #20]
 801381a:	4252      	negs	r2, r2
 801381c:	61a2      	str	r2, [r4, #24]
 801381e:	6922      	ldr	r2, [r4, #16]
 8013820:	b942      	cbnz	r2, 8013834 <__swsetup_r+0xa4>
 8013822:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013826:	d1c5      	bne.n	80137b4 <__swsetup_r+0x24>
 8013828:	bd38      	pop	{r3, r4, r5, pc}
 801382a:	0799      	lsls	r1, r3, #30
 801382c:	bf58      	it	pl
 801382e:	6962      	ldrpl	r2, [r4, #20]
 8013830:	60a2      	str	r2, [r4, #8]
 8013832:	e7f4      	b.n	801381e <__swsetup_r+0x8e>
 8013834:	2000      	movs	r0, #0
 8013836:	e7f7      	b.n	8013828 <__swsetup_r+0x98>
 8013838:	2000018c 	.word	0x2000018c

0801383c <memset>:
 801383c:	4402      	add	r2, r0
 801383e:	4603      	mov	r3, r0
 8013840:	4293      	cmp	r3, r2
 8013842:	d100      	bne.n	8013846 <memset+0xa>
 8013844:	4770      	bx	lr
 8013846:	f803 1b01 	strb.w	r1, [r3], #1
 801384a:	e7f9      	b.n	8013840 <memset+0x4>

0801384c <strchr>:
 801384c:	b2c9      	uxtb	r1, r1
 801384e:	4603      	mov	r3, r0
 8013850:	4618      	mov	r0, r3
 8013852:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013856:	b112      	cbz	r2, 801385e <strchr+0x12>
 8013858:	428a      	cmp	r2, r1
 801385a:	d1f9      	bne.n	8013850 <strchr+0x4>
 801385c:	4770      	bx	lr
 801385e:	2900      	cmp	r1, #0
 8013860:	bf18      	it	ne
 8013862:	2000      	movne	r0, #0
 8013864:	4770      	bx	lr

08013866 <strncmp>:
 8013866:	b510      	push	{r4, lr}
 8013868:	b16a      	cbz	r2, 8013886 <strncmp+0x20>
 801386a:	3901      	subs	r1, #1
 801386c:	1884      	adds	r4, r0, r2
 801386e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013872:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013876:	429a      	cmp	r2, r3
 8013878:	d103      	bne.n	8013882 <strncmp+0x1c>
 801387a:	42a0      	cmp	r0, r4
 801387c:	d001      	beq.n	8013882 <strncmp+0x1c>
 801387e:	2a00      	cmp	r2, #0
 8013880:	d1f5      	bne.n	801386e <strncmp+0x8>
 8013882:	1ad0      	subs	r0, r2, r3
 8013884:	bd10      	pop	{r4, pc}
 8013886:	4610      	mov	r0, r2
 8013888:	e7fc      	b.n	8013884 <strncmp+0x1e>
	...

0801388c <strtok>:
 801388c:	4b16      	ldr	r3, [pc, #88]	@ (80138e8 <strtok+0x5c>)
 801388e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013892:	681f      	ldr	r7, [r3, #0]
 8013894:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8013896:	4605      	mov	r5, r0
 8013898:	460e      	mov	r6, r1
 801389a:	b9ec      	cbnz	r4, 80138d8 <strtok+0x4c>
 801389c:	2050      	movs	r0, #80	@ 0x50
 801389e:	f001 fb3f 	bl	8014f20 <malloc>
 80138a2:	4602      	mov	r2, r0
 80138a4:	6478      	str	r0, [r7, #68]	@ 0x44
 80138a6:	b920      	cbnz	r0, 80138b2 <strtok+0x26>
 80138a8:	4b10      	ldr	r3, [pc, #64]	@ (80138ec <strtok+0x60>)
 80138aa:	4811      	ldr	r0, [pc, #68]	@ (80138f0 <strtok+0x64>)
 80138ac:	215b      	movs	r1, #91	@ 0x5b
 80138ae:	f000 f93d 	bl	8013b2c <__assert_func>
 80138b2:	e9c0 4400 	strd	r4, r4, [r0]
 80138b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80138ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80138be:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80138c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80138c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80138ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80138ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80138d2:	6184      	str	r4, [r0, #24]
 80138d4:	7704      	strb	r4, [r0, #28]
 80138d6:	6244      	str	r4, [r0, #36]	@ 0x24
 80138d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80138da:	4631      	mov	r1, r6
 80138dc:	4628      	mov	r0, r5
 80138de:	2301      	movs	r3, #1
 80138e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80138e4:	f000 b806 	b.w	80138f4 <__strtok_r>
 80138e8:	2000018c 	.word	0x2000018c
 80138ec:	0801679e 	.word	0x0801679e
 80138f0:	080167b5 	.word	0x080167b5

080138f4 <__strtok_r>:
 80138f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80138f6:	4604      	mov	r4, r0
 80138f8:	b908      	cbnz	r0, 80138fe <__strtok_r+0xa>
 80138fa:	6814      	ldr	r4, [r2, #0]
 80138fc:	b144      	cbz	r4, 8013910 <__strtok_r+0x1c>
 80138fe:	4620      	mov	r0, r4
 8013900:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013904:	460f      	mov	r7, r1
 8013906:	f817 6b01 	ldrb.w	r6, [r7], #1
 801390a:	b91e      	cbnz	r6, 8013914 <__strtok_r+0x20>
 801390c:	b965      	cbnz	r5, 8013928 <__strtok_r+0x34>
 801390e:	6015      	str	r5, [r2, #0]
 8013910:	2000      	movs	r0, #0
 8013912:	e005      	b.n	8013920 <__strtok_r+0x2c>
 8013914:	42b5      	cmp	r5, r6
 8013916:	d1f6      	bne.n	8013906 <__strtok_r+0x12>
 8013918:	2b00      	cmp	r3, #0
 801391a:	d1f0      	bne.n	80138fe <__strtok_r+0xa>
 801391c:	6014      	str	r4, [r2, #0]
 801391e:	7003      	strb	r3, [r0, #0]
 8013920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013922:	461c      	mov	r4, r3
 8013924:	e00c      	b.n	8013940 <__strtok_r+0x4c>
 8013926:	b91d      	cbnz	r5, 8013930 <__strtok_r+0x3c>
 8013928:	4627      	mov	r7, r4
 801392a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801392e:	460e      	mov	r6, r1
 8013930:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013934:	42ab      	cmp	r3, r5
 8013936:	d1f6      	bne.n	8013926 <__strtok_r+0x32>
 8013938:	2b00      	cmp	r3, #0
 801393a:	d0f2      	beq.n	8013922 <__strtok_r+0x2e>
 801393c:	2300      	movs	r3, #0
 801393e:	703b      	strb	r3, [r7, #0]
 8013940:	6014      	str	r4, [r2, #0]
 8013942:	e7ed      	b.n	8013920 <__strtok_r+0x2c>

08013944 <_localeconv_r>:
 8013944:	4800      	ldr	r0, [pc, #0]	@ (8013948 <_localeconv_r+0x4>)
 8013946:	4770      	bx	lr
 8013948:	20000110 	.word	0x20000110

0801394c <_close_r>:
 801394c:	b538      	push	{r3, r4, r5, lr}
 801394e:	4d06      	ldr	r5, [pc, #24]	@ (8013968 <_close_r+0x1c>)
 8013950:	2300      	movs	r3, #0
 8013952:	4604      	mov	r4, r0
 8013954:	4608      	mov	r0, r1
 8013956:	602b      	str	r3, [r5, #0]
 8013958:	f7f0 fd9e 	bl	8004498 <_close>
 801395c:	1c43      	adds	r3, r0, #1
 801395e:	d102      	bne.n	8013966 <_close_r+0x1a>
 8013960:	682b      	ldr	r3, [r5, #0]
 8013962:	b103      	cbz	r3, 8013966 <_close_r+0x1a>
 8013964:	6023      	str	r3, [r4, #0]
 8013966:	bd38      	pop	{r3, r4, r5, pc}
 8013968:	2000b4dc 	.word	0x2000b4dc

0801396c <_reclaim_reent>:
 801396c:	4b2d      	ldr	r3, [pc, #180]	@ (8013a24 <_reclaim_reent+0xb8>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	4283      	cmp	r3, r0
 8013972:	b570      	push	{r4, r5, r6, lr}
 8013974:	4604      	mov	r4, r0
 8013976:	d053      	beq.n	8013a20 <_reclaim_reent+0xb4>
 8013978:	69c3      	ldr	r3, [r0, #28]
 801397a:	b31b      	cbz	r3, 80139c4 <_reclaim_reent+0x58>
 801397c:	68db      	ldr	r3, [r3, #12]
 801397e:	b163      	cbz	r3, 801399a <_reclaim_reent+0x2e>
 8013980:	2500      	movs	r5, #0
 8013982:	69e3      	ldr	r3, [r4, #28]
 8013984:	68db      	ldr	r3, [r3, #12]
 8013986:	5959      	ldr	r1, [r3, r5]
 8013988:	b9b1      	cbnz	r1, 80139b8 <_reclaim_reent+0x4c>
 801398a:	3504      	adds	r5, #4
 801398c:	2d80      	cmp	r5, #128	@ 0x80
 801398e:	d1f8      	bne.n	8013982 <_reclaim_reent+0x16>
 8013990:	69e3      	ldr	r3, [r4, #28]
 8013992:	4620      	mov	r0, r4
 8013994:	68d9      	ldr	r1, [r3, #12]
 8013996:	f000 ff3f 	bl	8014818 <_free_r>
 801399a:	69e3      	ldr	r3, [r4, #28]
 801399c:	6819      	ldr	r1, [r3, #0]
 801399e:	b111      	cbz	r1, 80139a6 <_reclaim_reent+0x3a>
 80139a0:	4620      	mov	r0, r4
 80139a2:	f000 ff39 	bl	8014818 <_free_r>
 80139a6:	69e3      	ldr	r3, [r4, #28]
 80139a8:	689d      	ldr	r5, [r3, #8]
 80139aa:	b15d      	cbz	r5, 80139c4 <_reclaim_reent+0x58>
 80139ac:	4629      	mov	r1, r5
 80139ae:	4620      	mov	r0, r4
 80139b0:	682d      	ldr	r5, [r5, #0]
 80139b2:	f000 ff31 	bl	8014818 <_free_r>
 80139b6:	e7f8      	b.n	80139aa <_reclaim_reent+0x3e>
 80139b8:	680e      	ldr	r6, [r1, #0]
 80139ba:	4620      	mov	r0, r4
 80139bc:	f000 ff2c 	bl	8014818 <_free_r>
 80139c0:	4631      	mov	r1, r6
 80139c2:	e7e1      	b.n	8013988 <_reclaim_reent+0x1c>
 80139c4:	6961      	ldr	r1, [r4, #20]
 80139c6:	b111      	cbz	r1, 80139ce <_reclaim_reent+0x62>
 80139c8:	4620      	mov	r0, r4
 80139ca:	f000 ff25 	bl	8014818 <_free_r>
 80139ce:	69e1      	ldr	r1, [r4, #28]
 80139d0:	b111      	cbz	r1, 80139d8 <_reclaim_reent+0x6c>
 80139d2:	4620      	mov	r0, r4
 80139d4:	f000 ff20 	bl	8014818 <_free_r>
 80139d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80139da:	b111      	cbz	r1, 80139e2 <_reclaim_reent+0x76>
 80139dc:	4620      	mov	r0, r4
 80139de:	f000 ff1b 	bl	8014818 <_free_r>
 80139e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80139e4:	b111      	cbz	r1, 80139ec <_reclaim_reent+0x80>
 80139e6:	4620      	mov	r0, r4
 80139e8:	f000 ff16 	bl	8014818 <_free_r>
 80139ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80139ee:	b111      	cbz	r1, 80139f6 <_reclaim_reent+0x8a>
 80139f0:	4620      	mov	r0, r4
 80139f2:	f000 ff11 	bl	8014818 <_free_r>
 80139f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80139f8:	b111      	cbz	r1, 8013a00 <_reclaim_reent+0x94>
 80139fa:	4620      	mov	r0, r4
 80139fc:	f000 ff0c 	bl	8014818 <_free_r>
 8013a00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013a02:	b111      	cbz	r1, 8013a0a <_reclaim_reent+0x9e>
 8013a04:	4620      	mov	r0, r4
 8013a06:	f000 ff07 	bl	8014818 <_free_r>
 8013a0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013a0c:	b111      	cbz	r1, 8013a14 <_reclaim_reent+0xa8>
 8013a0e:	4620      	mov	r0, r4
 8013a10:	f000 ff02 	bl	8014818 <_free_r>
 8013a14:	6a23      	ldr	r3, [r4, #32]
 8013a16:	b11b      	cbz	r3, 8013a20 <_reclaim_reent+0xb4>
 8013a18:	4620      	mov	r0, r4
 8013a1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013a1e:	4718      	bx	r3
 8013a20:	bd70      	pop	{r4, r5, r6, pc}
 8013a22:	bf00      	nop
 8013a24:	2000018c 	.word	0x2000018c

08013a28 <_lseek_r>:
 8013a28:	b538      	push	{r3, r4, r5, lr}
 8013a2a:	4d07      	ldr	r5, [pc, #28]	@ (8013a48 <_lseek_r+0x20>)
 8013a2c:	4604      	mov	r4, r0
 8013a2e:	4608      	mov	r0, r1
 8013a30:	4611      	mov	r1, r2
 8013a32:	2200      	movs	r2, #0
 8013a34:	602a      	str	r2, [r5, #0]
 8013a36:	461a      	mov	r2, r3
 8013a38:	f7f0 fd55 	bl	80044e6 <_lseek>
 8013a3c:	1c43      	adds	r3, r0, #1
 8013a3e:	d102      	bne.n	8013a46 <_lseek_r+0x1e>
 8013a40:	682b      	ldr	r3, [r5, #0]
 8013a42:	b103      	cbz	r3, 8013a46 <_lseek_r+0x1e>
 8013a44:	6023      	str	r3, [r4, #0]
 8013a46:	bd38      	pop	{r3, r4, r5, pc}
 8013a48:	2000b4dc 	.word	0x2000b4dc

08013a4c <_read_r>:
 8013a4c:	b538      	push	{r3, r4, r5, lr}
 8013a4e:	4d07      	ldr	r5, [pc, #28]	@ (8013a6c <_read_r+0x20>)
 8013a50:	4604      	mov	r4, r0
 8013a52:	4608      	mov	r0, r1
 8013a54:	4611      	mov	r1, r2
 8013a56:	2200      	movs	r2, #0
 8013a58:	602a      	str	r2, [r5, #0]
 8013a5a:	461a      	mov	r2, r3
 8013a5c:	f7f0 fce3 	bl	8004426 <_read>
 8013a60:	1c43      	adds	r3, r0, #1
 8013a62:	d102      	bne.n	8013a6a <_read_r+0x1e>
 8013a64:	682b      	ldr	r3, [r5, #0]
 8013a66:	b103      	cbz	r3, 8013a6a <_read_r+0x1e>
 8013a68:	6023      	str	r3, [r4, #0]
 8013a6a:	bd38      	pop	{r3, r4, r5, pc}
 8013a6c:	2000b4dc 	.word	0x2000b4dc

08013a70 <_write_r>:
 8013a70:	b538      	push	{r3, r4, r5, lr}
 8013a72:	4d07      	ldr	r5, [pc, #28]	@ (8013a90 <_write_r+0x20>)
 8013a74:	4604      	mov	r4, r0
 8013a76:	4608      	mov	r0, r1
 8013a78:	4611      	mov	r1, r2
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	602a      	str	r2, [r5, #0]
 8013a7e:	461a      	mov	r2, r3
 8013a80:	f7f0 fcee 	bl	8004460 <_write>
 8013a84:	1c43      	adds	r3, r0, #1
 8013a86:	d102      	bne.n	8013a8e <_write_r+0x1e>
 8013a88:	682b      	ldr	r3, [r5, #0]
 8013a8a:	b103      	cbz	r3, 8013a8e <_write_r+0x1e>
 8013a8c:	6023      	str	r3, [r4, #0]
 8013a8e:	bd38      	pop	{r3, r4, r5, pc}
 8013a90:	2000b4dc 	.word	0x2000b4dc

08013a94 <__errno>:
 8013a94:	4b01      	ldr	r3, [pc, #4]	@ (8013a9c <__errno+0x8>)
 8013a96:	6818      	ldr	r0, [r3, #0]
 8013a98:	4770      	bx	lr
 8013a9a:	bf00      	nop
 8013a9c:	2000018c 	.word	0x2000018c

08013aa0 <__libc_init_array>:
 8013aa0:	b570      	push	{r4, r5, r6, lr}
 8013aa2:	4d0d      	ldr	r5, [pc, #52]	@ (8013ad8 <__libc_init_array+0x38>)
 8013aa4:	4c0d      	ldr	r4, [pc, #52]	@ (8013adc <__libc_init_array+0x3c>)
 8013aa6:	1b64      	subs	r4, r4, r5
 8013aa8:	10a4      	asrs	r4, r4, #2
 8013aaa:	2600      	movs	r6, #0
 8013aac:	42a6      	cmp	r6, r4
 8013aae:	d109      	bne.n	8013ac4 <__libc_init_array+0x24>
 8013ab0:	4d0b      	ldr	r5, [pc, #44]	@ (8013ae0 <__libc_init_array+0x40>)
 8013ab2:	4c0c      	ldr	r4, [pc, #48]	@ (8013ae4 <__libc_init_array+0x44>)
 8013ab4:	f002 fc4e 	bl	8016354 <_init>
 8013ab8:	1b64      	subs	r4, r4, r5
 8013aba:	10a4      	asrs	r4, r4, #2
 8013abc:	2600      	movs	r6, #0
 8013abe:	42a6      	cmp	r6, r4
 8013ac0:	d105      	bne.n	8013ace <__libc_init_array+0x2e>
 8013ac2:	bd70      	pop	{r4, r5, r6, pc}
 8013ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8013ac8:	4798      	blx	r3
 8013aca:	3601      	adds	r6, #1
 8013acc:	e7ee      	b.n	8013aac <__libc_init_array+0xc>
 8013ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8013ad2:	4798      	blx	r3
 8013ad4:	3601      	adds	r6, #1
 8013ad6:	e7f2      	b.n	8013abe <__libc_init_array+0x1e>
 8013ad8:	08016bf0 	.word	0x08016bf0
 8013adc:	08016bf0 	.word	0x08016bf0
 8013ae0:	08016bf0 	.word	0x08016bf0
 8013ae4:	08016bf4 	.word	0x08016bf4

08013ae8 <__retarget_lock_init_recursive>:
 8013ae8:	4770      	bx	lr

08013aea <__retarget_lock_acquire_recursive>:
 8013aea:	4770      	bx	lr

08013aec <__retarget_lock_release_recursive>:
 8013aec:	4770      	bx	lr

08013aee <memcpy>:
 8013aee:	440a      	add	r2, r1
 8013af0:	4291      	cmp	r1, r2
 8013af2:	f100 33ff 	add.w	r3, r0, #4294967295
 8013af6:	d100      	bne.n	8013afa <memcpy+0xc>
 8013af8:	4770      	bx	lr
 8013afa:	b510      	push	{r4, lr}
 8013afc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013b04:	4291      	cmp	r1, r2
 8013b06:	d1f9      	bne.n	8013afc <memcpy+0xe>
 8013b08:	bd10      	pop	{r4, pc}
 8013b0a:	0000      	movs	r0, r0
 8013b0c:	0000      	movs	r0, r0
	...

08013b10 <nan>:
 8013b10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013b18 <nan+0x8>
 8013b14:	4770      	bx	lr
 8013b16:	bf00      	nop
 8013b18:	00000000 	.word	0x00000000
 8013b1c:	7ff80000 	.word	0x7ff80000

08013b20 <nanf>:
 8013b20:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013b28 <nanf+0x8>
 8013b24:	4770      	bx	lr
 8013b26:	bf00      	nop
 8013b28:	7fc00000 	.word	0x7fc00000

08013b2c <__assert_func>:
 8013b2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013b2e:	4614      	mov	r4, r2
 8013b30:	461a      	mov	r2, r3
 8013b32:	4b09      	ldr	r3, [pc, #36]	@ (8013b58 <__assert_func+0x2c>)
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	4605      	mov	r5, r0
 8013b38:	68d8      	ldr	r0, [r3, #12]
 8013b3a:	b14c      	cbz	r4, 8013b50 <__assert_func+0x24>
 8013b3c:	4b07      	ldr	r3, [pc, #28]	@ (8013b5c <__assert_func+0x30>)
 8013b3e:	9100      	str	r1, [sp, #0]
 8013b40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013b44:	4906      	ldr	r1, [pc, #24]	@ (8013b60 <__assert_func+0x34>)
 8013b46:	462b      	mov	r3, r5
 8013b48:	f002 faae 	bl	80160a8 <fiprintf>
 8013b4c:	f002 fb6c 	bl	8016228 <abort>
 8013b50:	4b04      	ldr	r3, [pc, #16]	@ (8013b64 <__assert_func+0x38>)
 8013b52:	461c      	mov	r4, r3
 8013b54:	e7f3      	b.n	8013b3e <__assert_func+0x12>
 8013b56:	bf00      	nop
 8013b58:	2000018c 	.word	0x2000018c
 8013b5c:	08016817 	.word	0x08016817
 8013b60:	08016824 	.word	0x08016824
 8013b64:	08016852 	.word	0x08016852

08013b68 <quorem>:
 8013b68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b6c:	6903      	ldr	r3, [r0, #16]
 8013b6e:	690c      	ldr	r4, [r1, #16]
 8013b70:	42a3      	cmp	r3, r4
 8013b72:	4607      	mov	r7, r0
 8013b74:	db7e      	blt.n	8013c74 <quorem+0x10c>
 8013b76:	3c01      	subs	r4, #1
 8013b78:	f101 0814 	add.w	r8, r1, #20
 8013b7c:	00a3      	lsls	r3, r4, #2
 8013b7e:	f100 0514 	add.w	r5, r0, #20
 8013b82:	9300      	str	r3, [sp, #0]
 8013b84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b88:	9301      	str	r3, [sp, #4]
 8013b8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013b8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b92:	3301      	adds	r3, #1
 8013b94:	429a      	cmp	r2, r3
 8013b96:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013b9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8013b9e:	d32e      	bcc.n	8013bfe <quorem+0x96>
 8013ba0:	f04f 0a00 	mov.w	sl, #0
 8013ba4:	46c4      	mov	ip, r8
 8013ba6:	46ae      	mov	lr, r5
 8013ba8:	46d3      	mov	fp, sl
 8013baa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013bae:	b298      	uxth	r0, r3
 8013bb0:	fb06 a000 	mla	r0, r6, r0, sl
 8013bb4:	0c02      	lsrs	r2, r0, #16
 8013bb6:	0c1b      	lsrs	r3, r3, #16
 8013bb8:	fb06 2303 	mla	r3, r6, r3, r2
 8013bbc:	f8de 2000 	ldr.w	r2, [lr]
 8013bc0:	b280      	uxth	r0, r0
 8013bc2:	b292      	uxth	r2, r2
 8013bc4:	1a12      	subs	r2, r2, r0
 8013bc6:	445a      	add	r2, fp
 8013bc8:	f8de 0000 	ldr.w	r0, [lr]
 8013bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013bd0:	b29b      	uxth	r3, r3
 8013bd2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013bd6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013bda:	b292      	uxth	r2, r2
 8013bdc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013be0:	45e1      	cmp	r9, ip
 8013be2:	f84e 2b04 	str.w	r2, [lr], #4
 8013be6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013bea:	d2de      	bcs.n	8013baa <quorem+0x42>
 8013bec:	9b00      	ldr	r3, [sp, #0]
 8013bee:	58eb      	ldr	r3, [r5, r3]
 8013bf0:	b92b      	cbnz	r3, 8013bfe <quorem+0x96>
 8013bf2:	9b01      	ldr	r3, [sp, #4]
 8013bf4:	3b04      	subs	r3, #4
 8013bf6:	429d      	cmp	r5, r3
 8013bf8:	461a      	mov	r2, r3
 8013bfa:	d32f      	bcc.n	8013c5c <quorem+0xf4>
 8013bfc:	613c      	str	r4, [r7, #16]
 8013bfe:	4638      	mov	r0, r7
 8013c00:	f001 fd12 	bl	8015628 <__mcmp>
 8013c04:	2800      	cmp	r0, #0
 8013c06:	db25      	blt.n	8013c54 <quorem+0xec>
 8013c08:	4629      	mov	r1, r5
 8013c0a:	2000      	movs	r0, #0
 8013c0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8013c10:	f8d1 c000 	ldr.w	ip, [r1]
 8013c14:	fa1f fe82 	uxth.w	lr, r2
 8013c18:	fa1f f38c 	uxth.w	r3, ip
 8013c1c:	eba3 030e 	sub.w	r3, r3, lr
 8013c20:	4403      	add	r3, r0
 8013c22:	0c12      	lsrs	r2, r2, #16
 8013c24:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013c28:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013c2c:	b29b      	uxth	r3, r3
 8013c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c32:	45c1      	cmp	r9, r8
 8013c34:	f841 3b04 	str.w	r3, [r1], #4
 8013c38:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013c3c:	d2e6      	bcs.n	8013c0c <quorem+0xa4>
 8013c3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013c42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013c46:	b922      	cbnz	r2, 8013c52 <quorem+0xea>
 8013c48:	3b04      	subs	r3, #4
 8013c4a:	429d      	cmp	r5, r3
 8013c4c:	461a      	mov	r2, r3
 8013c4e:	d30b      	bcc.n	8013c68 <quorem+0x100>
 8013c50:	613c      	str	r4, [r7, #16]
 8013c52:	3601      	adds	r6, #1
 8013c54:	4630      	mov	r0, r6
 8013c56:	b003      	add	sp, #12
 8013c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c5c:	6812      	ldr	r2, [r2, #0]
 8013c5e:	3b04      	subs	r3, #4
 8013c60:	2a00      	cmp	r2, #0
 8013c62:	d1cb      	bne.n	8013bfc <quorem+0x94>
 8013c64:	3c01      	subs	r4, #1
 8013c66:	e7c6      	b.n	8013bf6 <quorem+0x8e>
 8013c68:	6812      	ldr	r2, [r2, #0]
 8013c6a:	3b04      	subs	r3, #4
 8013c6c:	2a00      	cmp	r2, #0
 8013c6e:	d1ef      	bne.n	8013c50 <quorem+0xe8>
 8013c70:	3c01      	subs	r4, #1
 8013c72:	e7ea      	b.n	8013c4a <quorem+0xe2>
 8013c74:	2000      	movs	r0, #0
 8013c76:	e7ee      	b.n	8013c56 <quorem+0xee>

08013c78 <_dtoa_r>:
 8013c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c7c:	69c7      	ldr	r7, [r0, #28]
 8013c7e:	b097      	sub	sp, #92	@ 0x5c
 8013c80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013c84:	ec55 4b10 	vmov	r4, r5, d0
 8013c88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013c8a:	9107      	str	r1, [sp, #28]
 8013c8c:	4681      	mov	r9, r0
 8013c8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013c90:	9311      	str	r3, [sp, #68]	@ 0x44
 8013c92:	b97f      	cbnz	r7, 8013cb4 <_dtoa_r+0x3c>
 8013c94:	2010      	movs	r0, #16
 8013c96:	f001 f943 	bl	8014f20 <malloc>
 8013c9a:	4602      	mov	r2, r0
 8013c9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013ca0:	b920      	cbnz	r0, 8013cac <_dtoa_r+0x34>
 8013ca2:	4ba9      	ldr	r3, [pc, #676]	@ (8013f48 <_dtoa_r+0x2d0>)
 8013ca4:	21ef      	movs	r1, #239	@ 0xef
 8013ca6:	48a9      	ldr	r0, [pc, #676]	@ (8013f4c <_dtoa_r+0x2d4>)
 8013ca8:	f7ff ff40 	bl	8013b2c <__assert_func>
 8013cac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013cb0:	6007      	str	r7, [r0, #0]
 8013cb2:	60c7      	str	r7, [r0, #12]
 8013cb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013cb8:	6819      	ldr	r1, [r3, #0]
 8013cba:	b159      	cbz	r1, 8013cd4 <_dtoa_r+0x5c>
 8013cbc:	685a      	ldr	r2, [r3, #4]
 8013cbe:	604a      	str	r2, [r1, #4]
 8013cc0:	2301      	movs	r3, #1
 8013cc2:	4093      	lsls	r3, r2
 8013cc4:	608b      	str	r3, [r1, #8]
 8013cc6:	4648      	mov	r0, r9
 8013cc8:	f001 fa32 	bl	8015130 <_Bfree>
 8013ccc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	601a      	str	r2, [r3, #0]
 8013cd4:	1e2b      	subs	r3, r5, #0
 8013cd6:	bfb9      	ittee	lt
 8013cd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013cdc:	9305      	strlt	r3, [sp, #20]
 8013cde:	2300      	movge	r3, #0
 8013ce0:	6033      	strge	r3, [r6, #0]
 8013ce2:	9f05      	ldr	r7, [sp, #20]
 8013ce4:	4b9a      	ldr	r3, [pc, #616]	@ (8013f50 <_dtoa_r+0x2d8>)
 8013ce6:	bfbc      	itt	lt
 8013ce8:	2201      	movlt	r2, #1
 8013cea:	6032      	strlt	r2, [r6, #0]
 8013cec:	43bb      	bics	r3, r7
 8013cee:	d112      	bne.n	8013d16 <_dtoa_r+0x9e>
 8013cf0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013cf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013cf6:	6013      	str	r3, [r2, #0]
 8013cf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013cfc:	4323      	orrs	r3, r4
 8013cfe:	f000 855a 	beq.w	80147b6 <_dtoa_r+0xb3e>
 8013d02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013d04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8013f64 <_dtoa_r+0x2ec>
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	f000 855c 	beq.w	80147c6 <_dtoa_r+0xb4e>
 8013d0e:	f10a 0303 	add.w	r3, sl, #3
 8013d12:	f000 bd56 	b.w	80147c2 <_dtoa_r+0xb4a>
 8013d16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013d1a:	2200      	movs	r2, #0
 8013d1c:	ec51 0b17 	vmov	r0, r1, d7
 8013d20:	2300      	movs	r3, #0
 8013d22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013d26:	f7ec feef 	bl	8000b08 <__aeabi_dcmpeq>
 8013d2a:	4680      	mov	r8, r0
 8013d2c:	b158      	cbz	r0, 8013d46 <_dtoa_r+0xce>
 8013d2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013d30:	2301      	movs	r3, #1
 8013d32:	6013      	str	r3, [r2, #0]
 8013d34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013d36:	b113      	cbz	r3, 8013d3e <_dtoa_r+0xc6>
 8013d38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013d3a:	4b86      	ldr	r3, [pc, #536]	@ (8013f54 <_dtoa_r+0x2dc>)
 8013d3c:	6013      	str	r3, [r2, #0]
 8013d3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013f68 <_dtoa_r+0x2f0>
 8013d42:	f000 bd40 	b.w	80147c6 <_dtoa_r+0xb4e>
 8013d46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8013d4a:	aa14      	add	r2, sp, #80	@ 0x50
 8013d4c:	a915      	add	r1, sp, #84	@ 0x54
 8013d4e:	4648      	mov	r0, r9
 8013d50:	f001 fd8a 	bl	8015868 <__d2b>
 8013d54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013d58:	9002      	str	r0, [sp, #8]
 8013d5a:	2e00      	cmp	r6, #0
 8013d5c:	d078      	beq.n	8013e50 <_dtoa_r+0x1d8>
 8013d5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013d60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013d64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013d68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013d6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013d70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013d74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013d78:	4619      	mov	r1, r3
 8013d7a:	2200      	movs	r2, #0
 8013d7c:	4b76      	ldr	r3, [pc, #472]	@ (8013f58 <_dtoa_r+0x2e0>)
 8013d7e:	f7ec faa3 	bl	80002c8 <__aeabi_dsub>
 8013d82:	a36b      	add	r3, pc, #428	@ (adr r3, 8013f30 <_dtoa_r+0x2b8>)
 8013d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d88:	f7ec fc56 	bl	8000638 <__aeabi_dmul>
 8013d8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8013f38 <_dtoa_r+0x2c0>)
 8013d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d92:	f7ec fa9b 	bl	80002cc <__adddf3>
 8013d96:	4604      	mov	r4, r0
 8013d98:	4630      	mov	r0, r6
 8013d9a:	460d      	mov	r5, r1
 8013d9c:	f7ec fbe2 	bl	8000564 <__aeabi_i2d>
 8013da0:	a367      	add	r3, pc, #412	@ (adr r3, 8013f40 <_dtoa_r+0x2c8>)
 8013da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013da6:	f7ec fc47 	bl	8000638 <__aeabi_dmul>
 8013daa:	4602      	mov	r2, r0
 8013dac:	460b      	mov	r3, r1
 8013dae:	4620      	mov	r0, r4
 8013db0:	4629      	mov	r1, r5
 8013db2:	f7ec fa8b 	bl	80002cc <__adddf3>
 8013db6:	4604      	mov	r4, r0
 8013db8:	460d      	mov	r5, r1
 8013dba:	f7ec feed 	bl	8000b98 <__aeabi_d2iz>
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	4607      	mov	r7, r0
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	4620      	mov	r0, r4
 8013dc6:	4629      	mov	r1, r5
 8013dc8:	f7ec fea8 	bl	8000b1c <__aeabi_dcmplt>
 8013dcc:	b140      	cbz	r0, 8013de0 <_dtoa_r+0x168>
 8013dce:	4638      	mov	r0, r7
 8013dd0:	f7ec fbc8 	bl	8000564 <__aeabi_i2d>
 8013dd4:	4622      	mov	r2, r4
 8013dd6:	462b      	mov	r3, r5
 8013dd8:	f7ec fe96 	bl	8000b08 <__aeabi_dcmpeq>
 8013ddc:	b900      	cbnz	r0, 8013de0 <_dtoa_r+0x168>
 8013dde:	3f01      	subs	r7, #1
 8013de0:	2f16      	cmp	r7, #22
 8013de2:	d852      	bhi.n	8013e8a <_dtoa_r+0x212>
 8013de4:	4b5d      	ldr	r3, [pc, #372]	@ (8013f5c <_dtoa_r+0x2e4>)
 8013de6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013df2:	f7ec fe93 	bl	8000b1c <__aeabi_dcmplt>
 8013df6:	2800      	cmp	r0, #0
 8013df8:	d049      	beq.n	8013e8e <_dtoa_r+0x216>
 8013dfa:	3f01      	subs	r7, #1
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8013e00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013e02:	1b9b      	subs	r3, r3, r6
 8013e04:	1e5a      	subs	r2, r3, #1
 8013e06:	bf45      	ittet	mi
 8013e08:	f1c3 0301 	rsbmi	r3, r3, #1
 8013e0c:	9300      	strmi	r3, [sp, #0]
 8013e0e:	2300      	movpl	r3, #0
 8013e10:	2300      	movmi	r3, #0
 8013e12:	9206      	str	r2, [sp, #24]
 8013e14:	bf54      	ite	pl
 8013e16:	9300      	strpl	r3, [sp, #0]
 8013e18:	9306      	strmi	r3, [sp, #24]
 8013e1a:	2f00      	cmp	r7, #0
 8013e1c:	db39      	blt.n	8013e92 <_dtoa_r+0x21a>
 8013e1e:	9b06      	ldr	r3, [sp, #24]
 8013e20:	970d      	str	r7, [sp, #52]	@ 0x34
 8013e22:	443b      	add	r3, r7
 8013e24:	9306      	str	r3, [sp, #24]
 8013e26:	2300      	movs	r3, #0
 8013e28:	9308      	str	r3, [sp, #32]
 8013e2a:	9b07      	ldr	r3, [sp, #28]
 8013e2c:	2b09      	cmp	r3, #9
 8013e2e:	d863      	bhi.n	8013ef8 <_dtoa_r+0x280>
 8013e30:	2b05      	cmp	r3, #5
 8013e32:	bfc4      	itt	gt
 8013e34:	3b04      	subgt	r3, #4
 8013e36:	9307      	strgt	r3, [sp, #28]
 8013e38:	9b07      	ldr	r3, [sp, #28]
 8013e3a:	f1a3 0302 	sub.w	r3, r3, #2
 8013e3e:	bfcc      	ite	gt
 8013e40:	2400      	movgt	r4, #0
 8013e42:	2401      	movle	r4, #1
 8013e44:	2b03      	cmp	r3, #3
 8013e46:	d863      	bhi.n	8013f10 <_dtoa_r+0x298>
 8013e48:	e8df f003 	tbb	[pc, r3]
 8013e4c:	2b375452 	.word	0x2b375452
 8013e50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8013e54:	441e      	add	r6, r3
 8013e56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013e5a:	2b20      	cmp	r3, #32
 8013e5c:	bfc1      	itttt	gt
 8013e5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013e62:	409f      	lslgt	r7, r3
 8013e64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013e68:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013e6c:	bfd6      	itet	le
 8013e6e:	f1c3 0320 	rsble	r3, r3, #32
 8013e72:	ea47 0003 	orrgt.w	r0, r7, r3
 8013e76:	fa04 f003 	lslle.w	r0, r4, r3
 8013e7a:	f7ec fb63 	bl	8000544 <__aeabi_ui2d>
 8013e7e:	2201      	movs	r2, #1
 8013e80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013e84:	3e01      	subs	r6, #1
 8013e86:	9212      	str	r2, [sp, #72]	@ 0x48
 8013e88:	e776      	b.n	8013d78 <_dtoa_r+0x100>
 8013e8a:	2301      	movs	r3, #1
 8013e8c:	e7b7      	b.n	8013dfe <_dtoa_r+0x186>
 8013e8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013e90:	e7b6      	b.n	8013e00 <_dtoa_r+0x188>
 8013e92:	9b00      	ldr	r3, [sp, #0]
 8013e94:	1bdb      	subs	r3, r3, r7
 8013e96:	9300      	str	r3, [sp, #0]
 8013e98:	427b      	negs	r3, r7
 8013e9a:	9308      	str	r3, [sp, #32]
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013ea0:	e7c3      	b.n	8013e2a <_dtoa_r+0x1b2>
 8013ea2:	2301      	movs	r3, #1
 8013ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ea6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ea8:	eb07 0b03 	add.w	fp, r7, r3
 8013eac:	f10b 0301 	add.w	r3, fp, #1
 8013eb0:	2b01      	cmp	r3, #1
 8013eb2:	9303      	str	r3, [sp, #12]
 8013eb4:	bfb8      	it	lt
 8013eb6:	2301      	movlt	r3, #1
 8013eb8:	e006      	b.n	8013ec8 <_dtoa_r+0x250>
 8013eba:	2301      	movs	r3, #1
 8013ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ebe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	dd28      	ble.n	8013f16 <_dtoa_r+0x29e>
 8013ec4:	469b      	mov	fp, r3
 8013ec6:	9303      	str	r3, [sp, #12]
 8013ec8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8013ecc:	2100      	movs	r1, #0
 8013ece:	2204      	movs	r2, #4
 8013ed0:	f102 0514 	add.w	r5, r2, #20
 8013ed4:	429d      	cmp	r5, r3
 8013ed6:	d926      	bls.n	8013f26 <_dtoa_r+0x2ae>
 8013ed8:	6041      	str	r1, [r0, #4]
 8013eda:	4648      	mov	r0, r9
 8013edc:	f001 f8e8 	bl	80150b0 <_Balloc>
 8013ee0:	4682      	mov	sl, r0
 8013ee2:	2800      	cmp	r0, #0
 8013ee4:	d142      	bne.n	8013f6c <_dtoa_r+0x2f4>
 8013ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8013f60 <_dtoa_r+0x2e8>)
 8013ee8:	4602      	mov	r2, r0
 8013eea:	f240 11af 	movw	r1, #431	@ 0x1af
 8013eee:	e6da      	b.n	8013ca6 <_dtoa_r+0x2e>
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	e7e3      	b.n	8013ebc <_dtoa_r+0x244>
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	e7d5      	b.n	8013ea4 <_dtoa_r+0x22c>
 8013ef8:	2401      	movs	r4, #1
 8013efa:	2300      	movs	r3, #0
 8013efc:	9307      	str	r3, [sp, #28]
 8013efe:	9409      	str	r4, [sp, #36]	@ 0x24
 8013f00:	f04f 3bff 	mov.w	fp, #4294967295
 8013f04:	2200      	movs	r2, #0
 8013f06:	f8cd b00c 	str.w	fp, [sp, #12]
 8013f0a:	2312      	movs	r3, #18
 8013f0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8013f0e:	e7db      	b.n	8013ec8 <_dtoa_r+0x250>
 8013f10:	2301      	movs	r3, #1
 8013f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f14:	e7f4      	b.n	8013f00 <_dtoa_r+0x288>
 8013f16:	f04f 0b01 	mov.w	fp, #1
 8013f1a:	f8cd b00c 	str.w	fp, [sp, #12]
 8013f1e:	465b      	mov	r3, fp
 8013f20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013f24:	e7d0      	b.n	8013ec8 <_dtoa_r+0x250>
 8013f26:	3101      	adds	r1, #1
 8013f28:	0052      	lsls	r2, r2, #1
 8013f2a:	e7d1      	b.n	8013ed0 <_dtoa_r+0x258>
 8013f2c:	f3af 8000 	nop.w
 8013f30:	636f4361 	.word	0x636f4361
 8013f34:	3fd287a7 	.word	0x3fd287a7
 8013f38:	8b60c8b3 	.word	0x8b60c8b3
 8013f3c:	3fc68a28 	.word	0x3fc68a28
 8013f40:	509f79fb 	.word	0x509f79fb
 8013f44:	3fd34413 	.word	0x3fd34413
 8013f48:	0801679e 	.word	0x0801679e
 8013f4c:	08016860 	.word	0x08016860
 8013f50:	7ff00000 	.word	0x7ff00000
 8013f54:	0801677b 	.word	0x0801677b
 8013f58:	3ff80000 	.word	0x3ff80000
 8013f5c:	08016b20 	.word	0x08016b20
 8013f60:	080168b8 	.word	0x080168b8
 8013f64:	0801685c 	.word	0x0801685c
 8013f68:	0801677a 	.word	0x0801677a
 8013f6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013f70:	6018      	str	r0, [r3, #0]
 8013f72:	9b03      	ldr	r3, [sp, #12]
 8013f74:	2b0e      	cmp	r3, #14
 8013f76:	f200 80a1 	bhi.w	80140bc <_dtoa_r+0x444>
 8013f7a:	2c00      	cmp	r4, #0
 8013f7c:	f000 809e 	beq.w	80140bc <_dtoa_r+0x444>
 8013f80:	2f00      	cmp	r7, #0
 8013f82:	dd33      	ble.n	8013fec <_dtoa_r+0x374>
 8013f84:	4b9c      	ldr	r3, [pc, #624]	@ (80141f8 <_dtoa_r+0x580>)
 8013f86:	f007 020f 	and.w	r2, r7, #15
 8013f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013f8e:	ed93 7b00 	vldr	d7, [r3]
 8013f92:	05f8      	lsls	r0, r7, #23
 8013f94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013f98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013f9c:	d516      	bpl.n	8013fcc <_dtoa_r+0x354>
 8013f9e:	4b97      	ldr	r3, [pc, #604]	@ (80141fc <_dtoa_r+0x584>)
 8013fa0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013fa8:	f7ec fc70 	bl	800088c <__aeabi_ddiv>
 8013fac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013fb0:	f004 040f 	and.w	r4, r4, #15
 8013fb4:	2603      	movs	r6, #3
 8013fb6:	4d91      	ldr	r5, [pc, #580]	@ (80141fc <_dtoa_r+0x584>)
 8013fb8:	b954      	cbnz	r4, 8013fd0 <_dtoa_r+0x358>
 8013fba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013fbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013fc2:	f7ec fc63 	bl	800088c <__aeabi_ddiv>
 8013fc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013fca:	e028      	b.n	801401e <_dtoa_r+0x3a6>
 8013fcc:	2602      	movs	r6, #2
 8013fce:	e7f2      	b.n	8013fb6 <_dtoa_r+0x33e>
 8013fd0:	07e1      	lsls	r1, r4, #31
 8013fd2:	d508      	bpl.n	8013fe6 <_dtoa_r+0x36e>
 8013fd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013fd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013fdc:	f7ec fb2c 	bl	8000638 <__aeabi_dmul>
 8013fe0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013fe4:	3601      	adds	r6, #1
 8013fe6:	1064      	asrs	r4, r4, #1
 8013fe8:	3508      	adds	r5, #8
 8013fea:	e7e5      	b.n	8013fb8 <_dtoa_r+0x340>
 8013fec:	f000 80af 	beq.w	801414e <_dtoa_r+0x4d6>
 8013ff0:	427c      	negs	r4, r7
 8013ff2:	4b81      	ldr	r3, [pc, #516]	@ (80141f8 <_dtoa_r+0x580>)
 8013ff4:	4d81      	ldr	r5, [pc, #516]	@ (80141fc <_dtoa_r+0x584>)
 8013ff6:	f004 020f 	and.w	r2, r4, #15
 8013ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014002:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014006:	f7ec fb17 	bl	8000638 <__aeabi_dmul>
 801400a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801400e:	1124      	asrs	r4, r4, #4
 8014010:	2300      	movs	r3, #0
 8014012:	2602      	movs	r6, #2
 8014014:	2c00      	cmp	r4, #0
 8014016:	f040 808f 	bne.w	8014138 <_dtoa_r+0x4c0>
 801401a:	2b00      	cmp	r3, #0
 801401c:	d1d3      	bne.n	8013fc6 <_dtoa_r+0x34e>
 801401e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014020:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014024:	2b00      	cmp	r3, #0
 8014026:	f000 8094 	beq.w	8014152 <_dtoa_r+0x4da>
 801402a:	4b75      	ldr	r3, [pc, #468]	@ (8014200 <_dtoa_r+0x588>)
 801402c:	2200      	movs	r2, #0
 801402e:	4620      	mov	r0, r4
 8014030:	4629      	mov	r1, r5
 8014032:	f7ec fd73 	bl	8000b1c <__aeabi_dcmplt>
 8014036:	2800      	cmp	r0, #0
 8014038:	f000 808b 	beq.w	8014152 <_dtoa_r+0x4da>
 801403c:	9b03      	ldr	r3, [sp, #12]
 801403e:	2b00      	cmp	r3, #0
 8014040:	f000 8087 	beq.w	8014152 <_dtoa_r+0x4da>
 8014044:	f1bb 0f00 	cmp.w	fp, #0
 8014048:	dd34      	ble.n	80140b4 <_dtoa_r+0x43c>
 801404a:	4620      	mov	r0, r4
 801404c:	4b6d      	ldr	r3, [pc, #436]	@ (8014204 <_dtoa_r+0x58c>)
 801404e:	2200      	movs	r2, #0
 8014050:	4629      	mov	r1, r5
 8014052:	f7ec faf1 	bl	8000638 <__aeabi_dmul>
 8014056:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801405a:	f107 38ff 	add.w	r8, r7, #4294967295
 801405e:	3601      	adds	r6, #1
 8014060:	465c      	mov	r4, fp
 8014062:	4630      	mov	r0, r6
 8014064:	f7ec fa7e 	bl	8000564 <__aeabi_i2d>
 8014068:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801406c:	f7ec fae4 	bl	8000638 <__aeabi_dmul>
 8014070:	4b65      	ldr	r3, [pc, #404]	@ (8014208 <_dtoa_r+0x590>)
 8014072:	2200      	movs	r2, #0
 8014074:	f7ec f92a 	bl	80002cc <__adddf3>
 8014078:	4605      	mov	r5, r0
 801407a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801407e:	2c00      	cmp	r4, #0
 8014080:	d16a      	bne.n	8014158 <_dtoa_r+0x4e0>
 8014082:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014086:	4b61      	ldr	r3, [pc, #388]	@ (801420c <_dtoa_r+0x594>)
 8014088:	2200      	movs	r2, #0
 801408a:	f7ec f91d 	bl	80002c8 <__aeabi_dsub>
 801408e:	4602      	mov	r2, r0
 8014090:	460b      	mov	r3, r1
 8014092:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014096:	462a      	mov	r2, r5
 8014098:	4633      	mov	r3, r6
 801409a:	f7ec fd5d 	bl	8000b58 <__aeabi_dcmpgt>
 801409e:	2800      	cmp	r0, #0
 80140a0:	f040 8298 	bne.w	80145d4 <_dtoa_r+0x95c>
 80140a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80140a8:	462a      	mov	r2, r5
 80140aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80140ae:	f7ec fd35 	bl	8000b1c <__aeabi_dcmplt>
 80140b2:	bb38      	cbnz	r0, 8014104 <_dtoa_r+0x48c>
 80140b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80140b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80140bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80140be:	2b00      	cmp	r3, #0
 80140c0:	f2c0 8157 	blt.w	8014372 <_dtoa_r+0x6fa>
 80140c4:	2f0e      	cmp	r7, #14
 80140c6:	f300 8154 	bgt.w	8014372 <_dtoa_r+0x6fa>
 80140ca:	4b4b      	ldr	r3, [pc, #300]	@ (80141f8 <_dtoa_r+0x580>)
 80140cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80140d0:	ed93 7b00 	vldr	d7, [r3]
 80140d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	ed8d 7b00 	vstr	d7, [sp]
 80140dc:	f280 80e5 	bge.w	80142aa <_dtoa_r+0x632>
 80140e0:	9b03      	ldr	r3, [sp, #12]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	f300 80e1 	bgt.w	80142aa <_dtoa_r+0x632>
 80140e8:	d10c      	bne.n	8014104 <_dtoa_r+0x48c>
 80140ea:	4b48      	ldr	r3, [pc, #288]	@ (801420c <_dtoa_r+0x594>)
 80140ec:	2200      	movs	r2, #0
 80140ee:	ec51 0b17 	vmov	r0, r1, d7
 80140f2:	f7ec faa1 	bl	8000638 <__aeabi_dmul>
 80140f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140fa:	f7ec fd23 	bl	8000b44 <__aeabi_dcmpge>
 80140fe:	2800      	cmp	r0, #0
 8014100:	f000 8266 	beq.w	80145d0 <_dtoa_r+0x958>
 8014104:	2400      	movs	r4, #0
 8014106:	4625      	mov	r5, r4
 8014108:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801410a:	4656      	mov	r6, sl
 801410c:	ea6f 0803 	mvn.w	r8, r3
 8014110:	2700      	movs	r7, #0
 8014112:	4621      	mov	r1, r4
 8014114:	4648      	mov	r0, r9
 8014116:	f001 f80b 	bl	8015130 <_Bfree>
 801411a:	2d00      	cmp	r5, #0
 801411c:	f000 80bd 	beq.w	801429a <_dtoa_r+0x622>
 8014120:	b12f      	cbz	r7, 801412e <_dtoa_r+0x4b6>
 8014122:	42af      	cmp	r7, r5
 8014124:	d003      	beq.n	801412e <_dtoa_r+0x4b6>
 8014126:	4639      	mov	r1, r7
 8014128:	4648      	mov	r0, r9
 801412a:	f001 f801 	bl	8015130 <_Bfree>
 801412e:	4629      	mov	r1, r5
 8014130:	4648      	mov	r0, r9
 8014132:	f000 fffd 	bl	8015130 <_Bfree>
 8014136:	e0b0      	b.n	801429a <_dtoa_r+0x622>
 8014138:	07e2      	lsls	r2, r4, #31
 801413a:	d505      	bpl.n	8014148 <_dtoa_r+0x4d0>
 801413c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014140:	f7ec fa7a 	bl	8000638 <__aeabi_dmul>
 8014144:	3601      	adds	r6, #1
 8014146:	2301      	movs	r3, #1
 8014148:	1064      	asrs	r4, r4, #1
 801414a:	3508      	adds	r5, #8
 801414c:	e762      	b.n	8014014 <_dtoa_r+0x39c>
 801414e:	2602      	movs	r6, #2
 8014150:	e765      	b.n	801401e <_dtoa_r+0x3a6>
 8014152:	9c03      	ldr	r4, [sp, #12]
 8014154:	46b8      	mov	r8, r7
 8014156:	e784      	b.n	8014062 <_dtoa_r+0x3ea>
 8014158:	4b27      	ldr	r3, [pc, #156]	@ (80141f8 <_dtoa_r+0x580>)
 801415a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801415c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014160:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014164:	4454      	add	r4, sl
 8014166:	2900      	cmp	r1, #0
 8014168:	d054      	beq.n	8014214 <_dtoa_r+0x59c>
 801416a:	4929      	ldr	r1, [pc, #164]	@ (8014210 <_dtoa_r+0x598>)
 801416c:	2000      	movs	r0, #0
 801416e:	f7ec fb8d 	bl	800088c <__aeabi_ddiv>
 8014172:	4633      	mov	r3, r6
 8014174:	462a      	mov	r2, r5
 8014176:	f7ec f8a7 	bl	80002c8 <__aeabi_dsub>
 801417a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801417e:	4656      	mov	r6, sl
 8014180:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014184:	f7ec fd08 	bl	8000b98 <__aeabi_d2iz>
 8014188:	4605      	mov	r5, r0
 801418a:	f7ec f9eb 	bl	8000564 <__aeabi_i2d>
 801418e:	4602      	mov	r2, r0
 8014190:	460b      	mov	r3, r1
 8014192:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014196:	f7ec f897 	bl	80002c8 <__aeabi_dsub>
 801419a:	3530      	adds	r5, #48	@ 0x30
 801419c:	4602      	mov	r2, r0
 801419e:	460b      	mov	r3, r1
 80141a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80141a4:	f806 5b01 	strb.w	r5, [r6], #1
 80141a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80141ac:	f7ec fcb6 	bl	8000b1c <__aeabi_dcmplt>
 80141b0:	2800      	cmp	r0, #0
 80141b2:	d172      	bne.n	801429a <_dtoa_r+0x622>
 80141b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80141b8:	4911      	ldr	r1, [pc, #68]	@ (8014200 <_dtoa_r+0x588>)
 80141ba:	2000      	movs	r0, #0
 80141bc:	f7ec f884 	bl	80002c8 <__aeabi_dsub>
 80141c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80141c4:	f7ec fcaa 	bl	8000b1c <__aeabi_dcmplt>
 80141c8:	2800      	cmp	r0, #0
 80141ca:	f040 80b4 	bne.w	8014336 <_dtoa_r+0x6be>
 80141ce:	42a6      	cmp	r6, r4
 80141d0:	f43f af70 	beq.w	80140b4 <_dtoa_r+0x43c>
 80141d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80141d8:	4b0a      	ldr	r3, [pc, #40]	@ (8014204 <_dtoa_r+0x58c>)
 80141da:	2200      	movs	r2, #0
 80141dc:	f7ec fa2c 	bl	8000638 <__aeabi_dmul>
 80141e0:	4b08      	ldr	r3, [pc, #32]	@ (8014204 <_dtoa_r+0x58c>)
 80141e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80141e6:	2200      	movs	r2, #0
 80141e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80141ec:	f7ec fa24 	bl	8000638 <__aeabi_dmul>
 80141f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80141f4:	e7c4      	b.n	8014180 <_dtoa_r+0x508>
 80141f6:	bf00      	nop
 80141f8:	08016b20 	.word	0x08016b20
 80141fc:	08016af8 	.word	0x08016af8
 8014200:	3ff00000 	.word	0x3ff00000
 8014204:	40240000 	.word	0x40240000
 8014208:	401c0000 	.word	0x401c0000
 801420c:	40140000 	.word	0x40140000
 8014210:	3fe00000 	.word	0x3fe00000
 8014214:	4631      	mov	r1, r6
 8014216:	4628      	mov	r0, r5
 8014218:	f7ec fa0e 	bl	8000638 <__aeabi_dmul>
 801421c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014220:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014222:	4656      	mov	r6, sl
 8014224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014228:	f7ec fcb6 	bl	8000b98 <__aeabi_d2iz>
 801422c:	4605      	mov	r5, r0
 801422e:	f7ec f999 	bl	8000564 <__aeabi_i2d>
 8014232:	4602      	mov	r2, r0
 8014234:	460b      	mov	r3, r1
 8014236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801423a:	f7ec f845 	bl	80002c8 <__aeabi_dsub>
 801423e:	3530      	adds	r5, #48	@ 0x30
 8014240:	f806 5b01 	strb.w	r5, [r6], #1
 8014244:	4602      	mov	r2, r0
 8014246:	460b      	mov	r3, r1
 8014248:	42a6      	cmp	r6, r4
 801424a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801424e:	f04f 0200 	mov.w	r2, #0
 8014252:	d124      	bne.n	801429e <_dtoa_r+0x626>
 8014254:	4baf      	ldr	r3, [pc, #700]	@ (8014514 <_dtoa_r+0x89c>)
 8014256:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801425a:	f7ec f837 	bl	80002cc <__adddf3>
 801425e:	4602      	mov	r2, r0
 8014260:	460b      	mov	r3, r1
 8014262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014266:	f7ec fc77 	bl	8000b58 <__aeabi_dcmpgt>
 801426a:	2800      	cmp	r0, #0
 801426c:	d163      	bne.n	8014336 <_dtoa_r+0x6be>
 801426e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014272:	49a8      	ldr	r1, [pc, #672]	@ (8014514 <_dtoa_r+0x89c>)
 8014274:	2000      	movs	r0, #0
 8014276:	f7ec f827 	bl	80002c8 <__aeabi_dsub>
 801427a:	4602      	mov	r2, r0
 801427c:	460b      	mov	r3, r1
 801427e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014282:	f7ec fc4b 	bl	8000b1c <__aeabi_dcmplt>
 8014286:	2800      	cmp	r0, #0
 8014288:	f43f af14 	beq.w	80140b4 <_dtoa_r+0x43c>
 801428c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801428e:	1e73      	subs	r3, r6, #1
 8014290:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014292:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014296:	2b30      	cmp	r3, #48	@ 0x30
 8014298:	d0f8      	beq.n	801428c <_dtoa_r+0x614>
 801429a:	4647      	mov	r7, r8
 801429c:	e03b      	b.n	8014316 <_dtoa_r+0x69e>
 801429e:	4b9e      	ldr	r3, [pc, #632]	@ (8014518 <_dtoa_r+0x8a0>)
 80142a0:	f7ec f9ca 	bl	8000638 <__aeabi_dmul>
 80142a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80142a8:	e7bc      	b.n	8014224 <_dtoa_r+0x5ac>
 80142aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80142ae:	4656      	mov	r6, sl
 80142b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80142b4:	4620      	mov	r0, r4
 80142b6:	4629      	mov	r1, r5
 80142b8:	f7ec fae8 	bl	800088c <__aeabi_ddiv>
 80142bc:	f7ec fc6c 	bl	8000b98 <__aeabi_d2iz>
 80142c0:	4680      	mov	r8, r0
 80142c2:	f7ec f94f 	bl	8000564 <__aeabi_i2d>
 80142c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80142ca:	f7ec f9b5 	bl	8000638 <__aeabi_dmul>
 80142ce:	4602      	mov	r2, r0
 80142d0:	460b      	mov	r3, r1
 80142d2:	4620      	mov	r0, r4
 80142d4:	4629      	mov	r1, r5
 80142d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80142da:	f7eb fff5 	bl	80002c8 <__aeabi_dsub>
 80142de:	f806 4b01 	strb.w	r4, [r6], #1
 80142e2:	9d03      	ldr	r5, [sp, #12]
 80142e4:	eba6 040a 	sub.w	r4, r6, sl
 80142e8:	42a5      	cmp	r5, r4
 80142ea:	4602      	mov	r2, r0
 80142ec:	460b      	mov	r3, r1
 80142ee:	d133      	bne.n	8014358 <_dtoa_r+0x6e0>
 80142f0:	f7eb ffec 	bl	80002cc <__adddf3>
 80142f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80142f8:	4604      	mov	r4, r0
 80142fa:	460d      	mov	r5, r1
 80142fc:	f7ec fc2c 	bl	8000b58 <__aeabi_dcmpgt>
 8014300:	b9c0      	cbnz	r0, 8014334 <_dtoa_r+0x6bc>
 8014302:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014306:	4620      	mov	r0, r4
 8014308:	4629      	mov	r1, r5
 801430a:	f7ec fbfd 	bl	8000b08 <__aeabi_dcmpeq>
 801430e:	b110      	cbz	r0, 8014316 <_dtoa_r+0x69e>
 8014310:	f018 0f01 	tst.w	r8, #1
 8014314:	d10e      	bne.n	8014334 <_dtoa_r+0x6bc>
 8014316:	9902      	ldr	r1, [sp, #8]
 8014318:	4648      	mov	r0, r9
 801431a:	f000 ff09 	bl	8015130 <_Bfree>
 801431e:	2300      	movs	r3, #0
 8014320:	7033      	strb	r3, [r6, #0]
 8014322:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014324:	3701      	adds	r7, #1
 8014326:	601f      	str	r7, [r3, #0]
 8014328:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801432a:	2b00      	cmp	r3, #0
 801432c:	f000 824b 	beq.w	80147c6 <_dtoa_r+0xb4e>
 8014330:	601e      	str	r6, [r3, #0]
 8014332:	e248      	b.n	80147c6 <_dtoa_r+0xb4e>
 8014334:	46b8      	mov	r8, r7
 8014336:	4633      	mov	r3, r6
 8014338:	461e      	mov	r6, r3
 801433a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801433e:	2a39      	cmp	r2, #57	@ 0x39
 8014340:	d106      	bne.n	8014350 <_dtoa_r+0x6d8>
 8014342:	459a      	cmp	sl, r3
 8014344:	d1f8      	bne.n	8014338 <_dtoa_r+0x6c0>
 8014346:	2230      	movs	r2, #48	@ 0x30
 8014348:	f108 0801 	add.w	r8, r8, #1
 801434c:	f88a 2000 	strb.w	r2, [sl]
 8014350:	781a      	ldrb	r2, [r3, #0]
 8014352:	3201      	adds	r2, #1
 8014354:	701a      	strb	r2, [r3, #0]
 8014356:	e7a0      	b.n	801429a <_dtoa_r+0x622>
 8014358:	4b6f      	ldr	r3, [pc, #444]	@ (8014518 <_dtoa_r+0x8a0>)
 801435a:	2200      	movs	r2, #0
 801435c:	f7ec f96c 	bl	8000638 <__aeabi_dmul>
 8014360:	2200      	movs	r2, #0
 8014362:	2300      	movs	r3, #0
 8014364:	4604      	mov	r4, r0
 8014366:	460d      	mov	r5, r1
 8014368:	f7ec fbce 	bl	8000b08 <__aeabi_dcmpeq>
 801436c:	2800      	cmp	r0, #0
 801436e:	d09f      	beq.n	80142b0 <_dtoa_r+0x638>
 8014370:	e7d1      	b.n	8014316 <_dtoa_r+0x69e>
 8014372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014374:	2a00      	cmp	r2, #0
 8014376:	f000 80ea 	beq.w	801454e <_dtoa_r+0x8d6>
 801437a:	9a07      	ldr	r2, [sp, #28]
 801437c:	2a01      	cmp	r2, #1
 801437e:	f300 80cd 	bgt.w	801451c <_dtoa_r+0x8a4>
 8014382:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014384:	2a00      	cmp	r2, #0
 8014386:	f000 80c1 	beq.w	801450c <_dtoa_r+0x894>
 801438a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801438e:	9c08      	ldr	r4, [sp, #32]
 8014390:	9e00      	ldr	r6, [sp, #0]
 8014392:	9a00      	ldr	r2, [sp, #0]
 8014394:	441a      	add	r2, r3
 8014396:	9200      	str	r2, [sp, #0]
 8014398:	9a06      	ldr	r2, [sp, #24]
 801439a:	2101      	movs	r1, #1
 801439c:	441a      	add	r2, r3
 801439e:	4648      	mov	r0, r9
 80143a0:	9206      	str	r2, [sp, #24]
 80143a2:	f000 ffc3 	bl	801532c <__i2b>
 80143a6:	4605      	mov	r5, r0
 80143a8:	b166      	cbz	r6, 80143c4 <_dtoa_r+0x74c>
 80143aa:	9b06      	ldr	r3, [sp, #24]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	dd09      	ble.n	80143c4 <_dtoa_r+0x74c>
 80143b0:	42b3      	cmp	r3, r6
 80143b2:	9a00      	ldr	r2, [sp, #0]
 80143b4:	bfa8      	it	ge
 80143b6:	4633      	movge	r3, r6
 80143b8:	1ad2      	subs	r2, r2, r3
 80143ba:	9200      	str	r2, [sp, #0]
 80143bc:	9a06      	ldr	r2, [sp, #24]
 80143be:	1af6      	subs	r6, r6, r3
 80143c0:	1ad3      	subs	r3, r2, r3
 80143c2:	9306      	str	r3, [sp, #24]
 80143c4:	9b08      	ldr	r3, [sp, #32]
 80143c6:	b30b      	cbz	r3, 801440c <_dtoa_r+0x794>
 80143c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	f000 80c6 	beq.w	801455c <_dtoa_r+0x8e4>
 80143d0:	2c00      	cmp	r4, #0
 80143d2:	f000 80c0 	beq.w	8014556 <_dtoa_r+0x8de>
 80143d6:	4629      	mov	r1, r5
 80143d8:	4622      	mov	r2, r4
 80143da:	4648      	mov	r0, r9
 80143dc:	f001 f85e 	bl	801549c <__pow5mult>
 80143e0:	9a02      	ldr	r2, [sp, #8]
 80143e2:	4601      	mov	r1, r0
 80143e4:	4605      	mov	r5, r0
 80143e6:	4648      	mov	r0, r9
 80143e8:	f000 ffb6 	bl	8015358 <__multiply>
 80143ec:	9902      	ldr	r1, [sp, #8]
 80143ee:	4680      	mov	r8, r0
 80143f0:	4648      	mov	r0, r9
 80143f2:	f000 fe9d 	bl	8015130 <_Bfree>
 80143f6:	9b08      	ldr	r3, [sp, #32]
 80143f8:	1b1b      	subs	r3, r3, r4
 80143fa:	9308      	str	r3, [sp, #32]
 80143fc:	f000 80b1 	beq.w	8014562 <_dtoa_r+0x8ea>
 8014400:	9a08      	ldr	r2, [sp, #32]
 8014402:	4641      	mov	r1, r8
 8014404:	4648      	mov	r0, r9
 8014406:	f001 f849 	bl	801549c <__pow5mult>
 801440a:	9002      	str	r0, [sp, #8]
 801440c:	2101      	movs	r1, #1
 801440e:	4648      	mov	r0, r9
 8014410:	f000 ff8c 	bl	801532c <__i2b>
 8014414:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014416:	4604      	mov	r4, r0
 8014418:	2b00      	cmp	r3, #0
 801441a:	f000 81d8 	beq.w	80147ce <_dtoa_r+0xb56>
 801441e:	461a      	mov	r2, r3
 8014420:	4601      	mov	r1, r0
 8014422:	4648      	mov	r0, r9
 8014424:	f001 f83a 	bl	801549c <__pow5mult>
 8014428:	9b07      	ldr	r3, [sp, #28]
 801442a:	2b01      	cmp	r3, #1
 801442c:	4604      	mov	r4, r0
 801442e:	f300 809f 	bgt.w	8014570 <_dtoa_r+0x8f8>
 8014432:	9b04      	ldr	r3, [sp, #16]
 8014434:	2b00      	cmp	r3, #0
 8014436:	f040 8097 	bne.w	8014568 <_dtoa_r+0x8f0>
 801443a:	9b05      	ldr	r3, [sp, #20]
 801443c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014440:	2b00      	cmp	r3, #0
 8014442:	f040 8093 	bne.w	801456c <_dtoa_r+0x8f4>
 8014446:	9b05      	ldr	r3, [sp, #20]
 8014448:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801444c:	0d1b      	lsrs	r3, r3, #20
 801444e:	051b      	lsls	r3, r3, #20
 8014450:	b133      	cbz	r3, 8014460 <_dtoa_r+0x7e8>
 8014452:	9b00      	ldr	r3, [sp, #0]
 8014454:	3301      	adds	r3, #1
 8014456:	9300      	str	r3, [sp, #0]
 8014458:	9b06      	ldr	r3, [sp, #24]
 801445a:	3301      	adds	r3, #1
 801445c:	9306      	str	r3, [sp, #24]
 801445e:	2301      	movs	r3, #1
 8014460:	9308      	str	r3, [sp, #32]
 8014462:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014464:	2b00      	cmp	r3, #0
 8014466:	f000 81b8 	beq.w	80147da <_dtoa_r+0xb62>
 801446a:	6923      	ldr	r3, [r4, #16]
 801446c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014470:	6918      	ldr	r0, [r3, #16]
 8014472:	f000 ff0f 	bl	8015294 <__hi0bits>
 8014476:	f1c0 0020 	rsb	r0, r0, #32
 801447a:	9b06      	ldr	r3, [sp, #24]
 801447c:	4418      	add	r0, r3
 801447e:	f010 001f 	ands.w	r0, r0, #31
 8014482:	f000 8082 	beq.w	801458a <_dtoa_r+0x912>
 8014486:	f1c0 0320 	rsb	r3, r0, #32
 801448a:	2b04      	cmp	r3, #4
 801448c:	dd73      	ble.n	8014576 <_dtoa_r+0x8fe>
 801448e:	9b00      	ldr	r3, [sp, #0]
 8014490:	f1c0 001c 	rsb	r0, r0, #28
 8014494:	4403      	add	r3, r0
 8014496:	9300      	str	r3, [sp, #0]
 8014498:	9b06      	ldr	r3, [sp, #24]
 801449a:	4403      	add	r3, r0
 801449c:	4406      	add	r6, r0
 801449e:	9306      	str	r3, [sp, #24]
 80144a0:	9b00      	ldr	r3, [sp, #0]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	dd05      	ble.n	80144b2 <_dtoa_r+0x83a>
 80144a6:	9902      	ldr	r1, [sp, #8]
 80144a8:	461a      	mov	r2, r3
 80144aa:	4648      	mov	r0, r9
 80144ac:	f001 f850 	bl	8015550 <__lshift>
 80144b0:	9002      	str	r0, [sp, #8]
 80144b2:	9b06      	ldr	r3, [sp, #24]
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	dd05      	ble.n	80144c4 <_dtoa_r+0x84c>
 80144b8:	4621      	mov	r1, r4
 80144ba:	461a      	mov	r2, r3
 80144bc:	4648      	mov	r0, r9
 80144be:	f001 f847 	bl	8015550 <__lshift>
 80144c2:	4604      	mov	r4, r0
 80144c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d061      	beq.n	801458e <_dtoa_r+0x916>
 80144ca:	9802      	ldr	r0, [sp, #8]
 80144cc:	4621      	mov	r1, r4
 80144ce:	f001 f8ab 	bl	8015628 <__mcmp>
 80144d2:	2800      	cmp	r0, #0
 80144d4:	da5b      	bge.n	801458e <_dtoa_r+0x916>
 80144d6:	2300      	movs	r3, #0
 80144d8:	9902      	ldr	r1, [sp, #8]
 80144da:	220a      	movs	r2, #10
 80144dc:	4648      	mov	r0, r9
 80144de:	f000 fe49 	bl	8015174 <__multadd>
 80144e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144e4:	9002      	str	r0, [sp, #8]
 80144e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	f000 8177 	beq.w	80147de <_dtoa_r+0xb66>
 80144f0:	4629      	mov	r1, r5
 80144f2:	2300      	movs	r3, #0
 80144f4:	220a      	movs	r2, #10
 80144f6:	4648      	mov	r0, r9
 80144f8:	f000 fe3c 	bl	8015174 <__multadd>
 80144fc:	f1bb 0f00 	cmp.w	fp, #0
 8014500:	4605      	mov	r5, r0
 8014502:	dc6f      	bgt.n	80145e4 <_dtoa_r+0x96c>
 8014504:	9b07      	ldr	r3, [sp, #28]
 8014506:	2b02      	cmp	r3, #2
 8014508:	dc49      	bgt.n	801459e <_dtoa_r+0x926>
 801450a:	e06b      	b.n	80145e4 <_dtoa_r+0x96c>
 801450c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801450e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014512:	e73c      	b.n	801438e <_dtoa_r+0x716>
 8014514:	3fe00000 	.word	0x3fe00000
 8014518:	40240000 	.word	0x40240000
 801451c:	9b03      	ldr	r3, [sp, #12]
 801451e:	1e5c      	subs	r4, r3, #1
 8014520:	9b08      	ldr	r3, [sp, #32]
 8014522:	42a3      	cmp	r3, r4
 8014524:	db09      	blt.n	801453a <_dtoa_r+0x8c2>
 8014526:	1b1c      	subs	r4, r3, r4
 8014528:	9b03      	ldr	r3, [sp, #12]
 801452a:	2b00      	cmp	r3, #0
 801452c:	f6bf af30 	bge.w	8014390 <_dtoa_r+0x718>
 8014530:	9b00      	ldr	r3, [sp, #0]
 8014532:	9a03      	ldr	r2, [sp, #12]
 8014534:	1a9e      	subs	r6, r3, r2
 8014536:	2300      	movs	r3, #0
 8014538:	e72b      	b.n	8014392 <_dtoa_r+0x71a>
 801453a:	9b08      	ldr	r3, [sp, #32]
 801453c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801453e:	9408      	str	r4, [sp, #32]
 8014540:	1ae3      	subs	r3, r4, r3
 8014542:	441a      	add	r2, r3
 8014544:	9e00      	ldr	r6, [sp, #0]
 8014546:	9b03      	ldr	r3, [sp, #12]
 8014548:	920d      	str	r2, [sp, #52]	@ 0x34
 801454a:	2400      	movs	r4, #0
 801454c:	e721      	b.n	8014392 <_dtoa_r+0x71a>
 801454e:	9c08      	ldr	r4, [sp, #32]
 8014550:	9e00      	ldr	r6, [sp, #0]
 8014552:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014554:	e728      	b.n	80143a8 <_dtoa_r+0x730>
 8014556:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801455a:	e751      	b.n	8014400 <_dtoa_r+0x788>
 801455c:	9a08      	ldr	r2, [sp, #32]
 801455e:	9902      	ldr	r1, [sp, #8]
 8014560:	e750      	b.n	8014404 <_dtoa_r+0x78c>
 8014562:	f8cd 8008 	str.w	r8, [sp, #8]
 8014566:	e751      	b.n	801440c <_dtoa_r+0x794>
 8014568:	2300      	movs	r3, #0
 801456a:	e779      	b.n	8014460 <_dtoa_r+0x7e8>
 801456c:	9b04      	ldr	r3, [sp, #16]
 801456e:	e777      	b.n	8014460 <_dtoa_r+0x7e8>
 8014570:	2300      	movs	r3, #0
 8014572:	9308      	str	r3, [sp, #32]
 8014574:	e779      	b.n	801446a <_dtoa_r+0x7f2>
 8014576:	d093      	beq.n	80144a0 <_dtoa_r+0x828>
 8014578:	9a00      	ldr	r2, [sp, #0]
 801457a:	331c      	adds	r3, #28
 801457c:	441a      	add	r2, r3
 801457e:	9200      	str	r2, [sp, #0]
 8014580:	9a06      	ldr	r2, [sp, #24]
 8014582:	441a      	add	r2, r3
 8014584:	441e      	add	r6, r3
 8014586:	9206      	str	r2, [sp, #24]
 8014588:	e78a      	b.n	80144a0 <_dtoa_r+0x828>
 801458a:	4603      	mov	r3, r0
 801458c:	e7f4      	b.n	8014578 <_dtoa_r+0x900>
 801458e:	9b03      	ldr	r3, [sp, #12]
 8014590:	2b00      	cmp	r3, #0
 8014592:	46b8      	mov	r8, r7
 8014594:	dc20      	bgt.n	80145d8 <_dtoa_r+0x960>
 8014596:	469b      	mov	fp, r3
 8014598:	9b07      	ldr	r3, [sp, #28]
 801459a:	2b02      	cmp	r3, #2
 801459c:	dd1e      	ble.n	80145dc <_dtoa_r+0x964>
 801459e:	f1bb 0f00 	cmp.w	fp, #0
 80145a2:	f47f adb1 	bne.w	8014108 <_dtoa_r+0x490>
 80145a6:	4621      	mov	r1, r4
 80145a8:	465b      	mov	r3, fp
 80145aa:	2205      	movs	r2, #5
 80145ac:	4648      	mov	r0, r9
 80145ae:	f000 fde1 	bl	8015174 <__multadd>
 80145b2:	4601      	mov	r1, r0
 80145b4:	4604      	mov	r4, r0
 80145b6:	9802      	ldr	r0, [sp, #8]
 80145b8:	f001 f836 	bl	8015628 <__mcmp>
 80145bc:	2800      	cmp	r0, #0
 80145be:	f77f ada3 	ble.w	8014108 <_dtoa_r+0x490>
 80145c2:	4656      	mov	r6, sl
 80145c4:	2331      	movs	r3, #49	@ 0x31
 80145c6:	f806 3b01 	strb.w	r3, [r6], #1
 80145ca:	f108 0801 	add.w	r8, r8, #1
 80145ce:	e59f      	b.n	8014110 <_dtoa_r+0x498>
 80145d0:	9c03      	ldr	r4, [sp, #12]
 80145d2:	46b8      	mov	r8, r7
 80145d4:	4625      	mov	r5, r4
 80145d6:	e7f4      	b.n	80145c2 <_dtoa_r+0x94a>
 80145d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80145dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145de:	2b00      	cmp	r3, #0
 80145e0:	f000 8101 	beq.w	80147e6 <_dtoa_r+0xb6e>
 80145e4:	2e00      	cmp	r6, #0
 80145e6:	dd05      	ble.n	80145f4 <_dtoa_r+0x97c>
 80145e8:	4629      	mov	r1, r5
 80145ea:	4632      	mov	r2, r6
 80145ec:	4648      	mov	r0, r9
 80145ee:	f000 ffaf 	bl	8015550 <__lshift>
 80145f2:	4605      	mov	r5, r0
 80145f4:	9b08      	ldr	r3, [sp, #32]
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d05c      	beq.n	80146b4 <_dtoa_r+0xa3c>
 80145fa:	6869      	ldr	r1, [r5, #4]
 80145fc:	4648      	mov	r0, r9
 80145fe:	f000 fd57 	bl	80150b0 <_Balloc>
 8014602:	4606      	mov	r6, r0
 8014604:	b928      	cbnz	r0, 8014612 <_dtoa_r+0x99a>
 8014606:	4b82      	ldr	r3, [pc, #520]	@ (8014810 <_dtoa_r+0xb98>)
 8014608:	4602      	mov	r2, r0
 801460a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801460e:	f7ff bb4a 	b.w	8013ca6 <_dtoa_r+0x2e>
 8014612:	692a      	ldr	r2, [r5, #16]
 8014614:	3202      	adds	r2, #2
 8014616:	0092      	lsls	r2, r2, #2
 8014618:	f105 010c 	add.w	r1, r5, #12
 801461c:	300c      	adds	r0, #12
 801461e:	f7ff fa66 	bl	8013aee <memcpy>
 8014622:	2201      	movs	r2, #1
 8014624:	4631      	mov	r1, r6
 8014626:	4648      	mov	r0, r9
 8014628:	f000 ff92 	bl	8015550 <__lshift>
 801462c:	f10a 0301 	add.w	r3, sl, #1
 8014630:	9300      	str	r3, [sp, #0]
 8014632:	eb0a 030b 	add.w	r3, sl, fp
 8014636:	9308      	str	r3, [sp, #32]
 8014638:	9b04      	ldr	r3, [sp, #16]
 801463a:	f003 0301 	and.w	r3, r3, #1
 801463e:	462f      	mov	r7, r5
 8014640:	9306      	str	r3, [sp, #24]
 8014642:	4605      	mov	r5, r0
 8014644:	9b00      	ldr	r3, [sp, #0]
 8014646:	9802      	ldr	r0, [sp, #8]
 8014648:	4621      	mov	r1, r4
 801464a:	f103 3bff 	add.w	fp, r3, #4294967295
 801464e:	f7ff fa8b 	bl	8013b68 <quorem>
 8014652:	4603      	mov	r3, r0
 8014654:	3330      	adds	r3, #48	@ 0x30
 8014656:	9003      	str	r0, [sp, #12]
 8014658:	4639      	mov	r1, r7
 801465a:	9802      	ldr	r0, [sp, #8]
 801465c:	9309      	str	r3, [sp, #36]	@ 0x24
 801465e:	f000 ffe3 	bl	8015628 <__mcmp>
 8014662:	462a      	mov	r2, r5
 8014664:	9004      	str	r0, [sp, #16]
 8014666:	4621      	mov	r1, r4
 8014668:	4648      	mov	r0, r9
 801466a:	f000 fff9 	bl	8015660 <__mdiff>
 801466e:	68c2      	ldr	r2, [r0, #12]
 8014670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014672:	4606      	mov	r6, r0
 8014674:	bb02      	cbnz	r2, 80146b8 <_dtoa_r+0xa40>
 8014676:	4601      	mov	r1, r0
 8014678:	9802      	ldr	r0, [sp, #8]
 801467a:	f000 ffd5 	bl	8015628 <__mcmp>
 801467e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014680:	4602      	mov	r2, r0
 8014682:	4631      	mov	r1, r6
 8014684:	4648      	mov	r0, r9
 8014686:	920c      	str	r2, [sp, #48]	@ 0x30
 8014688:	9309      	str	r3, [sp, #36]	@ 0x24
 801468a:	f000 fd51 	bl	8015130 <_Bfree>
 801468e:	9b07      	ldr	r3, [sp, #28]
 8014690:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014692:	9e00      	ldr	r6, [sp, #0]
 8014694:	ea42 0103 	orr.w	r1, r2, r3
 8014698:	9b06      	ldr	r3, [sp, #24]
 801469a:	4319      	orrs	r1, r3
 801469c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801469e:	d10d      	bne.n	80146bc <_dtoa_r+0xa44>
 80146a0:	2b39      	cmp	r3, #57	@ 0x39
 80146a2:	d027      	beq.n	80146f4 <_dtoa_r+0xa7c>
 80146a4:	9a04      	ldr	r2, [sp, #16]
 80146a6:	2a00      	cmp	r2, #0
 80146a8:	dd01      	ble.n	80146ae <_dtoa_r+0xa36>
 80146aa:	9b03      	ldr	r3, [sp, #12]
 80146ac:	3331      	adds	r3, #49	@ 0x31
 80146ae:	f88b 3000 	strb.w	r3, [fp]
 80146b2:	e52e      	b.n	8014112 <_dtoa_r+0x49a>
 80146b4:	4628      	mov	r0, r5
 80146b6:	e7b9      	b.n	801462c <_dtoa_r+0x9b4>
 80146b8:	2201      	movs	r2, #1
 80146ba:	e7e2      	b.n	8014682 <_dtoa_r+0xa0a>
 80146bc:	9904      	ldr	r1, [sp, #16]
 80146be:	2900      	cmp	r1, #0
 80146c0:	db04      	blt.n	80146cc <_dtoa_r+0xa54>
 80146c2:	9807      	ldr	r0, [sp, #28]
 80146c4:	4301      	orrs	r1, r0
 80146c6:	9806      	ldr	r0, [sp, #24]
 80146c8:	4301      	orrs	r1, r0
 80146ca:	d120      	bne.n	801470e <_dtoa_r+0xa96>
 80146cc:	2a00      	cmp	r2, #0
 80146ce:	ddee      	ble.n	80146ae <_dtoa_r+0xa36>
 80146d0:	9902      	ldr	r1, [sp, #8]
 80146d2:	9300      	str	r3, [sp, #0]
 80146d4:	2201      	movs	r2, #1
 80146d6:	4648      	mov	r0, r9
 80146d8:	f000 ff3a 	bl	8015550 <__lshift>
 80146dc:	4621      	mov	r1, r4
 80146de:	9002      	str	r0, [sp, #8]
 80146e0:	f000 ffa2 	bl	8015628 <__mcmp>
 80146e4:	2800      	cmp	r0, #0
 80146e6:	9b00      	ldr	r3, [sp, #0]
 80146e8:	dc02      	bgt.n	80146f0 <_dtoa_r+0xa78>
 80146ea:	d1e0      	bne.n	80146ae <_dtoa_r+0xa36>
 80146ec:	07da      	lsls	r2, r3, #31
 80146ee:	d5de      	bpl.n	80146ae <_dtoa_r+0xa36>
 80146f0:	2b39      	cmp	r3, #57	@ 0x39
 80146f2:	d1da      	bne.n	80146aa <_dtoa_r+0xa32>
 80146f4:	2339      	movs	r3, #57	@ 0x39
 80146f6:	f88b 3000 	strb.w	r3, [fp]
 80146fa:	4633      	mov	r3, r6
 80146fc:	461e      	mov	r6, r3
 80146fe:	3b01      	subs	r3, #1
 8014700:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014704:	2a39      	cmp	r2, #57	@ 0x39
 8014706:	d04e      	beq.n	80147a6 <_dtoa_r+0xb2e>
 8014708:	3201      	adds	r2, #1
 801470a:	701a      	strb	r2, [r3, #0]
 801470c:	e501      	b.n	8014112 <_dtoa_r+0x49a>
 801470e:	2a00      	cmp	r2, #0
 8014710:	dd03      	ble.n	801471a <_dtoa_r+0xaa2>
 8014712:	2b39      	cmp	r3, #57	@ 0x39
 8014714:	d0ee      	beq.n	80146f4 <_dtoa_r+0xa7c>
 8014716:	3301      	adds	r3, #1
 8014718:	e7c9      	b.n	80146ae <_dtoa_r+0xa36>
 801471a:	9a00      	ldr	r2, [sp, #0]
 801471c:	9908      	ldr	r1, [sp, #32]
 801471e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014722:	428a      	cmp	r2, r1
 8014724:	d028      	beq.n	8014778 <_dtoa_r+0xb00>
 8014726:	9902      	ldr	r1, [sp, #8]
 8014728:	2300      	movs	r3, #0
 801472a:	220a      	movs	r2, #10
 801472c:	4648      	mov	r0, r9
 801472e:	f000 fd21 	bl	8015174 <__multadd>
 8014732:	42af      	cmp	r7, r5
 8014734:	9002      	str	r0, [sp, #8]
 8014736:	f04f 0300 	mov.w	r3, #0
 801473a:	f04f 020a 	mov.w	r2, #10
 801473e:	4639      	mov	r1, r7
 8014740:	4648      	mov	r0, r9
 8014742:	d107      	bne.n	8014754 <_dtoa_r+0xadc>
 8014744:	f000 fd16 	bl	8015174 <__multadd>
 8014748:	4607      	mov	r7, r0
 801474a:	4605      	mov	r5, r0
 801474c:	9b00      	ldr	r3, [sp, #0]
 801474e:	3301      	adds	r3, #1
 8014750:	9300      	str	r3, [sp, #0]
 8014752:	e777      	b.n	8014644 <_dtoa_r+0x9cc>
 8014754:	f000 fd0e 	bl	8015174 <__multadd>
 8014758:	4629      	mov	r1, r5
 801475a:	4607      	mov	r7, r0
 801475c:	2300      	movs	r3, #0
 801475e:	220a      	movs	r2, #10
 8014760:	4648      	mov	r0, r9
 8014762:	f000 fd07 	bl	8015174 <__multadd>
 8014766:	4605      	mov	r5, r0
 8014768:	e7f0      	b.n	801474c <_dtoa_r+0xad4>
 801476a:	f1bb 0f00 	cmp.w	fp, #0
 801476e:	bfcc      	ite	gt
 8014770:	465e      	movgt	r6, fp
 8014772:	2601      	movle	r6, #1
 8014774:	4456      	add	r6, sl
 8014776:	2700      	movs	r7, #0
 8014778:	9902      	ldr	r1, [sp, #8]
 801477a:	9300      	str	r3, [sp, #0]
 801477c:	2201      	movs	r2, #1
 801477e:	4648      	mov	r0, r9
 8014780:	f000 fee6 	bl	8015550 <__lshift>
 8014784:	4621      	mov	r1, r4
 8014786:	9002      	str	r0, [sp, #8]
 8014788:	f000 ff4e 	bl	8015628 <__mcmp>
 801478c:	2800      	cmp	r0, #0
 801478e:	dcb4      	bgt.n	80146fa <_dtoa_r+0xa82>
 8014790:	d102      	bne.n	8014798 <_dtoa_r+0xb20>
 8014792:	9b00      	ldr	r3, [sp, #0]
 8014794:	07db      	lsls	r3, r3, #31
 8014796:	d4b0      	bmi.n	80146fa <_dtoa_r+0xa82>
 8014798:	4633      	mov	r3, r6
 801479a:	461e      	mov	r6, r3
 801479c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80147a0:	2a30      	cmp	r2, #48	@ 0x30
 80147a2:	d0fa      	beq.n	801479a <_dtoa_r+0xb22>
 80147a4:	e4b5      	b.n	8014112 <_dtoa_r+0x49a>
 80147a6:	459a      	cmp	sl, r3
 80147a8:	d1a8      	bne.n	80146fc <_dtoa_r+0xa84>
 80147aa:	2331      	movs	r3, #49	@ 0x31
 80147ac:	f108 0801 	add.w	r8, r8, #1
 80147b0:	f88a 3000 	strb.w	r3, [sl]
 80147b4:	e4ad      	b.n	8014112 <_dtoa_r+0x49a>
 80147b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80147b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8014814 <_dtoa_r+0xb9c>
 80147bc:	b11b      	cbz	r3, 80147c6 <_dtoa_r+0xb4e>
 80147be:	f10a 0308 	add.w	r3, sl, #8
 80147c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80147c4:	6013      	str	r3, [r2, #0]
 80147c6:	4650      	mov	r0, sl
 80147c8:	b017      	add	sp, #92	@ 0x5c
 80147ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147ce:	9b07      	ldr	r3, [sp, #28]
 80147d0:	2b01      	cmp	r3, #1
 80147d2:	f77f ae2e 	ble.w	8014432 <_dtoa_r+0x7ba>
 80147d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80147d8:	9308      	str	r3, [sp, #32]
 80147da:	2001      	movs	r0, #1
 80147dc:	e64d      	b.n	801447a <_dtoa_r+0x802>
 80147de:	f1bb 0f00 	cmp.w	fp, #0
 80147e2:	f77f aed9 	ble.w	8014598 <_dtoa_r+0x920>
 80147e6:	4656      	mov	r6, sl
 80147e8:	9802      	ldr	r0, [sp, #8]
 80147ea:	4621      	mov	r1, r4
 80147ec:	f7ff f9bc 	bl	8013b68 <quorem>
 80147f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80147f4:	f806 3b01 	strb.w	r3, [r6], #1
 80147f8:	eba6 020a 	sub.w	r2, r6, sl
 80147fc:	4593      	cmp	fp, r2
 80147fe:	ddb4      	ble.n	801476a <_dtoa_r+0xaf2>
 8014800:	9902      	ldr	r1, [sp, #8]
 8014802:	2300      	movs	r3, #0
 8014804:	220a      	movs	r2, #10
 8014806:	4648      	mov	r0, r9
 8014808:	f000 fcb4 	bl	8015174 <__multadd>
 801480c:	9002      	str	r0, [sp, #8]
 801480e:	e7eb      	b.n	80147e8 <_dtoa_r+0xb70>
 8014810:	080168b8 	.word	0x080168b8
 8014814:	08016853 	.word	0x08016853

08014818 <_free_r>:
 8014818:	b538      	push	{r3, r4, r5, lr}
 801481a:	4605      	mov	r5, r0
 801481c:	2900      	cmp	r1, #0
 801481e:	d041      	beq.n	80148a4 <_free_r+0x8c>
 8014820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014824:	1f0c      	subs	r4, r1, #4
 8014826:	2b00      	cmp	r3, #0
 8014828:	bfb8      	it	lt
 801482a:	18e4      	addlt	r4, r4, r3
 801482c:	f000 fc34 	bl	8015098 <__malloc_lock>
 8014830:	4a1d      	ldr	r2, [pc, #116]	@ (80148a8 <_free_r+0x90>)
 8014832:	6813      	ldr	r3, [r2, #0]
 8014834:	b933      	cbnz	r3, 8014844 <_free_r+0x2c>
 8014836:	6063      	str	r3, [r4, #4]
 8014838:	6014      	str	r4, [r2, #0]
 801483a:	4628      	mov	r0, r5
 801483c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014840:	f000 bc30 	b.w	80150a4 <__malloc_unlock>
 8014844:	42a3      	cmp	r3, r4
 8014846:	d908      	bls.n	801485a <_free_r+0x42>
 8014848:	6820      	ldr	r0, [r4, #0]
 801484a:	1821      	adds	r1, r4, r0
 801484c:	428b      	cmp	r3, r1
 801484e:	bf01      	itttt	eq
 8014850:	6819      	ldreq	r1, [r3, #0]
 8014852:	685b      	ldreq	r3, [r3, #4]
 8014854:	1809      	addeq	r1, r1, r0
 8014856:	6021      	streq	r1, [r4, #0]
 8014858:	e7ed      	b.n	8014836 <_free_r+0x1e>
 801485a:	461a      	mov	r2, r3
 801485c:	685b      	ldr	r3, [r3, #4]
 801485e:	b10b      	cbz	r3, 8014864 <_free_r+0x4c>
 8014860:	42a3      	cmp	r3, r4
 8014862:	d9fa      	bls.n	801485a <_free_r+0x42>
 8014864:	6811      	ldr	r1, [r2, #0]
 8014866:	1850      	adds	r0, r2, r1
 8014868:	42a0      	cmp	r0, r4
 801486a:	d10b      	bne.n	8014884 <_free_r+0x6c>
 801486c:	6820      	ldr	r0, [r4, #0]
 801486e:	4401      	add	r1, r0
 8014870:	1850      	adds	r0, r2, r1
 8014872:	4283      	cmp	r3, r0
 8014874:	6011      	str	r1, [r2, #0]
 8014876:	d1e0      	bne.n	801483a <_free_r+0x22>
 8014878:	6818      	ldr	r0, [r3, #0]
 801487a:	685b      	ldr	r3, [r3, #4]
 801487c:	6053      	str	r3, [r2, #4]
 801487e:	4408      	add	r0, r1
 8014880:	6010      	str	r0, [r2, #0]
 8014882:	e7da      	b.n	801483a <_free_r+0x22>
 8014884:	d902      	bls.n	801488c <_free_r+0x74>
 8014886:	230c      	movs	r3, #12
 8014888:	602b      	str	r3, [r5, #0]
 801488a:	e7d6      	b.n	801483a <_free_r+0x22>
 801488c:	6820      	ldr	r0, [r4, #0]
 801488e:	1821      	adds	r1, r4, r0
 8014890:	428b      	cmp	r3, r1
 8014892:	bf04      	itt	eq
 8014894:	6819      	ldreq	r1, [r3, #0]
 8014896:	685b      	ldreq	r3, [r3, #4]
 8014898:	6063      	str	r3, [r4, #4]
 801489a:	bf04      	itt	eq
 801489c:	1809      	addeq	r1, r1, r0
 801489e:	6021      	streq	r1, [r4, #0]
 80148a0:	6054      	str	r4, [r2, #4]
 80148a2:	e7ca      	b.n	801483a <_free_r+0x22>
 80148a4:	bd38      	pop	{r3, r4, r5, pc}
 80148a6:	bf00      	nop
 80148a8:	2000b4e8 	.word	0x2000b4e8

080148ac <rshift>:
 80148ac:	6903      	ldr	r3, [r0, #16]
 80148ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80148b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80148b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80148ba:	f100 0414 	add.w	r4, r0, #20
 80148be:	dd45      	ble.n	801494c <rshift+0xa0>
 80148c0:	f011 011f 	ands.w	r1, r1, #31
 80148c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80148c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80148cc:	d10c      	bne.n	80148e8 <rshift+0x3c>
 80148ce:	f100 0710 	add.w	r7, r0, #16
 80148d2:	4629      	mov	r1, r5
 80148d4:	42b1      	cmp	r1, r6
 80148d6:	d334      	bcc.n	8014942 <rshift+0x96>
 80148d8:	1a9b      	subs	r3, r3, r2
 80148da:	009b      	lsls	r3, r3, #2
 80148dc:	1eea      	subs	r2, r5, #3
 80148de:	4296      	cmp	r6, r2
 80148e0:	bf38      	it	cc
 80148e2:	2300      	movcc	r3, #0
 80148e4:	4423      	add	r3, r4
 80148e6:	e015      	b.n	8014914 <rshift+0x68>
 80148e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80148ec:	f1c1 0820 	rsb	r8, r1, #32
 80148f0:	40cf      	lsrs	r7, r1
 80148f2:	f105 0e04 	add.w	lr, r5, #4
 80148f6:	46a1      	mov	r9, r4
 80148f8:	4576      	cmp	r6, lr
 80148fa:	46f4      	mov	ip, lr
 80148fc:	d815      	bhi.n	801492a <rshift+0x7e>
 80148fe:	1a9a      	subs	r2, r3, r2
 8014900:	0092      	lsls	r2, r2, #2
 8014902:	3a04      	subs	r2, #4
 8014904:	3501      	adds	r5, #1
 8014906:	42ae      	cmp	r6, r5
 8014908:	bf38      	it	cc
 801490a:	2200      	movcc	r2, #0
 801490c:	18a3      	adds	r3, r4, r2
 801490e:	50a7      	str	r7, [r4, r2]
 8014910:	b107      	cbz	r7, 8014914 <rshift+0x68>
 8014912:	3304      	adds	r3, #4
 8014914:	1b1a      	subs	r2, r3, r4
 8014916:	42a3      	cmp	r3, r4
 8014918:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801491c:	bf08      	it	eq
 801491e:	2300      	moveq	r3, #0
 8014920:	6102      	str	r2, [r0, #16]
 8014922:	bf08      	it	eq
 8014924:	6143      	streq	r3, [r0, #20]
 8014926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801492a:	f8dc c000 	ldr.w	ip, [ip]
 801492e:	fa0c fc08 	lsl.w	ip, ip, r8
 8014932:	ea4c 0707 	orr.w	r7, ip, r7
 8014936:	f849 7b04 	str.w	r7, [r9], #4
 801493a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801493e:	40cf      	lsrs	r7, r1
 8014940:	e7da      	b.n	80148f8 <rshift+0x4c>
 8014942:	f851 cb04 	ldr.w	ip, [r1], #4
 8014946:	f847 cf04 	str.w	ip, [r7, #4]!
 801494a:	e7c3      	b.n	80148d4 <rshift+0x28>
 801494c:	4623      	mov	r3, r4
 801494e:	e7e1      	b.n	8014914 <rshift+0x68>

08014950 <__hexdig_fun>:
 8014950:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014954:	2b09      	cmp	r3, #9
 8014956:	d802      	bhi.n	801495e <__hexdig_fun+0xe>
 8014958:	3820      	subs	r0, #32
 801495a:	b2c0      	uxtb	r0, r0
 801495c:	4770      	bx	lr
 801495e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8014962:	2b05      	cmp	r3, #5
 8014964:	d801      	bhi.n	801496a <__hexdig_fun+0x1a>
 8014966:	3847      	subs	r0, #71	@ 0x47
 8014968:	e7f7      	b.n	801495a <__hexdig_fun+0xa>
 801496a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801496e:	2b05      	cmp	r3, #5
 8014970:	d801      	bhi.n	8014976 <__hexdig_fun+0x26>
 8014972:	3827      	subs	r0, #39	@ 0x27
 8014974:	e7f1      	b.n	801495a <__hexdig_fun+0xa>
 8014976:	2000      	movs	r0, #0
 8014978:	4770      	bx	lr
	...

0801497c <__gethex>:
 801497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014980:	b085      	sub	sp, #20
 8014982:	468a      	mov	sl, r1
 8014984:	9302      	str	r3, [sp, #8]
 8014986:	680b      	ldr	r3, [r1, #0]
 8014988:	9001      	str	r0, [sp, #4]
 801498a:	4690      	mov	r8, r2
 801498c:	1c9c      	adds	r4, r3, #2
 801498e:	46a1      	mov	r9, r4
 8014990:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014994:	2830      	cmp	r0, #48	@ 0x30
 8014996:	d0fa      	beq.n	801498e <__gethex+0x12>
 8014998:	eba9 0303 	sub.w	r3, r9, r3
 801499c:	f1a3 0b02 	sub.w	fp, r3, #2
 80149a0:	f7ff ffd6 	bl	8014950 <__hexdig_fun>
 80149a4:	4605      	mov	r5, r0
 80149a6:	2800      	cmp	r0, #0
 80149a8:	d168      	bne.n	8014a7c <__gethex+0x100>
 80149aa:	49a0      	ldr	r1, [pc, #640]	@ (8014c2c <__gethex+0x2b0>)
 80149ac:	2201      	movs	r2, #1
 80149ae:	4648      	mov	r0, r9
 80149b0:	f7fe ff59 	bl	8013866 <strncmp>
 80149b4:	4607      	mov	r7, r0
 80149b6:	2800      	cmp	r0, #0
 80149b8:	d167      	bne.n	8014a8a <__gethex+0x10e>
 80149ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80149be:	4626      	mov	r6, r4
 80149c0:	f7ff ffc6 	bl	8014950 <__hexdig_fun>
 80149c4:	2800      	cmp	r0, #0
 80149c6:	d062      	beq.n	8014a8e <__gethex+0x112>
 80149c8:	4623      	mov	r3, r4
 80149ca:	7818      	ldrb	r0, [r3, #0]
 80149cc:	2830      	cmp	r0, #48	@ 0x30
 80149ce:	4699      	mov	r9, r3
 80149d0:	f103 0301 	add.w	r3, r3, #1
 80149d4:	d0f9      	beq.n	80149ca <__gethex+0x4e>
 80149d6:	f7ff ffbb 	bl	8014950 <__hexdig_fun>
 80149da:	fab0 f580 	clz	r5, r0
 80149de:	096d      	lsrs	r5, r5, #5
 80149e0:	f04f 0b01 	mov.w	fp, #1
 80149e4:	464a      	mov	r2, r9
 80149e6:	4616      	mov	r6, r2
 80149e8:	3201      	adds	r2, #1
 80149ea:	7830      	ldrb	r0, [r6, #0]
 80149ec:	f7ff ffb0 	bl	8014950 <__hexdig_fun>
 80149f0:	2800      	cmp	r0, #0
 80149f2:	d1f8      	bne.n	80149e6 <__gethex+0x6a>
 80149f4:	498d      	ldr	r1, [pc, #564]	@ (8014c2c <__gethex+0x2b0>)
 80149f6:	2201      	movs	r2, #1
 80149f8:	4630      	mov	r0, r6
 80149fa:	f7fe ff34 	bl	8013866 <strncmp>
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d13f      	bne.n	8014a82 <__gethex+0x106>
 8014a02:	b944      	cbnz	r4, 8014a16 <__gethex+0x9a>
 8014a04:	1c74      	adds	r4, r6, #1
 8014a06:	4622      	mov	r2, r4
 8014a08:	4616      	mov	r6, r2
 8014a0a:	3201      	adds	r2, #1
 8014a0c:	7830      	ldrb	r0, [r6, #0]
 8014a0e:	f7ff ff9f 	bl	8014950 <__hexdig_fun>
 8014a12:	2800      	cmp	r0, #0
 8014a14:	d1f8      	bne.n	8014a08 <__gethex+0x8c>
 8014a16:	1ba4      	subs	r4, r4, r6
 8014a18:	00a7      	lsls	r7, r4, #2
 8014a1a:	7833      	ldrb	r3, [r6, #0]
 8014a1c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014a20:	2b50      	cmp	r3, #80	@ 0x50
 8014a22:	d13e      	bne.n	8014aa2 <__gethex+0x126>
 8014a24:	7873      	ldrb	r3, [r6, #1]
 8014a26:	2b2b      	cmp	r3, #43	@ 0x2b
 8014a28:	d033      	beq.n	8014a92 <__gethex+0x116>
 8014a2a:	2b2d      	cmp	r3, #45	@ 0x2d
 8014a2c:	d034      	beq.n	8014a98 <__gethex+0x11c>
 8014a2e:	1c71      	adds	r1, r6, #1
 8014a30:	2400      	movs	r4, #0
 8014a32:	7808      	ldrb	r0, [r1, #0]
 8014a34:	f7ff ff8c 	bl	8014950 <__hexdig_fun>
 8014a38:	1e43      	subs	r3, r0, #1
 8014a3a:	b2db      	uxtb	r3, r3
 8014a3c:	2b18      	cmp	r3, #24
 8014a3e:	d830      	bhi.n	8014aa2 <__gethex+0x126>
 8014a40:	f1a0 0210 	sub.w	r2, r0, #16
 8014a44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014a48:	f7ff ff82 	bl	8014950 <__hexdig_fun>
 8014a4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8014a50:	fa5f fc8c 	uxtb.w	ip, ip
 8014a54:	f1bc 0f18 	cmp.w	ip, #24
 8014a58:	f04f 030a 	mov.w	r3, #10
 8014a5c:	d91e      	bls.n	8014a9c <__gethex+0x120>
 8014a5e:	b104      	cbz	r4, 8014a62 <__gethex+0xe6>
 8014a60:	4252      	negs	r2, r2
 8014a62:	4417      	add	r7, r2
 8014a64:	f8ca 1000 	str.w	r1, [sl]
 8014a68:	b1ed      	cbz	r5, 8014aa6 <__gethex+0x12a>
 8014a6a:	f1bb 0f00 	cmp.w	fp, #0
 8014a6e:	bf0c      	ite	eq
 8014a70:	2506      	moveq	r5, #6
 8014a72:	2500      	movne	r5, #0
 8014a74:	4628      	mov	r0, r5
 8014a76:	b005      	add	sp, #20
 8014a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a7c:	2500      	movs	r5, #0
 8014a7e:	462c      	mov	r4, r5
 8014a80:	e7b0      	b.n	80149e4 <__gethex+0x68>
 8014a82:	2c00      	cmp	r4, #0
 8014a84:	d1c7      	bne.n	8014a16 <__gethex+0x9a>
 8014a86:	4627      	mov	r7, r4
 8014a88:	e7c7      	b.n	8014a1a <__gethex+0x9e>
 8014a8a:	464e      	mov	r6, r9
 8014a8c:	462f      	mov	r7, r5
 8014a8e:	2501      	movs	r5, #1
 8014a90:	e7c3      	b.n	8014a1a <__gethex+0x9e>
 8014a92:	2400      	movs	r4, #0
 8014a94:	1cb1      	adds	r1, r6, #2
 8014a96:	e7cc      	b.n	8014a32 <__gethex+0xb6>
 8014a98:	2401      	movs	r4, #1
 8014a9a:	e7fb      	b.n	8014a94 <__gethex+0x118>
 8014a9c:	fb03 0002 	mla	r0, r3, r2, r0
 8014aa0:	e7ce      	b.n	8014a40 <__gethex+0xc4>
 8014aa2:	4631      	mov	r1, r6
 8014aa4:	e7de      	b.n	8014a64 <__gethex+0xe8>
 8014aa6:	eba6 0309 	sub.w	r3, r6, r9
 8014aaa:	3b01      	subs	r3, #1
 8014aac:	4629      	mov	r1, r5
 8014aae:	2b07      	cmp	r3, #7
 8014ab0:	dc0a      	bgt.n	8014ac8 <__gethex+0x14c>
 8014ab2:	9801      	ldr	r0, [sp, #4]
 8014ab4:	f000 fafc 	bl	80150b0 <_Balloc>
 8014ab8:	4604      	mov	r4, r0
 8014aba:	b940      	cbnz	r0, 8014ace <__gethex+0x152>
 8014abc:	4b5c      	ldr	r3, [pc, #368]	@ (8014c30 <__gethex+0x2b4>)
 8014abe:	4602      	mov	r2, r0
 8014ac0:	21e4      	movs	r1, #228	@ 0xe4
 8014ac2:	485c      	ldr	r0, [pc, #368]	@ (8014c34 <__gethex+0x2b8>)
 8014ac4:	f7ff f832 	bl	8013b2c <__assert_func>
 8014ac8:	3101      	adds	r1, #1
 8014aca:	105b      	asrs	r3, r3, #1
 8014acc:	e7ef      	b.n	8014aae <__gethex+0x132>
 8014ace:	f100 0a14 	add.w	sl, r0, #20
 8014ad2:	2300      	movs	r3, #0
 8014ad4:	4655      	mov	r5, sl
 8014ad6:	469b      	mov	fp, r3
 8014ad8:	45b1      	cmp	r9, r6
 8014ada:	d337      	bcc.n	8014b4c <__gethex+0x1d0>
 8014adc:	f845 bb04 	str.w	fp, [r5], #4
 8014ae0:	eba5 050a 	sub.w	r5, r5, sl
 8014ae4:	10ad      	asrs	r5, r5, #2
 8014ae6:	6125      	str	r5, [r4, #16]
 8014ae8:	4658      	mov	r0, fp
 8014aea:	f000 fbd3 	bl	8015294 <__hi0bits>
 8014aee:	016d      	lsls	r5, r5, #5
 8014af0:	f8d8 6000 	ldr.w	r6, [r8]
 8014af4:	1a2d      	subs	r5, r5, r0
 8014af6:	42b5      	cmp	r5, r6
 8014af8:	dd54      	ble.n	8014ba4 <__gethex+0x228>
 8014afa:	1bad      	subs	r5, r5, r6
 8014afc:	4629      	mov	r1, r5
 8014afe:	4620      	mov	r0, r4
 8014b00:	f000 ff5f 	bl	80159c2 <__any_on>
 8014b04:	4681      	mov	r9, r0
 8014b06:	b178      	cbz	r0, 8014b28 <__gethex+0x1ac>
 8014b08:	1e6b      	subs	r3, r5, #1
 8014b0a:	1159      	asrs	r1, r3, #5
 8014b0c:	f003 021f 	and.w	r2, r3, #31
 8014b10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014b14:	f04f 0901 	mov.w	r9, #1
 8014b18:	fa09 f202 	lsl.w	r2, r9, r2
 8014b1c:	420a      	tst	r2, r1
 8014b1e:	d003      	beq.n	8014b28 <__gethex+0x1ac>
 8014b20:	454b      	cmp	r3, r9
 8014b22:	dc36      	bgt.n	8014b92 <__gethex+0x216>
 8014b24:	f04f 0902 	mov.w	r9, #2
 8014b28:	4629      	mov	r1, r5
 8014b2a:	4620      	mov	r0, r4
 8014b2c:	f7ff febe 	bl	80148ac <rshift>
 8014b30:	442f      	add	r7, r5
 8014b32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b36:	42bb      	cmp	r3, r7
 8014b38:	da42      	bge.n	8014bc0 <__gethex+0x244>
 8014b3a:	9801      	ldr	r0, [sp, #4]
 8014b3c:	4621      	mov	r1, r4
 8014b3e:	f000 faf7 	bl	8015130 <_Bfree>
 8014b42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b44:	2300      	movs	r3, #0
 8014b46:	6013      	str	r3, [r2, #0]
 8014b48:	25a3      	movs	r5, #163	@ 0xa3
 8014b4a:	e793      	b.n	8014a74 <__gethex+0xf8>
 8014b4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014b50:	2a2e      	cmp	r2, #46	@ 0x2e
 8014b52:	d012      	beq.n	8014b7a <__gethex+0x1fe>
 8014b54:	2b20      	cmp	r3, #32
 8014b56:	d104      	bne.n	8014b62 <__gethex+0x1e6>
 8014b58:	f845 bb04 	str.w	fp, [r5], #4
 8014b5c:	f04f 0b00 	mov.w	fp, #0
 8014b60:	465b      	mov	r3, fp
 8014b62:	7830      	ldrb	r0, [r6, #0]
 8014b64:	9303      	str	r3, [sp, #12]
 8014b66:	f7ff fef3 	bl	8014950 <__hexdig_fun>
 8014b6a:	9b03      	ldr	r3, [sp, #12]
 8014b6c:	f000 000f 	and.w	r0, r0, #15
 8014b70:	4098      	lsls	r0, r3
 8014b72:	ea4b 0b00 	orr.w	fp, fp, r0
 8014b76:	3304      	adds	r3, #4
 8014b78:	e7ae      	b.n	8014ad8 <__gethex+0x15c>
 8014b7a:	45b1      	cmp	r9, r6
 8014b7c:	d8ea      	bhi.n	8014b54 <__gethex+0x1d8>
 8014b7e:	492b      	ldr	r1, [pc, #172]	@ (8014c2c <__gethex+0x2b0>)
 8014b80:	9303      	str	r3, [sp, #12]
 8014b82:	2201      	movs	r2, #1
 8014b84:	4630      	mov	r0, r6
 8014b86:	f7fe fe6e 	bl	8013866 <strncmp>
 8014b8a:	9b03      	ldr	r3, [sp, #12]
 8014b8c:	2800      	cmp	r0, #0
 8014b8e:	d1e1      	bne.n	8014b54 <__gethex+0x1d8>
 8014b90:	e7a2      	b.n	8014ad8 <__gethex+0x15c>
 8014b92:	1ea9      	subs	r1, r5, #2
 8014b94:	4620      	mov	r0, r4
 8014b96:	f000 ff14 	bl	80159c2 <__any_on>
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	d0c2      	beq.n	8014b24 <__gethex+0x1a8>
 8014b9e:	f04f 0903 	mov.w	r9, #3
 8014ba2:	e7c1      	b.n	8014b28 <__gethex+0x1ac>
 8014ba4:	da09      	bge.n	8014bba <__gethex+0x23e>
 8014ba6:	1b75      	subs	r5, r6, r5
 8014ba8:	4621      	mov	r1, r4
 8014baa:	9801      	ldr	r0, [sp, #4]
 8014bac:	462a      	mov	r2, r5
 8014bae:	f000 fccf 	bl	8015550 <__lshift>
 8014bb2:	1b7f      	subs	r7, r7, r5
 8014bb4:	4604      	mov	r4, r0
 8014bb6:	f100 0a14 	add.w	sl, r0, #20
 8014bba:	f04f 0900 	mov.w	r9, #0
 8014bbe:	e7b8      	b.n	8014b32 <__gethex+0x1b6>
 8014bc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014bc4:	42bd      	cmp	r5, r7
 8014bc6:	dd6f      	ble.n	8014ca8 <__gethex+0x32c>
 8014bc8:	1bed      	subs	r5, r5, r7
 8014bca:	42ae      	cmp	r6, r5
 8014bcc:	dc34      	bgt.n	8014c38 <__gethex+0x2bc>
 8014bce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014bd2:	2b02      	cmp	r3, #2
 8014bd4:	d022      	beq.n	8014c1c <__gethex+0x2a0>
 8014bd6:	2b03      	cmp	r3, #3
 8014bd8:	d024      	beq.n	8014c24 <__gethex+0x2a8>
 8014bda:	2b01      	cmp	r3, #1
 8014bdc:	d115      	bne.n	8014c0a <__gethex+0x28e>
 8014bde:	42ae      	cmp	r6, r5
 8014be0:	d113      	bne.n	8014c0a <__gethex+0x28e>
 8014be2:	2e01      	cmp	r6, #1
 8014be4:	d10b      	bne.n	8014bfe <__gethex+0x282>
 8014be6:	9a02      	ldr	r2, [sp, #8]
 8014be8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014bec:	6013      	str	r3, [r2, #0]
 8014bee:	2301      	movs	r3, #1
 8014bf0:	6123      	str	r3, [r4, #16]
 8014bf2:	f8ca 3000 	str.w	r3, [sl]
 8014bf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014bf8:	2562      	movs	r5, #98	@ 0x62
 8014bfa:	601c      	str	r4, [r3, #0]
 8014bfc:	e73a      	b.n	8014a74 <__gethex+0xf8>
 8014bfe:	1e71      	subs	r1, r6, #1
 8014c00:	4620      	mov	r0, r4
 8014c02:	f000 fede 	bl	80159c2 <__any_on>
 8014c06:	2800      	cmp	r0, #0
 8014c08:	d1ed      	bne.n	8014be6 <__gethex+0x26a>
 8014c0a:	9801      	ldr	r0, [sp, #4]
 8014c0c:	4621      	mov	r1, r4
 8014c0e:	f000 fa8f 	bl	8015130 <_Bfree>
 8014c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014c14:	2300      	movs	r3, #0
 8014c16:	6013      	str	r3, [r2, #0]
 8014c18:	2550      	movs	r5, #80	@ 0x50
 8014c1a:	e72b      	b.n	8014a74 <__gethex+0xf8>
 8014c1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d1f3      	bne.n	8014c0a <__gethex+0x28e>
 8014c22:	e7e0      	b.n	8014be6 <__gethex+0x26a>
 8014c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d1dd      	bne.n	8014be6 <__gethex+0x26a>
 8014c2a:	e7ee      	b.n	8014c0a <__gethex+0x28e>
 8014c2c:	08016768 	.word	0x08016768
 8014c30:	080168b8 	.word	0x080168b8
 8014c34:	080168c9 	.word	0x080168c9
 8014c38:	1e6f      	subs	r7, r5, #1
 8014c3a:	f1b9 0f00 	cmp.w	r9, #0
 8014c3e:	d130      	bne.n	8014ca2 <__gethex+0x326>
 8014c40:	b127      	cbz	r7, 8014c4c <__gethex+0x2d0>
 8014c42:	4639      	mov	r1, r7
 8014c44:	4620      	mov	r0, r4
 8014c46:	f000 febc 	bl	80159c2 <__any_on>
 8014c4a:	4681      	mov	r9, r0
 8014c4c:	117a      	asrs	r2, r7, #5
 8014c4e:	2301      	movs	r3, #1
 8014c50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014c54:	f007 071f 	and.w	r7, r7, #31
 8014c58:	40bb      	lsls	r3, r7
 8014c5a:	4213      	tst	r3, r2
 8014c5c:	4629      	mov	r1, r5
 8014c5e:	4620      	mov	r0, r4
 8014c60:	bf18      	it	ne
 8014c62:	f049 0902 	orrne.w	r9, r9, #2
 8014c66:	f7ff fe21 	bl	80148ac <rshift>
 8014c6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014c6e:	1b76      	subs	r6, r6, r5
 8014c70:	2502      	movs	r5, #2
 8014c72:	f1b9 0f00 	cmp.w	r9, #0
 8014c76:	d047      	beq.n	8014d08 <__gethex+0x38c>
 8014c78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014c7c:	2b02      	cmp	r3, #2
 8014c7e:	d015      	beq.n	8014cac <__gethex+0x330>
 8014c80:	2b03      	cmp	r3, #3
 8014c82:	d017      	beq.n	8014cb4 <__gethex+0x338>
 8014c84:	2b01      	cmp	r3, #1
 8014c86:	d109      	bne.n	8014c9c <__gethex+0x320>
 8014c88:	f019 0f02 	tst.w	r9, #2
 8014c8c:	d006      	beq.n	8014c9c <__gethex+0x320>
 8014c8e:	f8da 3000 	ldr.w	r3, [sl]
 8014c92:	ea49 0903 	orr.w	r9, r9, r3
 8014c96:	f019 0f01 	tst.w	r9, #1
 8014c9a:	d10e      	bne.n	8014cba <__gethex+0x33e>
 8014c9c:	f045 0510 	orr.w	r5, r5, #16
 8014ca0:	e032      	b.n	8014d08 <__gethex+0x38c>
 8014ca2:	f04f 0901 	mov.w	r9, #1
 8014ca6:	e7d1      	b.n	8014c4c <__gethex+0x2d0>
 8014ca8:	2501      	movs	r5, #1
 8014caa:	e7e2      	b.n	8014c72 <__gethex+0x2f6>
 8014cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014cae:	f1c3 0301 	rsb	r3, r3, #1
 8014cb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d0f0      	beq.n	8014c9c <__gethex+0x320>
 8014cba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014cbe:	f104 0314 	add.w	r3, r4, #20
 8014cc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014cc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014cca:	f04f 0c00 	mov.w	ip, #0
 8014cce:	4618      	mov	r0, r3
 8014cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014cd8:	d01b      	beq.n	8014d12 <__gethex+0x396>
 8014cda:	3201      	adds	r2, #1
 8014cdc:	6002      	str	r2, [r0, #0]
 8014cde:	2d02      	cmp	r5, #2
 8014ce0:	f104 0314 	add.w	r3, r4, #20
 8014ce4:	d13c      	bne.n	8014d60 <__gethex+0x3e4>
 8014ce6:	f8d8 2000 	ldr.w	r2, [r8]
 8014cea:	3a01      	subs	r2, #1
 8014cec:	42b2      	cmp	r2, r6
 8014cee:	d109      	bne.n	8014d04 <__gethex+0x388>
 8014cf0:	1171      	asrs	r1, r6, #5
 8014cf2:	2201      	movs	r2, #1
 8014cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014cf8:	f006 061f 	and.w	r6, r6, #31
 8014cfc:	fa02 f606 	lsl.w	r6, r2, r6
 8014d00:	421e      	tst	r6, r3
 8014d02:	d13a      	bne.n	8014d7a <__gethex+0x3fe>
 8014d04:	f045 0520 	orr.w	r5, r5, #32
 8014d08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d0a:	601c      	str	r4, [r3, #0]
 8014d0c:	9b02      	ldr	r3, [sp, #8]
 8014d0e:	601f      	str	r7, [r3, #0]
 8014d10:	e6b0      	b.n	8014a74 <__gethex+0xf8>
 8014d12:	4299      	cmp	r1, r3
 8014d14:	f843 cc04 	str.w	ip, [r3, #-4]
 8014d18:	d8d9      	bhi.n	8014cce <__gethex+0x352>
 8014d1a:	68a3      	ldr	r3, [r4, #8]
 8014d1c:	459b      	cmp	fp, r3
 8014d1e:	db17      	blt.n	8014d50 <__gethex+0x3d4>
 8014d20:	6861      	ldr	r1, [r4, #4]
 8014d22:	9801      	ldr	r0, [sp, #4]
 8014d24:	3101      	adds	r1, #1
 8014d26:	f000 f9c3 	bl	80150b0 <_Balloc>
 8014d2a:	4681      	mov	r9, r0
 8014d2c:	b918      	cbnz	r0, 8014d36 <__gethex+0x3ba>
 8014d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8014d98 <__gethex+0x41c>)
 8014d30:	4602      	mov	r2, r0
 8014d32:	2184      	movs	r1, #132	@ 0x84
 8014d34:	e6c5      	b.n	8014ac2 <__gethex+0x146>
 8014d36:	6922      	ldr	r2, [r4, #16]
 8014d38:	3202      	adds	r2, #2
 8014d3a:	f104 010c 	add.w	r1, r4, #12
 8014d3e:	0092      	lsls	r2, r2, #2
 8014d40:	300c      	adds	r0, #12
 8014d42:	f7fe fed4 	bl	8013aee <memcpy>
 8014d46:	4621      	mov	r1, r4
 8014d48:	9801      	ldr	r0, [sp, #4]
 8014d4a:	f000 f9f1 	bl	8015130 <_Bfree>
 8014d4e:	464c      	mov	r4, r9
 8014d50:	6923      	ldr	r3, [r4, #16]
 8014d52:	1c5a      	adds	r2, r3, #1
 8014d54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014d58:	6122      	str	r2, [r4, #16]
 8014d5a:	2201      	movs	r2, #1
 8014d5c:	615a      	str	r2, [r3, #20]
 8014d5e:	e7be      	b.n	8014cde <__gethex+0x362>
 8014d60:	6922      	ldr	r2, [r4, #16]
 8014d62:	455a      	cmp	r2, fp
 8014d64:	dd0b      	ble.n	8014d7e <__gethex+0x402>
 8014d66:	2101      	movs	r1, #1
 8014d68:	4620      	mov	r0, r4
 8014d6a:	f7ff fd9f 	bl	80148ac <rshift>
 8014d6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014d72:	3701      	adds	r7, #1
 8014d74:	42bb      	cmp	r3, r7
 8014d76:	f6ff aee0 	blt.w	8014b3a <__gethex+0x1be>
 8014d7a:	2501      	movs	r5, #1
 8014d7c:	e7c2      	b.n	8014d04 <__gethex+0x388>
 8014d7e:	f016 061f 	ands.w	r6, r6, #31
 8014d82:	d0fa      	beq.n	8014d7a <__gethex+0x3fe>
 8014d84:	4453      	add	r3, sl
 8014d86:	f1c6 0620 	rsb	r6, r6, #32
 8014d8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014d8e:	f000 fa81 	bl	8015294 <__hi0bits>
 8014d92:	42b0      	cmp	r0, r6
 8014d94:	dbe7      	blt.n	8014d66 <__gethex+0x3ea>
 8014d96:	e7f0      	b.n	8014d7a <__gethex+0x3fe>
 8014d98:	080168b8 	.word	0x080168b8

08014d9c <L_shift>:
 8014d9c:	f1c2 0208 	rsb	r2, r2, #8
 8014da0:	0092      	lsls	r2, r2, #2
 8014da2:	b570      	push	{r4, r5, r6, lr}
 8014da4:	f1c2 0620 	rsb	r6, r2, #32
 8014da8:	6843      	ldr	r3, [r0, #4]
 8014daa:	6804      	ldr	r4, [r0, #0]
 8014dac:	fa03 f506 	lsl.w	r5, r3, r6
 8014db0:	432c      	orrs	r4, r5
 8014db2:	40d3      	lsrs	r3, r2
 8014db4:	6004      	str	r4, [r0, #0]
 8014db6:	f840 3f04 	str.w	r3, [r0, #4]!
 8014dba:	4288      	cmp	r0, r1
 8014dbc:	d3f4      	bcc.n	8014da8 <L_shift+0xc>
 8014dbe:	bd70      	pop	{r4, r5, r6, pc}

08014dc0 <__match>:
 8014dc0:	b530      	push	{r4, r5, lr}
 8014dc2:	6803      	ldr	r3, [r0, #0]
 8014dc4:	3301      	adds	r3, #1
 8014dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014dca:	b914      	cbnz	r4, 8014dd2 <__match+0x12>
 8014dcc:	6003      	str	r3, [r0, #0]
 8014dce:	2001      	movs	r0, #1
 8014dd0:	bd30      	pop	{r4, r5, pc}
 8014dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014dd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014dda:	2d19      	cmp	r5, #25
 8014ddc:	bf98      	it	ls
 8014dde:	3220      	addls	r2, #32
 8014de0:	42a2      	cmp	r2, r4
 8014de2:	d0f0      	beq.n	8014dc6 <__match+0x6>
 8014de4:	2000      	movs	r0, #0
 8014de6:	e7f3      	b.n	8014dd0 <__match+0x10>

08014de8 <__hexnan>:
 8014de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dec:	680b      	ldr	r3, [r1, #0]
 8014dee:	6801      	ldr	r1, [r0, #0]
 8014df0:	115e      	asrs	r6, r3, #5
 8014df2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014df6:	f013 031f 	ands.w	r3, r3, #31
 8014dfa:	b087      	sub	sp, #28
 8014dfc:	bf18      	it	ne
 8014dfe:	3604      	addne	r6, #4
 8014e00:	2500      	movs	r5, #0
 8014e02:	1f37      	subs	r7, r6, #4
 8014e04:	4682      	mov	sl, r0
 8014e06:	4690      	mov	r8, r2
 8014e08:	9301      	str	r3, [sp, #4]
 8014e0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8014e0e:	46b9      	mov	r9, r7
 8014e10:	463c      	mov	r4, r7
 8014e12:	9502      	str	r5, [sp, #8]
 8014e14:	46ab      	mov	fp, r5
 8014e16:	784a      	ldrb	r2, [r1, #1]
 8014e18:	1c4b      	adds	r3, r1, #1
 8014e1a:	9303      	str	r3, [sp, #12]
 8014e1c:	b342      	cbz	r2, 8014e70 <__hexnan+0x88>
 8014e1e:	4610      	mov	r0, r2
 8014e20:	9105      	str	r1, [sp, #20]
 8014e22:	9204      	str	r2, [sp, #16]
 8014e24:	f7ff fd94 	bl	8014950 <__hexdig_fun>
 8014e28:	2800      	cmp	r0, #0
 8014e2a:	d151      	bne.n	8014ed0 <__hexnan+0xe8>
 8014e2c:	9a04      	ldr	r2, [sp, #16]
 8014e2e:	9905      	ldr	r1, [sp, #20]
 8014e30:	2a20      	cmp	r2, #32
 8014e32:	d818      	bhi.n	8014e66 <__hexnan+0x7e>
 8014e34:	9b02      	ldr	r3, [sp, #8]
 8014e36:	459b      	cmp	fp, r3
 8014e38:	dd13      	ble.n	8014e62 <__hexnan+0x7a>
 8014e3a:	454c      	cmp	r4, r9
 8014e3c:	d206      	bcs.n	8014e4c <__hexnan+0x64>
 8014e3e:	2d07      	cmp	r5, #7
 8014e40:	dc04      	bgt.n	8014e4c <__hexnan+0x64>
 8014e42:	462a      	mov	r2, r5
 8014e44:	4649      	mov	r1, r9
 8014e46:	4620      	mov	r0, r4
 8014e48:	f7ff ffa8 	bl	8014d9c <L_shift>
 8014e4c:	4544      	cmp	r4, r8
 8014e4e:	d952      	bls.n	8014ef6 <__hexnan+0x10e>
 8014e50:	2300      	movs	r3, #0
 8014e52:	f1a4 0904 	sub.w	r9, r4, #4
 8014e56:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e5a:	f8cd b008 	str.w	fp, [sp, #8]
 8014e5e:	464c      	mov	r4, r9
 8014e60:	461d      	mov	r5, r3
 8014e62:	9903      	ldr	r1, [sp, #12]
 8014e64:	e7d7      	b.n	8014e16 <__hexnan+0x2e>
 8014e66:	2a29      	cmp	r2, #41	@ 0x29
 8014e68:	d157      	bne.n	8014f1a <__hexnan+0x132>
 8014e6a:	3102      	adds	r1, #2
 8014e6c:	f8ca 1000 	str.w	r1, [sl]
 8014e70:	f1bb 0f00 	cmp.w	fp, #0
 8014e74:	d051      	beq.n	8014f1a <__hexnan+0x132>
 8014e76:	454c      	cmp	r4, r9
 8014e78:	d206      	bcs.n	8014e88 <__hexnan+0xa0>
 8014e7a:	2d07      	cmp	r5, #7
 8014e7c:	dc04      	bgt.n	8014e88 <__hexnan+0xa0>
 8014e7e:	462a      	mov	r2, r5
 8014e80:	4649      	mov	r1, r9
 8014e82:	4620      	mov	r0, r4
 8014e84:	f7ff ff8a 	bl	8014d9c <L_shift>
 8014e88:	4544      	cmp	r4, r8
 8014e8a:	d936      	bls.n	8014efa <__hexnan+0x112>
 8014e8c:	f1a8 0204 	sub.w	r2, r8, #4
 8014e90:	4623      	mov	r3, r4
 8014e92:	f853 1b04 	ldr.w	r1, [r3], #4
 8014e96:	f842 1f04 	str.w	r1, [r2, #4]!
 8014e9a:	429f      	cmp	r7, r3
 8014e9c:	d2f9      	bcs.n	8014e92 <__hexnan+0xaa>
 8014e9e:	1b3b      	subs	r3, r7, r4
 8014ea0:	f023 0303 	bic.w	r3, r3, #3
 8014ea4:	3304      	adds	r3, #4
 8014ea6:	3401      	adds	r4, #1
 8014ea8:	3e03      	subs	r6, #3
 8014eaa:	42b4      	cmp	r4, r6
 8014eac:	bf88      	it	hi
 8014eae:	2304      	movhi	r3, #4
 8014eb0:	4443      	add	r3, r8
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	f843 2b04 	str.w	r2, [r3], #4
 8014eb8:	429f      	cmp	r7, r3
 8014eba:	d2fb      	bcs.n	8014eb4 <__hexnan+0xcc>
 8014ebc:	683b      	ldr	r3, [r7, #0]
 8014ebe:	b91b      	cbnz	r3, 8014ec8 <__hexnan+0xe0>
 8014ec0:	4547      	cmp	r7, r8
 8014ec2:	d128      	bne.n	8014f16 <__hexnan+0x12e>
 8014ec4:	2301      	movs	r3, #1
 8014ec6:	603b      	str	r3, [r7, #0]
 8014ec8:	2005      	movs	r0, #5
 8014eca:	b007      	add	sp, #28
 8014ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ed0:	3501      	adds	r5, #1
 8014ed2:	2d08      	cmp	r5, #8
 8014ed4:	f10b 0b01 	add.w	fp, fp, #1
 8014ed8:	dd06      	ble.n	8014ee8 <__hexnan+0x100>
 8014eda:	4544      	cmp	r4, r8
 8014edc:	d9c1      	bls.n	8014e62 <__hexnan+0x7a>
 8014ede:	2300      	movs	r3, #0
 8014ee0:	f844 3c04 	str.w	r3, [r4, #-4]
 8014ee4:	2501      	movs	r5, #1
 8014ee6:	3c04      	subs	r4, #4
 8014ee8:	6822      	ldr	r2, [r4, #0]
 8014eea:	f000 000f 	and.w	r0, r0, #15
 8014eee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014ef2:	6020      	str	r0, [r4, #0]
 8014ef4:	e7b5      	b.n	8014e62 <__hexnan+0x7a>
 8014ef6:	2508      	movs	r5, #8
 8014ef8:	e7b3      	b.n	8014e62 <__hexnan+0x7a>
 8014efa:	9b01      	ldr	r3, [sp, #4]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d0dd      	beq.n	8014ebc <__hexnan+0xd4>
 8014f00:	f1c3 0320 	rsb	r3, r3, #32
 8014f04:	f04f 32ff 	mov.w	r2, #4294967295
 8014f08:	40da      	lsrs	r2, r3
 8014f0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8014f0e:	4013      	ands	r3, r2
 8014f10:	f846 3c04 	str.w	r3, [r6, #-4]
 8014f14:	e7d2      	b.n	8014ebc <__hexnan+0xd4>
 8014f16:	3f04      	subs	r7, #4
 8014f18:	e7d0      	b.n	8014ebc <__hexnan+0xd4>
 8014f1a:	2004      	movs	r0, #4
 8014f1c:	e7d5      	b.n	8014eca <__hexnan+0xe2>
	...

08014f20 <malloc>:
 8014f20:	4b02      	ldr	r3, [pc, #8]	@ (8014f2c <malloc+0xc>)
 8014f22:	4601      	mov	r1, r0
 8014f24:	6818      	ldr	r0, [r3, #0]
 8014f26:	f000 b825 	b.w	8014f74 <_malloc_r>
 8014f2a:	bf00      	nop
 8014f2c:	2000018c 	.word	0x2000018c

08014f30 <sbrk_aligned>:
 8014f30:	b570      	push	{r4, r5, r6, lr}
 8014f32:	4e0f      	ldr	r6, [pc, #60]	@ (8014f70 <sbrk_aligned+0x40>)
 8014f34:	460c      	mov	r4, r1
 8014f36:	6831      	ldr	r1, [r6, #0]
 8014f38:	4605      	mov	r5, r0
 8014f3a:	b911      	cbnz	r1, 8014f42 <sbrk_aligned+0x12>
 8014f3c:	f001 f964 	bl	8016208 <_sbrk_r>
 8014f40:	6030      	str	r0, [r6, #0]
 8014f42:	4621      	mov	r1, r4
 8014f44:	4628      	mov	r0, r5
 8014f46:	f001 f95f 	bl	8016208 <_sbrk_r>
 8014f4a:	1c43      	adds	r3, r0, #1
 8014f4c:	d103      	bne.n	8014f56 <sbrk_aligned+0x26>
 8014f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8014f52:	4620      	mov	r0, r4
 8014f54:	bd70      	pop	{r4, r5, r6, pc}
 8014f56:	1cc4      	adds	r4, r0, #3
 8014f58:	f024 0403 	bic.w	r4, r4, #3
 8014f5c:	42a0      	cmp	r0, r4
 8014f5e:	d0f8      	beq.n	8014f52 <sbrk_aligned+0x22>
 8014f60:	1a21      	subs	r1, r4, r0
 8014f62:	4628      	mov	r0, r5
 8014f64:	f001 f950 	bl	8016208 <_sbrk_r>
 8014f68:	3001      	adds	r0, #1
 8014f6a:	d1f2      	bne.n	8014f52 <sbrk_aligned+0x22>
 8014f6c:	e7ef      	b.n	8014f4e <sbrk_aligned+0x1e>
 8014f6e:	bf00      	nop
 8014f70:	2000b4e4 	.word	0x2000b4e4

08014f74 <_malloc_r>:
 8014f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f78:	1ccd      	adds	r5, r1, #3
 8014f7a:	f025 0503 	bic.w	r5, r5, #3
 8014f7e:	3508      	adds	r5, #8
 8014f80:	2d0c      	cmp	r5, #12
 8014f82:	bf38      	it	cc
 8014f84:	250c      	movcc	r5, #12
 8014f86:	2d00      	cmp	r5, #0
 8014f88:	4606      	mov	r6, r0
 8014f8a:	db01      	blt.n	8014f90 <_malloc_r+0x1c>
 8014f8c:	42a9      	cmp	r1, r5
 8014f8e:	d904      	bls.n	8014f9a <_malloc_r+0x26>
 8014f90:	230c      	movs	r3, #12
 8014f92:	6033      	str	r3, [r6, #0]
 8014f94:	2000      	movs	r0, #0
 8014f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015070 <_malloc_r+0xfc>
 8014f9e:	f000 f87b 	bl	8015098 <__malloc_lock>
 8014fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8014fa6:	461c      	mov	r4, r3
 8014fa8:	bb44      	cbnz	r4, 8014ffc <_malloc_r+0x88>
 8014faa:	4629      	mov	r1, r5
 8014fac:	4630      	mov	r0, r6
 8014fae:	f7ff ffbf 	bl	8014f30 <sbrk_aligned>
 8014fb2:	1c43      	adds	r3, r0, #1
 8014fb4:	4604      	mov	r4, r0
 8014fb6:	d158      	bne.n	801506a <_malloc_r+0xf6>
 8014fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8014fbc:	4627      	mov	r7, r4
 8014fbe:	2f00      	cmp	r7, #0
 8014fc0:	d143      	bne.n	801504a <_malloc_r+0xd6>
 8014fc2:	2c00      	cmp	r4, #0
 8014fc4:	d04b      	beq.n	801505e <_malloc_r+0xea>
 8014fc6:	6823      	ldr	r3, [r4, #0]
 8014fc8:	4639      	mov	r1, r7
 8014fca:	4630      	mov	r0, r6
 8014fcc:	eb04 0903 	add.w	r9, r4, r3
 8014fd0:	f001 f91a 	bl	8016208 <_sbrk_r>
 8014fd4:	4581      	cmp	r9, r0
 8014fd6:	d142      	bne.n	801505e <_malloc_r+0xea>
 8014fd8:	6821      	ldr	r1, [r4, #0]
 8014fda:	1a6d      	subs	r5, r5, r1
 8014fdc:	4629      	mov	r1, r5
 8014fde:	4630      	mov	r0, r6
 8014fe0:	f7ff ffa6 	bl	8014f30 <sbrk_aligned>
 8014fe4:	3001      	adds	r0, #1
 8014fe6:	d03a      	beq.n	801505e <_malloc_r+0xea>
 8014fe8:	6823      	ldr	r3, [r4, #0]
 8014fea:	442b      	add	r3, r5
 8014fec:	6023      	str	r3, [r4, #0]
 8014fee:	f8d8 3000 	ldr.w	r3, [r8]
 8014ff2:	685a      	ldr	r2, [r3, #4]
 8014ff4:	bb62      	cbnz	r2, 8015050 <_malloc_r+0xdc>
 8014ff6:	f8c8 7000 	str.w	r7, [r8]
 8014ffa:	e00f      	b.n	801501c <_malloc_r+0xa8>
 8014ffc:	6822      	ldr	r2, [r4, #0]
 8014ffe:	1b52      	subs	r2, r2, r5
 8015000:	d420      	bmi.n	8015044 <_malloc_r+0xd0>
 8015002:	2a0b      	cmp	r2, #11
 8015004:	d917      	bls.n	8015036 <_malloc_r+0xc2>
 8015006:	1961      	adds	r1, r4, r5
 8015008:	42a3      	cmp	r3, r4
 801500a:	6025      	str	r5, [r4, #0]
 801500c:	bf18      	it	ne
 801500e:	6059      	strne	r1, [r3, #4]
 8015010:	6863      	ldr	r3, [r4, #4]
 8015012:	bf08      	it	eq
 8015014:	f8c8 1000 	streq.w	r1, [r8]
 8015018:	5162      	str	r2, [r4, r5]
 801501a:	604b      	str	r3, [r1, #4]
 801501c:	4630      	mov	r0, r6
 801501e:	f000 f841 	bl	80150a4 <__malloc_unlock>
 8015022:	f104 000b 	add.w	r0, r4, #11
 8015026:	1d23      	adds	r3, r4, #4
 8015028:	f020 0007 	bic.w	r0, r0, #7
 801502c:	1ac2      	subs	r2, r0, r3
 801502e:	bf1c      	itt	ne
 8015030:	1a1b      	subne	r3, r3, r0
 8015032:	50a3      	strne	r3, [r4, r2]
 8015034:	e7af      	b.n	8014f96 <_malloc_r+0x22>
 8015036:	6862      	ldr	r2, [r4, #4]
 8015038:	42a3      	cmp	r3, r4
 801503a:	bf0c      	ite	eq
 801503c:	f8c8 2000 	streq.w	r2, [r8]
 8015040:	605a      	strne	r2, [r3, #4]
 8015042:	e7eb      	b.n	801501c <_malloc_r+0xa8>
 8015044:	4623      	mov	r3, r4
 8015046:	6864      	ldr	r4, [r4, #4]
 8015048:	e7ae      	b.n	8014fa8 <_malloc_r+0x34>
 801504a:	463c      	mov	r4, r7
 801504c:	687f      	ldr	r7, [r7, #4]
 801504e:	e7b6      	b.n	8014fbe <_malloc_r+0x4a>
 8015050:	461a      	mov	r2, r3
 8015052:	685b      	ldr	r3, [r3, #4]
 8015054:	42a3      	cmp	r3, r4
 8015056:	d1fb      	bne.n	8015050 <_malloc_r+0xdc>
 8015058:	2300      	movs	r3, #0
 801505a:	6053      	str	r3, [r2, #4]
 801505c:	e7de      	b.n	801501c <_malloc_r+0xa8>
 801505e:	230c      	movs	r3, #12
 8015060:	6033      	str	r3, [r6, #0]
 8015062:	4630      	mov	r0, r6
 8015064:	f000 f81e 	bl	80150a4 <__malloc_unlock>
 8015068:	e794      	b.n	8014f94 <_malloc_r+0x20>
 801506a:	6005      	str	r5, [r0, #0]
 801506c:	e7d6      	b.n	801501c <_malloc_r+0xa8>
 801506e:	bf00      	nop
 8015070:	2000b4e8 	.word	0x2000b4e8

08015074 <__ascii_mbtowc>:
 8015074:	b082      	sub	sp, #8
 8015076:	b901      	cbnz	r1, 801507a <__ascii_mbtowc+0x6>
 8015078:	a901      	add	r1, sp, #4
 801507a:	b142      	cbz	r2, 801508e <__ascii_mbtowc+0x1a>
 801507c:	b14b      	cbz	r3, 8015092 <__ascii_mbtowc+0x1e>
 801507e:	7813      	ldrb	r3, [r2, #0]
 8015080:	600b      	str	r3, [r1, #0]
 8015082:	7812      	ldrb	r2, [r2, #0]
 8015084:	1e10      	subs	r0, r2, #0
 8015086:	bf18      	it	ne
 8015088:	2001      	movne	r0, #1
 801508a:	b002      	add	sp, #8
 801508c:	4770      	bx	lr
 801508e:	4610      	mov	r0, r2
 8015090:	e7fb      	b.n	801508a <__ascii_mbtowc+0x16>
 8015092:	f06f 0001 	mvn.w	r0, #1
 8015096:	e7f8      	b.n	801508a <__ascii_mbtowc+0x16>

08015098 <__malloc_lock>:
 8015098:	4801      	ldr	r0, [pc, #4]	@ (80150a0 <__malloc_lock+0x8>)
 801509a:	f7fe bd26 	b.w	8013aea <__retarget_lock_acquire_recursive>
 801509e:	bf00      	nop
 80150a0:	2000b4e0 	.word	0x2000b4e0

080150a4 <__malloc_unlock>:
 80150a4:	4801      	ldr	r0, [pc, #4]	@ (80150ac <__malloc_unlock+0x8>)
 80150a6:	f7fe bd21 	b.w	8013aec <__retarget_lock_release_recursive>
 80150aa:	bf00      	nop
 80150ac:	2000b4e0 	.word	0x2000b4e0

080150b0 <_Balloc>:
 80150b0:	b570      	push	{r4, r5, r6, lr}
 80150b2:	69c6      	ldr	r6, [r0, #28]
 80150b4:	4604      	mov	r4, r0
 80150b6:	460d      	mov	r5, r1
 80150b8:	b976      	cbnz	r6, 80150d8 <_Balloc+0x28>
 80150ba:	2010      	movs	r0, #16
 80150bc:	f7ff ff30 	bl	8014f20 <malloc>
 80150c0:	4602      	mov	r2, r0
 80150c2:	61e0      	str	r0, [r4, #28]
 80150c4:	b920      	cbnz	r0, 80150d0 <_Balloc+0x20>
 80150c6:	4b18      	ldr	r3, [pc, #96]	@ (8015128 <_Balloc+0x78>)
 80150c8:	4818      	ldr	r0, [pc, #96]	@ (801512c <_Balloc+0x7c>)
 80150ca:	216b      	movs	r1, #107	@ 0x6b
 80150cc:	f7fe fd2e 	bl	8013b2c <__assert_func>
 80150d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80150d4:	6006      	str	r6, [r0, #0]
 80150d6:	60c6      	str	r6, [r0, #12]
 80150d8:	69e6      	ldr	r6, [r4, #28]
 80150da:	68f3      	ldr	r3, [r6, #12]
 80150dc:	b183      	cbz	r3, 8015100 <_Balloc+0x50>
 80150de:	69e3      	ldr	r3, [r4, #28]
 80150e0:	68db      	ldr	r3, [r3, #12]
 80150e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80150e6:	b9b8      	cbnz	r0, 8015118 <_Balloc+0x68>
 80150e8:	2101      	movs	r1, #1
 80150ea:	fa01 f605 	lsl.w	r6, r1, r5
 80150ee:	1d72      	adds	r2, r6, #5
 80150f0:	0092      	lsls	r2, r2, #2
 80150f2:	4620      	mov	r0, r4
 80150f4:	f001 f89f 	bl	8016236 <_calloc_r>
 80150f8:	b160      	cbz	r0, 8015114 <_Balloc+0x64>
 80150fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80150fe:	e00e      	b.n	801511e <_Balloc+0x6e>
 8015100:	2221      	movs	r2, #33	@ 0x21
 8015102:	2104      	movs	r1, #4
 8015104:	4620      	mov	r0, r4
 8015106:	f001 f896 	bl	8016236 <_calloc_r>
 801510a:	69e3      	ldr	r3, [r4, #28]
 801510c:	60f0      	str	r0, [r6, #12]
 801510e:	68db      	ldr	r3, [r3, #12]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d1e4      	bne.n	80150de <_Balloc+0x2e>
 8015114:	2000      	movs	r0, #0
 8015116:	bd70      	pop	{r4, r5, r6, pc}
 8015118:	6802      	ldr	r2, [r0, #0]
 801511a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801511e:	2300      	movs	r3, #0
 8015120:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015124:	e7f7      	b.n	8015116 <_Balloc+0x66>
 8015126:	bf00      	nop
 8015128:	0801679e 	.word	0x0801679e
 801512c:	08016929 	.word	0x08016929

08015130 <_Bfree>:
 8015130:	b570      	push	{r4, r5, r6, lr}
 8015132:	69c6      	ldr	r6, [r0, #28]
 8015134:	4605      	mov	r5, r0
 8015136:	460c      	mov	r4, r1
 8015138:	b976      	cbnz	r6, 8015158 <_Bfree+0x28>
 801513a:	2010      	movs	r0, #16
 801513c:	f7ff fef0 	bl	8014f20 <malloc>
 8015140:	4602      	mov	r2, r0
 8015142:	61e8      	str	r0, [r5, #28]
 8015144:	b920      	cbnz	r0, 8015150 <_Bfree+0x20>
 8015146:	4b09      	ldr	r3, [pc, #36]	@ (801516c <_Bfree+0x3c>)
 8015148:	4809      	ldr	r0, [pc, #36]	@ (8015170 <_Bfree+0x40>)
 801514a:	218f      	movs	r1, #143	@ 0x8f
 801514c:	f7fe fcee 	bl	8013b2c <__assert_func>
 8015150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015154:	6006      	str	r6, [r0, #0]
 8015156:	60c6      	str	r6, [r0, #12]
 8015158:	b13c      	cbz	r4, 801516a <_Bfree+0x3a>
 801515a:	69eb      	ldr	r3, [r5, #28]
 801515c:	6862      	ldr	r2, [r4, #4]
 801515e:	68db      	ldr	r3, [r3, #12]
 8015160:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015164:	6021      	str	r1, [r4, #0]
 8015166:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801516a:	bd70      	pop	{r4, r5, r6, pc}
 801516c:	0801679e 	.word	0x0801679e
 8015170:	08016929 	.word	0x08016929

08015174 <__multadd>:
 8015174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015178:	690d      	ldr	r5, [r1, #16]
 801517a:	4607      	mov	r7, r0
 801517c:	460c      	mov	r4, r1
 801517e:	461e      	mov	r6, r3
 8015180:	f101 0c14 	add.w	ip, r1, #20
 8015184:	2000      	movs	r0, #0
 8015186:	f8dc 3000 	ldr.w	r3, [ip]
 801518a:	b299      	uxth	r1, r3
 801518c:	fb02 6101 	mla	r1, r2, r1, r6
 8015190:	0c1e      	lsrs	r6, r3, #16
 8015192:	0c0b      	lsrs	r3, r1, #16
 8015194:	fb02 3306 	mla	r3, r2, r6, r3
 8015198:	b289      	uxth	r1, r1
 801519a:	3001      	adds	r0, #1
 801519c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80151a0:	4285      	cmp	r5, r0
 80151a2:	f84c 1b04 	str.w	r1, [ip], #4
 80151a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80151aa:	dcec      	bgt.n	8015186 <__multadd+0x12>
 80151ac:	b30e      	cbz	r6, 80151f2 <__multadd+0x7e>
 80151ae:	68a3      	ldr	r3, [r4, #8]
 80151b0:	42ab      	cmp	r3, r5
 80151b2:	dc19      	bgt.n	80151e8 <__multadd+0x74>
 80151b4:	6861      	ldr	r1, [r4, #4]
 80151b6:	4638      	mov	r0, r7
 80151b8:	3101      	adds	r1, #1
 80151ba:	f7ff ff79 	bl	80150b0 <_Balloc>
 80151be:	4680      	mov	r8, r0
 80151c0:	b928      	cbnz	r0, 80151ce <__multadd+0x5a>
 80151c2:	4602      	mov	r2, r0
 80151c4:	4b0c      	ldr	r3, [pc, #48]	@ (80151f8 <__multadd+0x84>)
 80151c6:	480d      	ldr	r0, [pc, #52]	@ (80151fc <__multadd+0x88>)
 80151c8:	21ba      	movs	r1, #186	@ 0xba
 80151ca:	f7fe fcaf 	bl	8013b2c <__assert_func>
 80151ce:	6922      	ldr	r2, [r4, #16]
 80151d0:	3202      	adds	r2, #2
 80151d2:	f104 010c 	add.w	r1, r4, #12
 80151d6:	0092      	lsls	r2, r2, #2
 80151d8:	300c      	adds	r0, #12
 80151da:	f7fe fc88 	bl	8013aee <memcpy>
 80151de:	4621      	mov	r1, r4
 80151e0:	4638      	mov	r0, r7
 80151e2:	f7ff ffa5 	bl	8015130 <_Bfree>
 80151e6:	4644      	mov	r4, r8
 80151e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80151ec:	3501      	adds	r5, #1
 80151ee:	615e      	str	r6, [r3, #20]
 80151f0:	6125      	str	r5, [r4, #16]
 80151f2:	4620      	mov	r0, r4
 80151f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151f8:	080168b8 	.word	0x080168b8
 80151fc:	08016929 	.word	0x08016929

08015200 <__s2b>:
 8015200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015204:	460c      	mov	r4, r1
 8015206:	4615      	mov	r5, r2
 8015208:	461f      	mov	r7, r3
 801520a:	2209      	movs	r2, #9
 801520c:	3308      	adds	r3, #8
 801520e:	4606      	mov	r6, r0
 8015210:	fb93 f3f2 	sdiv	r3, r3, r2
 8015214:	2100      	movs	r1, #0
 8015216:	2201      	movs	r2, #1
 8015218:	429a      	cmp	r2, r3
 801521a:	db09      	blt.n	8015230 <__s2b+0x30>
 801521c:	4630      	mov	r0, r6
 801521e:	f7ff ff47 	bl	80150b0 <_Balloc>
 8015222:	b940      	cbnz	r0, 8015236 <__s2b+0x36>
 8015224:	4602      	mov	r2, r0
 8015226:	4b19      	ldr	r3, [pc, #100]	@ (801528c <__s2b+0x8c>)
 8015228:	4819      	ldr	r0, [pc, #100]	@ (8015290 <__s2b+0x90>)
 801522a:	21d3      	movs	r1, #211	@ 0xd3
 801522c:	f7fe fc7e 	bl	8013b2c <__assert_func>
 8015230:	0052      	lsls	r2, r2, #1
 8015232:	3101      	adds	r1, #1
 8015234:	e7f0      	b.n	8015218 <__s2b+0x18>
 8015236:	9b08      	ldr	r3, [sp, #32]
 8015238:	6143      	str	r3, [r0, #20]
 801523a:	2d09      	cmp	r5, #9
 801523c:	f04f 0301 	mov.w	r3, #1
 8015240:	6103      	str	r3, [r0, #16]
 8015242:	dd16      	ble.n	8015272 <__s2b+0x72>
 8015244:	f104 0909 	add.w	r9, r4, #9
 8015248:	46c8      	mov	r8, r9
 801524a:	442c      	add	r4, r5
 801524c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015250:	4601      	mov	r1, r0
 8015252:	3b30      	subs	r3, #48	@ 0x30
 8015254:	220a      	movs	r2, #10
 8015256:	4630      	mov	r0, r6
 8015258:	f7ff ff8c 	bl	8015174 <__multadd>
 801525c:	45a0      	cmp	r8, r4
 801525e:	d1f5      	bne.n	801524c <__s2b+0x4c>
 8015260:	f1a5 0408 	sub.w	r4, r5, #8
 8015264:	444c      	add	r4, r9
 8015266:	1b2d      	subs	r5, r5, r4
 8015268:	1963      	adds	r3, r4, r5
 801526a:	42bb      	cmp	r3, r7
 801526c:	db04      	blt.n	8015278 <__s2b+0x78>
 801526e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015272:	340a      	adds	r4, #10
 8015274:	2509      	movs	r5, #9
 8015276:	e7f6      	b.n	8015266 <__s2b+0x66>
 8015278:	f814 3b01 	ldrb.w	r3, [r4], #1
 801527c:	4601      	mov	r1, r0
 801527e:	3b30      	subs	r3, #48	@ 0x30
 8015280:	220a      	movs	r2, #10
 8015282:	4630      	mov	r0, r6
 8015284:	f7ff ff76 	bl	8015174 <__multadd>
 8015288:	e7ee      	b.n	8015268 <__s2b+0x68>
 801528a:	bf00      	nop
 801528c:	080168b8 	.word	0x080168b8
 8015290:	08016929 	.word	0x08016929

08015294 <__hi0bits>:
 8015294:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015298:	4603      	mov	r3, r0
 801529a:	bf36      	itet	cc
 801529c:	0403      	lslcc	r3, r0, #16
 801529e:	2000      	movcs	r0, #0
 80152a0:	2010      	movcc	r0, #16
 80152a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80152a6:	bf3c      	itt	cc
 80152a8:	021b      	lslcc	r3, r3, #8
 80152aa:	3008      	addcc	r0, #8
 80152ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80152b0:	bf3c      	itt	cc
 80152b2:	011b      	lslcc	r3, r3, #4
 80152b4:	3004      	addcc	r0, #4
 80152b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80152ba:	bf3c      	itt	cc
 80152bc:	009b      	lslcc	r3, r3, #2
 80152be:	3002      	addcc	r0, #2
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	db05      	blt.n	80152d0 <__hi0bits+0x3c>
 80152c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80152c8:	f100 0001 	add.w	r0, r0, #1
 80152cc:	bf08      	it	eq
 80152ce:	2020      	moveq	r0, #32
 80152d0:	4770      	bx	lr

080152d2 <__lo0bits>:
 80152d2:	6803      	ldr	r3, [r0, #0]
 80152d4:	4602      	mov	r2, r0
 80152d6:	f013 0007 	ands.w	r0, r3, #7
 80152da:	d00b      	beq.n	80152f4 <__lo0bits+0x22>
 80152dc:	07d9      	lsls	r1, r3, #31
 80152de:	d421      	bmi.n	8015324 <__lo0bits+0x52>
 80152e0:	0798      	lsls	r0, r3, #30
 80152e2:	bf49      	itett	mi
 80152e4:	085b      	lsrmi	r3, r3, #1
 80152e6:	089b      	lsrpl	r3, r3, #2
 80152e8:	2001      	movmi	r0, #1
 80152ea:	6013      	strmi	r3, [r2, #0]
 80152ec:	bf5c      	itt	pl
 80152ee:	6013      	strpl	r3, [r2, #0]
 80152f0:	2002      	movpl	r0, #2
 80152f2:	4770      	bx	lr
 80152f4:	b299      	uxth	r1, r3
 80152f6:	b909      	cbnz	r1, 80152fc <__lo0bits+0x2a>
 80152f8:	0c1b      	lsrs	r3, r3, #16
 80152fa:	2010      	movs	r0, #16
 80152fc:	b2d9      	uxtb	r1, r3
 80152fe:	b909      	cbnz	r1, 8015304 <__lo0bits+0x32>
 8015300:	3008      	adds	r0, #8
 8015302:	0a1b      	lsrs	r3, r3, #8
 8015304:	0719      	lsls	r1, r3, #28
 8015306:	bf04      	itt	eq
 8015308:	091b      	lsreq	r3, r3, #4
 801530a:	3004      	addeq	r0, #4
 801530c:	0799      	lsls	r1, r3, #30
 801530e:	bf04      	itt	eq
 8015310:	089b      	lsreq	r3, r3, #2
 8015312:	3002      	addeq	r0, #2
 8015314:	07d9      	lsls	r1, r3, #31
 8015316:	d403      	bmi.n	8015320 <__lo0bits+0x4e>
 8015318:	085b      	lsrs	r3, r3, #1
 801531a:	f100 0001 	add.w	r0, r0, #1
 801531e:	d003      	beq.n	8015328 <__lo0bits+0x56>
 8015320:	6013      	str	r3, [r2, #0]
 8015322:	4770      	bx	lr
 8015324:	2000      	movs	r0, #0
 8015326:	4770      	bx	lr
 8015328:	2020      	movs	r0, #32
 801532a:	4770      	bx	lr

0801532c <__i2b>:
 801532c:	b510      	push	{r4, lr}
 801532e:	460c      	mov	r4, r1
 8015330:	2101      	movs	r1, #1
 8015332:	f7ff febd 	bl	80150b0 <_Balloc>
 8015336:	4602      	mov	r2, r0
 8015338:	b928      	cbnz	r0, 8015346 <__i2b+0x1a>
 801533a:	4b05      	ldr	r3, [pc, #20]	@ (8015350 <__i2b+0x24>)
 801533c:	4805      	ldr	r0, [pc, #20]	@ (8015354 <__i2b+0x28>)
 801533e:	f240 1145 	movw	r1, #325	@ 0x145
 8015342:	f7fe fbf3 	bl	8013b2c <__assert_func>
 8015346:	2301      	movs	r3, #1
 8015348:	6144      	str	r4, [r0, #20]
 801534a:	6103      	str	r3, [r0, #16]
 801534c:	bd10      	pop	{r4, pc}
 801534e:	bf00      	nop
 8015350:	080168b8 	.word	0x080168b8
 8015354:	08016929 	.word	0x08016929

08015358 <__multiply>:
 8015358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801535c:	4617      	mov	r7, r2
 801535e:	690a      	ldr	r2, [r1, #16]
 8015360:	693b      	ldr	r3, [r7, #16]
 8015362:	429a      	cmp	r2, r3
 8015364:	bfa8      	it	ge
 8015366:	463b      	movge	r3, r7
 8015368:	4689      	mov	r9, r1
 801536a:	bfa4      	itt	ge
 801536c:	460f      	movge	r7, r1
 801536e:	4699      	movge	r9, r3
 8015370:	693d      	ldr	r5, [r7, #16]
 8015372:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015376:	68bb      	ldr	r3, [r7, #8]
 8015378:	6879      	ldr	r1, [r7, #4]
 801537a:	eb05 060a 	add.w	r6, r5, sl
 801537e:	42b3      	cmp	r3, r6
 8015380:	b085      	sub	sp, #20
 8015382:	bfb8      	it	lt
 8015384:	3101      	addlt	r1, #1
 8015386:	f7ff fe93 	bl	80150b0 <_Balloc>
 801538a:	b930      	cbnz	r0, 801539a <__multiply+0x42>
 801538c:	4602      	mov	r2, r0
 801538e:	4b41      	ldr	r3, [pc, #260]	@ (8015494 <__multiply+0x13c>)
 8015390:	4841      	ldr	r0, [pc, #260]	@ (8015498 <__multiply+0x140>)
 8015392:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015396:	f7fe fbc9 	bl	8013b2c <__assert_func>
 801539a:	f100 0414 	add.w	r4, r0, #20
 801539e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80153a2:	4623      	mov	r3, r4
 80153a4:	2200      	movs	r2, #0
 80153a6:	4573      	cmp	r3, lr
 80153a8:	d320      	bcc.n	80153ec <__multiply+0x94>
 80153aa:	f107 0814 	add.w	r8, r7, #20
 80153ae:	f109 0114 	add.w	r1, r9, #20
 80153b2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80153b6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80153ba:	9302      	str	r3, [sp, #8]
 80153bc:	1beb      	subs	r3, r5, r7
 80153be:	3b15      	subs	r3, #21
 80153c0:	f023 0303 	bic.w	r3, r3, #3
 80153c4:	3304      	adds	r3, #4
 80153c6:	3715      	adds	r7, #21
 80153c8:	42bd      	cmp	r5, r7
 80153ca:	bf38      	it	cc
 80153cc:	2304      	movcc	r3, #4
 80153ce:	9301      	str	r3, [sp, #4]
 80153d0:	9b02      	ldr	r3, [sp, #8]
 80153d2:	9103      	str	r1, [sp, #12]
 80153d4:	428b      	cmp	r3, r1
 80153d6:	d80c      	bhi.n	80153f2 <__multiply+0x9a>
 80153d8:	2e00      	cmp	r6, #0
 80153da:	dd03      	ble.n	80153e4 <__multiply+0x8c>
 80153dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d055      	beq.n	8015490 <__multiply+0x138>
 80153e4:	6106      	str	r6, [r0, #16]
 80153e6:	b005      	add	sp, #20
 80153e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153ec:	f843 2b04 	str.w	r2, [r3], #4
 80153f0:	e7d9      	b.n	80153a6 <__multiply+0x4e>
 80153f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80153f6:	f1ba 0f00 	cmp.w	sl, #0
 80153fa:	d01f      	beq.n	801543c <__multiply+0xe4>
 80153fc:	46c4      	mov	ip, r8
 80153fe:	46a1      	mov	r9, r4
 8015400:	2700      	movs	r7, #0
 8015402:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015406:	f8d9 3000 	ldr.w	r3, [r9]
 801540a:	fa1f fb82 	uxth.w	fp, r2
 801540e:	b29b      	uxth	r3, r3
 8015410:	fb0a 330b 	mla	r3, sl, fp, r3
 8015414:	443b      	add	r3, r7
 8015416:	f8d9 7000 	ldr.w	r7, [r9]
 801541a:	0c12      	lsrs	r2, r2, #16
 801541c:	0c3f      	lsrs	r7, r7, #16
 801541e:	fb0a 7202 	mla	r2, sl, r2, r7
 8015422:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015426:	b29b      	uxth	r3, r3
 8015428:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801542c:	4565      	cmp	r5, ip
 801542e:	f849 3b04 	str.w	r3, [r9], #4
 8015432:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015436:	d8e4      	bhi.n	8015402 <__multiply+0xaa>
 8015438:	9b01      	ldr	r3, [sp, #4]
 801543a:	50e7      	str	r7, [r4, r3]
 801543c:	9b03      	ldr	r3, [sp, #12]
 801543e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015442:	3104      	adds	r1, #4
 8015444:	f1b9 0f00 	cmp.w	r9, #0
 8015448:	d020      	beq.n	801548c <__multiply+0x134>
 801544a:	6823      	ldr	r3, [r4, #0]
 801544c:	4647      	mov	r7, r8
 801544e:	46a4      	mov	ip, r4
 8015450:	f04f 0a00 	mov.w	sl, #0
 8015454:	f8b7 b000 	ldrh.w	fp, [r7]
 8015458:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801545c:	fb09 220b 	mla	r2, r9, fp, r2
 8015460:	4452      	add	r2, sl
 8015462:	b29b      	uxth	r3, r3
 8015464:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015468:	f84c 3b04 	str.w	r3, [ip], #4
 801546c:	f857 3b04 	ldr.w	r3, [r7], #4
 8015470:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015474:	f8bc 3000 	ldrh.w	r3, [ip]
 8015478:	fb09 330a 	mla	r3, r9, sl, r3
 801547c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015480:	42bd      	cmp	r5, r7
 8015482:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015486:	d8e5      	bhi.n	8015454 <__multiply+0xfc>
 8015488:	9a01      	ldr	r2, [sp, #4]
 801548a:	50a3      	str	r3, [r4, r2]
 801548c:	3404      	adds	r4, #4
 801548e:	e79f      	b.n	80153d0 <__multiply+0x78>
 8015490:	3e01      	subs	r6, #1
 8015492:	e7a1      	b.n	80153d8 <__multiply+0x80>
 8015494:	080168b8 	.word	0x080168b8
 8015498:	08016929 	.word	0x08016929

0801549c <__pow5mult>:
 801549c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154a0:	4615      	mov	r5, r2
 80154a2:	f012 0203 	ands.w	r2, r2, #3
 80154a6:	4607      	mov	r7, r0
 80154a8:	460e      	mov	r6, r1
 80154aa:	d007      	beq.n	80154bc <__pow5mult+0x20>
 80154ac:	4c25      	ldr	r4, [pc, #148]	@ (8015544 <__pow5mult+0xa8>)
 80154ae:	3a01      	subs	r2, #1
 80154b0:	2300      	movs	r3, #0
 80154b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80154b6:	f7ff fe5d 	bl	8015174 <__multadd>
 80154ba:	4606      	mov	r6, r0
 80154bc:	10ad      	asrs	r5, r5, #2
 80154be:	d03d      	beq.n	801553c <__pow5mult+0xa0>
 80154c0:	69fc      	ldr	r4, [r7, #28]
 80154c2:	b97c      	cbnz	r4, 80154e4 <__pow5mult+0x48>
 80154c4:	2010      	movs	r0, #16
 80154c6:	f7ff fd2b 	bl	8014f20 <malloc>
 80154ca:	4602      	mov	r2, r0
 80154cc:	61f8      	str	r0, [r7, #28]
 80154ce:	b928      	cbnz	r0, 80154dc <__pow5mult+0x40>
 80154d0:	4b1d      	ldr	r3, [pc, #116]	@ (8015548 <__pow5mult+0xac>)
 80154d2:	481e      	ldr	r0, [pc, #120]	@ (801554c <__pow5mult+0xb0>)
 80154d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80154d8:	f7fe fb28 	bl	8013b2c <__assert_func>
 80154dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80154e0:	6004      	str	r4, [r0, #0]
 80154e2:	60c4      	str	r4, [r0, #12]
 80154e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80154e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80154ec:	b94c      	cbnz	r4, 8015502 <__pow5mult+0x66>
 80154ee:	f240 2171 	movw	r1, #625	@ 0x271
 80154f2:	4638      	mov	r0, r7
 80154f4:	f7ff ff1a 	bl	801532c <__i2b>
 80154f8:	2300      	movs	r3, #0
 80154fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80154fe:	4604      	mov	r4, r0
 8015500:	6003      	str	r3, [r0, #0]
 8015502:	f04f 0900 	mov.w	r9, #0
 8015506:	07eb      	lsls	r3, r5, #31
 8015508:	d50a      	bpl.n	8015520 <__pow5mult+0x84>
 801550a:	4631      	mov	r1, r6
 801550c:	4622      	mov	r2, r4
 801550e:	4638      	mov	r0, r7
 8015510:	f7ff ff22 	bl	8015358 <__multiply>
 8015514:	4631      	mov	r1, r6
 8015516:	4680      	mov	r8, r0
 8015518:	4638      	mov	r0, r7
 801551a:	f7ff fe09 	bl	8015130 <_Bfree>
 801551e:	4646      	mov	r6, r8
 8015520:	106d      	asrs	r5, r5, #1
 8015522:	d00b      	beq.n	801553c <__pow5mult+0xa0>
 8015524:	6820      	ldr	r0, [r4, #0]
 8015526:	b938      	cbnz	r0, 8015538 <__pow5mult+0x9c>
 8015528:	4622      	mov	r2, r4
 801552a:	4621      	mov	r1, r4
 801552c:	4638      	mov	r0, r7
 801552e:	f7ff ff13 	bl	8015358 <__multiply>
 8015532:	6020      	str	r0, [r4, #0]
 8015534:	f8c0 9000 	str.w	r9, [r0]
 8015538:	4604      	mov	r4, r0
 801553a:	e7e4      	b.n	8015506 <__pow5mult+0x6a>
 801553c:	4630      	mov	r0, r6
 801553e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015542:	bf00      	nop
 8015544:	08016aec 	.word	0x08016aec
 8015548:	0801679e 	.word	0x0801679e
 801554c:	08016929 	.word	0x08016929

08015550 <__lshift>:
 8015550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015554:	460c      	mov	r4, r1
 8015556:	6849      	ldr	r1, [r1, #4]
 8015558:	6923      	ldr	r3, [r4, #16]
 801555a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801555e:	68a3      	ldr	r3, [r4, #8]
 8015560:	4607      	mov	r7, r0
 8015562:	4691      	mov	r9, r2
 8015564:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015568:	f108 0601 	add.w	r6, r8, #1
 801556c:	42b3      	cmp	r3, r6
 801556e:	db0b      	blt.n	8015588 <__lshift+0x38>
 8015570:	4638      	mov	r0, r7
 8015572:	f7ff fd9d 	bl	80150b0 <_Balloc>
 8015576:	4605      	mov	r5, r0
 8015578:	b948      	cbnz	r0, 801558e <__lshift+0x3e>
 801557a:	4602      	mov	r2, r0
 801557c:	4b28      	ldr	r3, [pc, #160]	@ (8015620 <__lshift+0xd0>)
 801557e:	4829      	ldr	r0, [pc, #164]	@ (8015624 <__lshift+0xd4>)
 8015580:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015584:	f7fe fad2 	bl	8013b2c <__assert_func>
 8015588:	3101      	adds	r1, #1
 801558a:	005b      	lsls	r3, r3, #1
 801558c:	e7ee      	b.n	801556c <__lshift+0x1c>
 801558e:	2300      	movs	r3, #0
 8015590:	f100 0114 	add.w	r1, r0, #20
 8015594:	f100 0210 	add.w	r2, r0, #16
 8015598:	4618      	mov	r0, r3
 801559a:	4553      	cmp	r3, sl
 801559c:	db33      	blt.n	8015606 <__lshift+0xb6>
 801559e:	6920      	ldr	r0, [r4, #16]
 80155a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80155a4:	f104 0314 	add.w	r3, r4, #20
 80155a8:	f019 091f 	ands.w	r9, r9, #31
 80155ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80155b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80155b4:	d02b      	beq.n	801560e <__lshift+0xbe>
 80155b6:	f1c9 0e20 	rsb	lr, r9, #32
 80155ba:	468a      	mov	sl, r1
 80155bc:	2200      	movs	r2, #0
 80155be:	6818      	ldr	r0, [r3, #0]
 80155c0:	fa00 f009 	lsl.w	r0, r0, r9
 80155c4:	4310      	orrs	r0, r2
 80155c6:	f84a 0b04 	str.w	r0, [sl], #4
 80155ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80155ce:	459c      	cmp	ip, r3
 80155d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80155d4:	d8f3      	bhi.n	80155be <__lshift+0x6e>
 80155d6:	ebac 0304 	sub.w	r3, ip, r4
 80155da:	3b15      	subs	r3, #21
 80155dc:	f023 0303 	bic.w	r3, r3, #3
 80155e0:	3304      	adds	r3, #4
 80155e2:	f104 0015 	add.w	r0, r4, #21
 80155e6:	4560      	cmp	r0, ip
 80155e8:	bf88      	it	hi
 80155ea:	2304      	movhi	r3, #4
 80155ec:	50ca      	str	r2, [r1, r3]
 80155ee:	b10a      	cbz	r2, 80155f4 <__lshift+0xa4>
 80155f0:	f108 0602 	add.w	r6, r8, #2
 80155f4:	3e01      	subs	r6, #1
 80155f6:	4638      	mov	r0, r7
 80155f8:	612e      	str	r6, [r5, #16]
 80155fa:	4621      	mov	r1, r4
 80155fc:	f7ff fd98 	bl	8015130 <_Bfree>
 8015600:	4628      	mov	r0, r5
 8015602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015606:	f842 0f04 	str.w	r0, [r2, #4]!
 801560a:	3301      	adds	r3, #1
 801560c:	e7c5      	b.n	801559a <__lshift+0x4a>
 801560e:	3904      	subs	r1, #4
 8015610:	f853 2b04 	ldr.w	r2, [r3], #4
 8015614:	f841 2f04 	str.w	r2, [r1, #4]!
 8015618:	459c      	cmp	ip, r3
 801561a:	d8f9      	bhi.n	8015610 <__lshift+0xc0>
 801561c:	e7ea      	b.n	80155f4 <__lshift+0xa4>
 801561e:	bf00      	nop
 8015620:	080168b8 	.word	0x080168b8
 8015624:	08016929 	.word	0x08016929

08015628 <__mcmp>:
 8015628:	690a      	ldr	r2, [r1, #16]
 801562a:	4603      	mov	r3, r0
 801562c:	6900      	ldr	r0, [r0, #16]
 801562e:	1a80      	subs	r0, r0, r2
 8015630:	b530      	push	{r4, r5, lr}
 8015632:	d10e      	bne.n	8015652 <__mcmp+0x2a>
 8015634:	3314      	adds	r3, #20
 8015636:	3114      	adds	r1, #20
 8015638:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801563c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015640:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015644:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015648:	4295      	cmp	r5, r2
 801564a:	d003      	beq.n	8015654 <__mcmp+0x2c>
 801564c:	d205      	bcs.n	801565a <__mcmp+0x32>
 801564e:	f04f 30ff 	mov.w	r0, #4294967295
 8015652:	bd30      	pop	{r4, r5, pc}
 8015654:	42a3      	cmp	r3, r4
 8015656:	d3f3      	bcc.n	8015640 <__mcmp+0x18>
 8015658:	e7fb      	b.n	8015652 <__mcmp+0x2a>
 801565a:	2001      	movs	r0, #1
 801565c:	e7f9      	b.n	8015652 <__mcmp+0x2a>
	...

08015660 <__mdiff>:
 8015660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015664:	4689      	mov	r9, r1
 8015666:	4606      	mov	r6, r0
 8015668:	4611      	mov	r1, r2
 801566a:	4648      	mov	r0, r9
 801566c:	4614      	mov	r4, r2
 801566e:	f7ff ffdb 	bl	8015628 <__mcmp>
 8015672:	1e05      	subs	r5, r0, #0
 8015674:	d112      	bne.n	801569c <__mdiff+0x3c>
 8015676:	4629      	mov	r1, r5
 8015678:	4630      	mov	r0, r6
 801567a:	f7ff fd19 	bl	80150b0 <_Balloc>
 801567e:	4602      	mov	r2, r0
 8015680:	b928      	cbnz	r0, 801568e <__mdiff+0x2e>
 8015682:	4b3f      	ldr	r3, [pc, #252]	@ (8015780 <__mdiff+0x120>)
 8015684:	f240 2137 	movw	r1, #567	@ 0x237
 8015688:	483e      	ldr	r0, [pc, #248]	@ (8015784 <__mdiff+0x124>)
 801568a:	f7fe fa4f 	bl	8013b2c <__assert_func>
 801568e:	2301      	movs	r3, #1
 8015690:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015694:	4610      	mov	r0, r2
 8015696:	b003      	add	sp, #12
 8015698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801569c:	bfbc      	itt	lt
 801569e:	464b      	movlt	r3, r9
 80156a0:	46a1      	movlt	r9, r4
 80156a2:	4630      	mov	r0, r6
 80156a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80156a8:	bfba      	itte	lt
 80156aa:	461c      	movlt	r4, r3
 80156ac:	2501      	movlt	r5, #1
 80156ae:	2500      	movge	r5, #0
 80156b0:	f7ff fcfe 	bl	80150b0 <_Balloc>
 80156b4:	4602      	mov	r2, r0
 80156b6:	b918      	cbnz	r0, 80156c0 <__mdiff+0x60>
 80156b8:	4b31      	ldr	r3, [pc, #196]	@ (8015780 <__mdiff+0x120>)
 80156ba:	f240 2145 	movw	r1, #581	@ 0x245
 80156be:	e7e3      	b.n	8015688 <__mdiff+0x28>
 80156c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80156c4:	6926      	ldr	r6, [r4, #16]
 80156c6:	60c5      	str	r5, [r0, #12]
 80156c8:	f109 0310 	add.w	r3, r9, #16
 80156cc:	f109 0514 	add.w	r5, r9, #20
 80156d0:	f104 0e14 	add.w	lr, r4, #20
 80156d4:	f100 0b14 	add.w	fp, r0, #20
 80156d8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80156dc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80156e0:	9301      	str	r3, [sp, #4]
 80156e2:	46d9      	mov	r9, fp
 80156e4:	f04f 0c00 	mov.w	ip, #0
 80156e8:	9b01      	ldr	r3, [sp, #4]
 80156ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80156ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80156f2:	9301      	str	r3, [sp, #4]
 80156f4:	fa1f f38a 	uxth.w	r3, sl
 80156f8:	4619      	mov	r1, r3
 80156fa:	b283      	uxth	r3, r0
 80156fc:	1acb      	subs	r3, r1, r3
 80156fe:	0c00      	lsrs	r0, r0, #16
 8015700:	4463      	add	r3, ip
 8015702:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015706:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801570a:	b29b      	uxth	r3, r3
 801570c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015710:	4576      	cmp	r6, lr
 8015712:	f849 3b04 	str.w	r3, [r9], #4
 8015716:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801571a:	d8e5      	bhi.n	80156e8 <__mdiff+0x88>
 801571c:	1b33      	subs	r3, r6, r4
 801571e:	3b15      	subs	r3, #21
 8015720:	f023 0303 	bic.w	r3, r3, #3
 8015724:	3415      	adds	r4, #21
 8015726:	3304      	adds	r3, #4
 8015728:	42a6      	cmp	r6, r4
 801572a:	bf38      	it	cc
 801572c:	2304      	movcc	r3, #4
 801572e:	441d      	add	r5, r3
 8015730:	445b      	add	r3, fp
 8015732:	461e      	mov	r6, r3
 8015734:	462c      	mov	r4, r5
 8015736:	4544      	cmp	r4, r8
 8015738:	d30e      	bcc.n	8015758 <__mdiff+0xf8>
 801573a:	f108 0103 	add.w	r1, r8, #3
 801573e:	1b49      	subs	r1, r1, r5
 8015740:	f021 0103 	bic.w	r1, r1, #3
 8015744:	3d03      	subs	r5, #3
 8015746:	45a8      	cmp	r8, r5
 8015748:	bf38      	it	cc
 801574a:	2100      	movcc	r1, #0
 801574c:	440b      	add	r3, r1
 801574e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015752:	b191      	cbz	r1, 801577a <__mdiff+0x11a>
 8015754:	6117      	str	r7, [r2, #16]
 8015756:	e79d      	b.n	8015694 <__mdiff+0x34>
 8015758:	f854 1b04 	ldr.w	r1, [r4], #4
 801575c:	46e6      	mov	lr, ip
 801575e:	0c08      	lsrs	r0, r1, #16
 8015760:	fa1c fc81 	uxtah	ip, ip, r1
 8015764:	4471      	add	r1, lr
 8015766:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801576a:	b289      	uxth	r1, r1
 801576c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015770:	f846 1b04 	str.w	r1, [r6], #4
 8015774:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015778:	e7dd      	b.n	8015736 <__mdiff+0xd6>
 801577a:	3f01      	subs	r7, #1
 801577c:	e7e7      	b.n	801574e <__mdiff+0xee>
 801577e:	bf00      	nop
 8015780:	080168b8 	.word	0x080168b8
 8015784:	08016929 	.word	0x08016929

08015788 <__ulp>:
 8015788:	b082      	sub	sp, #8
 801578a:	ed8d 0b00 	vstr	d0, [sp]
 801578e:	9a01      	ldr	r2, [sp, #4]
 8015790:	4b0f      	ldr	r3, [pc, #60]	@ (80157d0 <__ulp+0x48>)
 8015792:	4013      	ands	r3, r2
 8015794:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015798:	2b00      	cmp	r3, #0
 801579a:	dc08      	bgt.n	80157ae <__ulp+0x26>
 801579c:	425b      	negs	r3, r3
 801579e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80157a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80157a6:	da04      	bge.n	80157b2 <__ulp+0x2a>
 80157a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80157ac:	4113      	asrs	r3, r2
 80157ae:	2200      	movs	r2, #0
 80157b0:	e008      	b.n	80157c4 <__ulp+0x3c>
 80157b2:	f1a2 0314 	sub.w	r3, r2, #20
 80157b6:	2b1e      	cmp	r3, #30
 80157b8:	bfda      	itte	le
 80157ba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80157be:	40da      	lsrle	r2, r3
 80157c0:	2201      	movgt	r2, #1
 80157c2:	2300      	movs	r3, #0
 80157c4:	4619      	mov	r1, r3
 80157c6:	4610      	mov	r0, r2
 80157c8:	ec41 0b10 	vmov	d0, r0, r1
 80157cc:	b002      	add	sp, #8
 80157ce:	4770      	bx	lr
 80157d0:	7ff00000 	.word	0x7ff00000

080157d4 <__b2d>:
 80157d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157d8:	6906      	ldr	r6, [r0, #16]
 80157da:	f100 0814 	add.w	r8, r0, #20
 80157de:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80157e2:	1f37      	subs	r7, r6, #4
 80157e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80157e8:	4610      	mov	r0, r2
 80157ea:	f7ff fd53 	bl	8015294 <__hi0bits>
 80157ee:	f1c0 0320 	rsb	r3, r0, #32
 80157f2:	280a      	cmp	r0, #10
 80157f4:	600b      	str	r3, [r1, #0]
 80157f6:	491b      	ldr	r1, [pc, #108]	@ (8015864 <__b2d+0x90>)
 80157f8:	dc15      	bgt.n	8015826 <__b2d+0x52>
 80157fa:	f1c0 0c0b 	rsb	ip, r0, #11
 80157fe:	fa22 f30c 	lsr.w	r3, r2, ip
 8015802:	45b8      	cmp	r8, r7
 8015804:	ea43 0501 	orr.w	r5, r3, r1
 8015808:	bf34      	ite	cc
 801580a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801580e:	2300      	movcs	r3, #0
 8015810:	3015      	adds	r0, #21
 8015812:	fa02 f000 	lsl.w	r0, r2, r0
 8015816:	fa23 f30c 	lsr.w	r3, r3, ip
 801581a:	4303      	orrs	r3, r0
 801581c:	461c      	mov	r4, r3
 801581e:	ec45 4b10 	vmov	d0, r4, r5
 8015822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015826:	45b8      	cmp	r8, r7
 8015828:	bf3a      	itte	cc
 801582a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801582e:	f1a6 0708 	subcc.w	r7, r6, #8
 8015832:	2300      	movcs	r3, #0
 8015834:	380b      	subs	r0, #11
 8015836:	d012      	beq.n	801585e <__b2d+0x8a>
 8015838:	f1c0 0120 	rsb	r1, r0, #32
 801583c:	fa23 f401 	lsr.w	r4, r3, r1
 8015840:	4082      	lsls	r2, r0
 8015842:	4322      	orrs	r2, r4
 8015844:	4547      	cmp	r7, r8
 8015846:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801584a:	bf8c      	ite	hi
 801584c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015850:	2200      	movls	r2, #0
 8015852:	4083      	lsls	r3, r0
 8015854:	40ca      	lsrs	r2, r1
 8015856:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801585a:	4313      	orrs	r3, r2
 801585c:	e7de      	b.n	801581c <__b2d+0x48>
 801585e:	ea42 0501 	orr.w	r5, r2, r1
 8015862:	e7db      	b.n	801581c <__b2d+0x48>
 8015864:	3ff00000 	.word	0x3ff00000

08015868 <__d2b>:
 8015868:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801586c:	460f      	mov	r7, r1
 801586e:	2101      	movs	r1, #1
 8015870:	ec59 8b10 	vmov	r8, r9, d0
 8015874:	4616      	mov	r6, r2
 8015876:	f7ff fc1b 	bl	80150b0 <_Balloc>
 801587a:	4604      	mov	r4, r0
 801587c:	b930      	cbnz	r0, 801588c <__d2b+0x24>
 801587e:	4602      	mov	r2, r0
 8015880:	4b23      	ldr	r3, [pc, #140]	@ (8015910 <__d2b+0xa8>)
 8015882:	4824      	ldr	r0, [pc, #144]	@ (8015914 <__d2b+0xac>)
 8015884:	f240 310f 	movw	r1, #783	@ 0x30f
 8015888:	f7fe f950 	bl	8013b2c <__assert_func>
 801588c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015890:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015894:	b10d      	cbz	r5, 801589a <__d2b+0x32>
 8015896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801589a:	9301      	str	r3, [sp, #4]
 801589c:	f1b8 0300 	subs.w	r3, r8, #0
 80158a0:	d023      	beq.n	80158ea <__d2b+0x82>
 80158a2:	4668      	mov	r0, sp
 80158a4:	9300      	str	r3, [sp, #0]
 80158a6:	f7ff fd14 	bl	80152d2 <__lo0bits>
 80158aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80158ae:	b1d0      	cbz	r0, 80158e6 <__d2b+0x7e>
 80158b0:	f1c0 0320 	rsb	r3, r0, #32
 80158b4:	fa02 f303 	lsl.w	r3, r2, r3
 80158b8:	430b      	orrs	r3, r1
 80158ba:	40c2      	lsrs	r2, r0
 80158bc:	6163      	str	r3, [r4, #20]
 80158be:	9201      	str	r2, [sp, #4]
 80158c0:	9b01      	ldr	r3, [sp, #4]
 80158c2:	61a3      	str	r3, [r4, #24]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	bf0c      	ite	eq
 80158c8:	2201      	moveq	r2, #1
 80158ca:	2202      	movne	r2, #2
 80158cc:	6122      	str	r2, [r4, #16]
 80158ce:	b1a5      	cbz	r5, 80158fa <__d2b+0x92>
 80158d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80158d4:	4405      	add	r5, r0
 80158d6:	603d      	str	r5, [r7, #0]
 80158d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80158dc:	6030      	str	r0, [r6, #0]
 80158de:	4620      	mov	r0, r4
 80158e0:	b003      	add	sp, #12
 80158e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80158e6:	6161      	str	r1, [r4, #20]
 80158e8:	e7ea      	b.n	80158c0 <__d2b+0x58>
 80158ea:	a801      	add	r0, sp, #4
 80158ec:	f7ff fcf1 	bl	80152d2 <__lo0bits>
 80158f0:	9b01      	ldr	r3, [sp, #4]
 80158f2:	6163      	str	r3, [r4, #20]
 80158f4:	3020      	adds	r0, #32
 80158f6:	2201      	movs	r2, #1
 80158f8:	e7e8      	b.n	80158cc <__d2b+0x64>
 80158fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80158fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015902:	6038      	str	r0, [r7, #0]
 8015904:	6918      	ldr	r0, [r3, #16]
 8015906:	f7ff fcc5 	bl	8015294 <__hi0bits>
 801590a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801590e:	e7e5      	b.n	80158dc <__d2b+0x74>
 8015910:	080168b8 	.word	0x080168b8
 8015914:	08016929 	.word	0x08016929

08015918 <__ratio>:
 8015918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801591c:	b085      	sub	sp, #20
 801591e:	e9cd 1000 	strd	r1, r0, [sp]
 8015922:	a902      	add	r1, sp, #8
 8015924:	f7ff ff56 	bl	80157d4 <__b2d>
 8015928:	9800      	ldr	r0, [sp, #0]
 801592a:	a903      	add	r1, sp, #12
 801592c:	ec55 4b10 	vmov	r4, r5, d0
 8015930:	f7ff ff50 	bl	80157d4 <__b2d>
 8015934:	9b01      	ldr	r3, [sp, #4]
 8015936:	6919      	ldr	r1, [r3, #16]
 8015938:	9b00      	ldr	r3, [sp, #0]
 801593a:	691b      	ldr	r3, [r3, #16]
 801593c:	1ac9      	subs	r1, r1, r3
 801593e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015942:	1a9b      	subs	r3, r3, r2
 8015944:	ec5b ab10 	vmov	sl, fp, d0
 8015948:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801594c:	2b00      	cmp	r3, #0
 801594e:	bfce      	itee	gt
 8015950:	462a      	movgt	r2, r5
 8015952:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015956:	465a      	movle	r2, fp
 8015958:	462f      	mov	r7, r5
 801595a:	46d9      	mov	r9, fp
 801595c:	bfcc      	ite	gt
 801595e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015962:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8015966:	464b      	mov	r3, r9
 8015968:	4652      	mov	r2, sl
 801596a:	4620      	mov	r0, r4
 801596c:	4639      	mov	r1, r7
 801596e:	f7ea ff8d 	bl	800088c <__aeabi_ddiv>
 8015972:	ec41 0b10 	vmov	d0, r0, r1
 8015976:	b005      	add	sp, #20
 8015978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801597c <__copybits>:
 801597c:	3901      	subs	r1, #1
 801597e:	b570      	push	{r4, r5, r6, lr}
 8015980:	1149      	asrs	r1, r1, #5
 8015982:	6914      	ldr	r4, [r2, #16]
 8015984:	3101      	adds	r1, #1
 8015986:	f102 0314 	add.w	r3, r2, #20
 801598a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801598e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015992:	1f05      	subs	r5, r0, #4
 8015994:	42a3      	cmp	r3, r4
 8015996:	d30c      	bcc.n	80159b2 <__copybits+0x36>
 8015998:	1aa3      	subs	r3, r4, r2
 801599a:	3b11      	subs	r3, #17
 801599c:	f023 0303 	bic.w	r3, r3, #3
 80159a0:	3211      	adds	r2, #17
 80159a2:	42a2      	cmp	r2, r4
 80159a4:	bf88      	it	hi
 80159a6:	2300      	movhi	r3, #0
 80159a8:	4418      	add	r0, r3
 80159aa:	2300      	movs	r3, #0
 80159ac:	4288      	cmp	r0, r1
 80159ae:	d305      	bcc.n	80159bc <__copybits+0x40>
 80159b0:	bd70      	pop	{r4, r5, r6, pc}
 80159b2:	f853 6b04 	ldr.w	r6, [r3], #4
 80159b6:	f845 6f04 	str.w	r6, [r5, #4]!
 80159ba:	e7eb      	b.n	8015994 <__copybits+0x18>
 80159bc:	f840 3b04 	str.w	r3, [r0], #4
 80159c0:	e7f4      	b.n	80159ac <__copybits+0x30>

080159c2 <__any_on>:
 80159c2:	f100 0214 	add.w	r2, r0, #20
 80159c6:	6900      	ldr	r0, [r0, #16]
 80159c8:	114b      	asrs	r3, r1, #5
 80159ca:	4298      	cmp	r0, r3
 80159cc:	b510      	push	{r4, lr}
 80159ce:	db11      	blt.n	80159f4 <__any_on+0x32>
 80159d0:	dd0a      	ble.n	80159e8 <__any_on+0x26>
 80159d2:	f011 011f 	ands.w	r1, r1, #31
 80159d6:	d007      	beq.n	80159e8 <__any_on+0x26>
 80159d8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80159dc:	fa24 f001 	lsr.w	r0, r4, r1
 80159e0:	fa00 f101 	lsl.w	r1, r0, r1
 80159e4:	428c      	cmp	r4, r1
 80159e6:	d10b      	bne.n	8015a00 <__any_on+0x3e>
 80159e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80159ec:	4293      	cmp	r3, r2
 80159ee:	d803      	bhi.n	80159f8 <__any_on+0x36>
 80159f0:	2000      	movs	r0, #0
 80159f2:	bd10      	pop	{r4, pc}
 80159f4:	4603      	mov	r3, r0
 80159f6:	e7f7      	b.n	80159e8 <__any_on+0x26>
 80159f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80159fc:	2900      	cmp	r1, #0
 80159fe:	d0f5      	beq.n	80159ec <__any_on+0x2a>
 8015a00:	2001      	movs	r0, #1
 8015a02:	e7f6      	b.n	80159f2 <__any_on+0x30>

08015a04 <__ascii_wctomb>:
 8015a04:	4603      	mov	r3, r0
 8015a06:	4608      	mov	r0, r1
 8015a08:	b141      	cbz	r1, 8015a1c <__ascii_wctomb+0x18>
 8015a0a:	2aff      	cmp	r2, #255	@ 0xff
 8015a0c:	d904      	bls.n	8015a18 <__ascii_wctomb+0x14>
 8015a0e:	228a      	movs	r2, #138	@ 0x8a
 8015a10:	601a      	str	r2, [r3, #0]
 8015a12:	f04f 30ff 	mov.w	r0, #4294967295
 8015a16:	4770      	bx	lr
 8015a18:	700a      	strb	r2, [r1, #0]
 8015a1a:	2001      	movs	r0, #1
 8015a1c:	4770      	bx	lr

08015a1e <__ssputs_r>:
 8015a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a22:	688e      	ldr	r6, [r1, #8]
 8015a24:	461f      	mov	r7, r3
 8015a26:	42be      	cmp	r6, r7
 8015a28:	680b      	ldr	r3, [r1, #0]
 8015a2a:	4682      	mov	sl, r0
 8015a2c:	460c      	mov	r4, r1
 8015a2e:	4690      	mov	r8, r2
 8015a30:	d82d      	bhi.n	8015a8e <__ssputs_r+0x70>
 8015a32:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015a36:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015a3a:	d026      	beq.n	8015a8a <__ssputs_r+0x6c>
 8015a3c:	6965      	ldr	r5, [r4, #20]
 8015a3e:	6909      	ldr	r1, [r1, #16]
 8015a40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015a44:	eba3 0901 	sub.w	r9, r3, r1
 8015a48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015a4c:	1c7b      	adds	r3, r7, #1
 8015a4e:	444b      	add	r3, r9
 8015a50:	106d      	asrs	r5, r5, #1
 8015a52:	429d      	cmp	r5, r3
 8015a54:	bf38      	it	cc
 8015a56:	461d      	movcc	r5, r3
 8015a58:	0553      	lsls	r3, r2, #21
 8015a5a:	d527      	bpl.n	8015aac <__ssputs_r+0x8e>
 8015a5c:	4629      	mov	r1, r5
 8015a5e:	f7ff fa89 	bl	8014f74 <_malloc_r>
 8015a62:	4606      	mov	r6, r0
 8015a64:	b360      	cbz	r0, 8015ac0 <__ssputs_r+0xa2>
 8015a66:	6921      	ldr	r1, [r4, #16]
 8015a68:	464a      	mov	r2, r9
 8015a6a:	f7fe f840 	bl	8013aee <memcpy>
 8015a6e:	89a3      	ldrh	r3, [r4, #12]
 8015a70:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015a78:	81a3      	strh	r3, [r4, #12]
 8015a7a:	6126      	str	r6, [r4, #16]
 8015a7c:	6165      	str	r5, [r4, #20]
 8015a7e:	444e      	add	r6, r9
 8015a80:	eba5 0509 	sub.w	r5, r5, r9
 8015a84:	6026      	str	r6, [r4, #0]
 8015a86:	60a5      	str	r5, [r4, #8]
 8015a88:	463e      	mov	r6, r7
 8015a8a:	42be      	cmp	r6, r7
 8015a8c:	d900      	bls.n	8015a90 <__ssputs_r+0x72>
 8015a8e:	463e      	mov	r6, r7
 8015a90:	6820      	ldr	r0, [r4, #0]
 8015a92:	4632      	mov	r2, r6
 8015a94:	4641      	mov	r1, r8
 8015a96:	f000 fb7b 	bl	8016190 <memmove>
 8015a9a:	68a3      	ldr	r3, [r4, #8]
 8015a9c:	1b9b      	subs	r3, r3, r6
 8015a9e:	60a3      	str	r3, [r4, #8]
 8015aa0:	6823      	ldr	r3, [r4, #0]
 8015aa2:	4433      	add	r3, r6
 8015aa4:	6023      	str	r3, [r4, #0]
 8015aa6:	2000      	movs	r0, #0
 8015aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015aac:	462a      	mov	r2, r5
 8015aae:	f000 fbd6 	bl	801625e <_realloc_r>
 8015ab2:	4606      	mov	r6, r0
 8015ab4:	2800      	cmp	r0, #0
 8015ab6:	d1e0      	bne.n	8015a7a <__ssputs_r+0x5c>
 8015ab8:	6921      	ldr	r1, [r4, #16]
 8015aba:	4650      	mov	r0, sl
 8015abc:	f7fe feac 	bl	8014818 <_free_r>
 8015ac0:	230c      	movs	r3, #12
 8015ac2:	f8ca 3000 	str.w	r3, [sl]
 8015ac6:	89a3      	ldrh	r3, [r4, #12]
 8015ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015acc:	81a3      	strh	r3, [r4, #12]
 8015ace:	f04f 30ff 	mov.w	r0, #4294967295
 8015ad2:	e7e9      	b.n	8015aa8 <__ssputs_r+0x8a>

08015ad4 <_svfiprintf_r>:
 8015ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ad8:	4698      	mov	r8, r3
 8015ada:	898b      	ldrh	r3, [r1, #12]
 8015adc:	061b      	lsls	r3, r3, #24
 8015ade:	b09d      	sub	sp, #116	@ 0x74
 8015ae0:	4607      	mov	r7, r0
 8015ae2:	460d      	mov	r5, r1
 8015ae4:	4614      	mov	r4, r2
 8015ae6:	d510      	bpl.n	8015b0a <_svfiprintf_r+0x36>
 8015ae8:	690b      	ldr	r3, [r1, #16]
 8015aea:	b973      	cbnz	r3, 8015b0a <_svfiprintf_r+0x36>
 8015aec:	2140      	movs	r1, #64	@ 0x40
 8015aee:	f7ff fa41 	bl	8014f74 <_malloc_r>
 8015af2:	6028      	str	r0, [r5, #0]
 8015af4:	6128      	str	r0, [r5, #16]
 8015af6:	b930      	cbnz	r0, 8015b06 <_svfiprintf_r+0x32>
 8015af8:	230c      	movs	r3, #12
 8015afa:	603b      	str	r3, [r7, #0]
 8015afc:	f04f 30ff 	mov.w	r0, #4294967295
 8015b00:	b01d      	add	sp, #116	@ 0x74
 8015b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b06:	2340      	movs	r3, #64	@ 0x40
 8015b08:	616b      	str	r3, [r5, #20]
 8015b0a:	2300      	movs	r3, #0
 8015b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b0e:	2320      	movs	r3, #32
 8015b10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8015b18:	2330      	movs	r3, #48	@ 0x30
 8015b1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015cb8 <_svfiprintf_r+0x1e4>
 8015b1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015b22:	f04f 0901 	mov.w	r9, #1
 8015b26:	4623      	mov	r3, r4
 8015b28:	469a      	mov	sl, r3
 8015b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b2e:	b10a      	cbz	r2, 8015b34 <_svfiprintf_r+0x60>
 8015b30:	2a25      	cmp	r2, #37	@ 0x25
 8015b32:	d1f9      	bne.n	8015b28 <_svfiprintf_r+0x54>
 8015b34:	ebba 0b04 	subs.w	fp, sl, r4
 8015b38:	d00b      	beq.n	8015b52 <_svfiprintf_r+0x7e>
 8015b3a:	465b      	mov	r3, fp
 8015b3c:	4622      	mov	r2, r4
 8015b3e:	4629      	mov	r1, r5
 8015b40:	4638      	mov	r0, r7
 8015b42:	f7ff ff6c 	bl	8015a1e <__ssputs_r>
 8015b46:	3001      	adds	r0, #1
 8015b48:	f000 80a7 	beq.w	8015c9a <_svfiprintf_r+0x1c6>
 8015b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b4e:	445a      	add	r2, fp
 8015b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8015b52:	f89a 3000 	ldrb.w	r3, [sl]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	f000 809f 	beq.w	8015c9a <_svfiprintf_r+0x1c6>
 8015b5c:	2300      	movs	r3, #0
 8015b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8015b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015b66:	f10a 0a01 	add.w	sl, sl, #1
 8015b6a:	9304      	str	r3, [sp, #16]
 8015b6c:	9307      	str	r3, [sp, #28]
 8015b6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015b72:	931a      	str	r3, [sp, #104]	@ 0x68
 8015b74:	4654      	mov	r4, sl
 8015b76:	2205      	movs	r2, #5
 8015b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b7c:	484e      	ldr	r0, [pc, #312]	@ (8015cb8 <_svfiprintf_r+0x1e4>)
 8015b7e:	f7ea fb47 	bl	8000210 <memchr>
 8015b82:	9a04      	ldr	r2, [sp, #16]
 8015b84:	b9d8      	cbnz	r0, 8015bbe <_svfiprintf_r+0xea>
 8015b86:	06d0      	lsls	r0, r2, #27
 8015b88:	bf44      	itt	mi
 8015b8a:	2320      	movmi	r3, #32
 8015b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015b90:	0711      	lsls	r1, r2, #28
 8015b92:	bf44      	itt	mi
 8015b94:	232b      	movmi	r3, #43	@ 0x2b
 8015b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8015b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ba0:	d015      	beq.n	8015bce <_svfiprintf_r+0xfa>
 8015ba2:	9a07      	ldr	r2, [sp, #28]
 8015ba4:	4654      	mov	r4, sl
 8015ba6:	2000      	movs	r0, #0
 8015ba8:	f04f 0c0a 	mov.w	ip, #10
 8015bac:	4621      	mov	r1, r4
 8015bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015bb2:	3b30      	subs	r3, #48	@ 0x30
 8015bb4:	2b09      	cmp	r3, #9
 8015bb6:	d94b      	bls.n	8015c50 <_svfiprintf_r+0x17c>
 8015bb8:	b1b0      	cbz	r0, 8015be8 <_svfiprintf_r+0x114>
 8015bba:	9207      	str	r2, [sp, #28]
 8015bbc:	e014      	b.n	8015be8 <_svfiprintf_r+0x114>
 8015bbe:	eba0 0308 	sub.w	r3, r0, r8
 8015bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8015bc6:	4313      	orrs	r3, r2
 8015bc8:	9304      	str	r3, [sp, #16]
 8015bca:	46a2      	mov	sl, r4
 8015bcc:	e7d2      	b.n	8015b74 <_svfiprintf_r+0xa0>
 8015bce:	9b03      	ldr	r3, [sp, #12]
 8015bd0:	1d19      	adds	r1, r3, #4
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	9103      	str	r1, [sp, #12]
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	bfbb      	ittet	lt
 8015bda:	425b      	neglt	r3, r3
 8015bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8015be0:	9307      	strge	r3, [sp, #28]
 8015be2:	9307      	strlt	r3, [sp, #28]
 8015be4:	bfb8      	it	lt
 8015be6:	9204      	strlt	r2, [sp, #16]
 8015be8:	7823      	ldrb	r3, [r4, #0]
 8015bea:	2b2e      	cmp	r3, #46	@ 0x2e
 8015bec:	d10a      	bne.n	8015c04 <_svfiprintf_r+0x130>
 8015bee:	7863      	ldrb	r3, [r4, #1]
 8015bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8015bf2:	d132      	bne.n	8015c5a <_svfiprintf_r+0x186>
 8015bf4:	9b03      	ldr	r3, [sp, #12]
 8015bf6:	1d1a      	adds	r2, r3, #4
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	9203      	str	r2, [sp, #12]
 8015bfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015c00:	3402      	adds	r4, #2
 8015c02:	9305      	str	r3, [sp, #20]
 8015c04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015cc8 <_svfiprintf_r+0x1f4>
 8015c08:	7821      	ldrb	r1, [r4, #0]
 8015c0a:	2203      	movs	r2, #3
 8015c0c:	4650      	mov	r0, sl
 8015c0e:	f7ea faff 	bl	8000210 <memchr>
 8015c12:	b138      	cbz	r0, 8015c24 <_svfiprintf_r+0x150>
 8015c14:	9b04      	ldr	r3, [sp, #16]
 8015c16:	eba0 000a 	sub.w	r0, r0, sl
 8015c1a:	2240      	movs	r2, #64	@ 0x40
 8015c1c:	4082      	lsls	r2, r0
 8015c1e:	4313      	orrs	r3, r2
 8015c20:	3401      	adds	r4, #1
 8015c22:	9304      	str	r3, [sp, #16]
 8015c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c28:	4824      	ldr	r0, [pc, #144]	@ (8015cbc <_svfiprintf_r+0x1e8>)
 8015c2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015c2e:	2206      	movs	r2, #6
 8015c30:	f7ea faee 	bl	8000210 <memchr>
 8015c34:	2800      	cmp	r0, #0
 8015c36:	d036      	beq.n	8015ca6 <_svfiprintf_r+0x1d2>
 8015c38:	4b21      	ldr	r3, [pc, #132]	@ (8015cc0 <_svfiprintf_r+0x1ec>)
 8015c3a:	bb1b      	cbnz	r3, 8015c84 <_svfiprintf_r+0x1b0>
 8015c3c:	9b03      	ldr	r3, [sp, #12]
 8015c3e:	3307      	adds	r3, #7
 8015c40:	f023 0307 	bic.w	r3, r3, #7
 8015c44:	3308      	adds	r3, #8
 8015c46:	9303      	str	r3, [sp, #12]
 8015c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c4a:	4433      	add	r3, r6
 8015c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c4e:	e76a      	b.n	8015b26 <_svfiprintf_r+0x52>
 8015c50:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c54:	460c      	mov	r4, r1
 8015c56:	2001      	movs	r0, #1
 8015c58:	e7a8      	b.n	8015bac <_svfiprintf_r+0xd8>
 8015c5a:	2300      	movs	r3, #0
 8015c5c:	3401      	adds	r4, #1
 8015c5e:	9305      	str	r3, [sp, #20]
 8015c60:	4619      	mov	r1, r3
 8015c62:	f04f 0c0a 	mov.w	ip, #10
 8015c66:	4620      	mov	r0, r4
 8015c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c6c:	3a30      	subs	r2, #48	@ 0x30
 8015c6e:	2a09      	cmp	r2, #9
 8015c70:	d903      	bls.n	8015c7a <_svfiprintf_r+0x1a6>
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d0c6      	beq.n	8015c04 <_svfiprintf_r+0x130>
 8015c76:	9105      	str	r1, [sp, #20]
 8015c78:	e7c4      	b.n	8015c04 <_svfiprintf_r+0x130>
 8015c7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8015c7e:	4604      	mov	r4, r0
 8015c80:	2301      	movs	r3, #1
 8015c82:	e7f0      	b.n	8015c66 <_svfiprintf_r+0x192>
 8015c84:	ab03      	add	r3, sp, #12
 8015c86:	9300      	str	r3, [sp, #0]
 8015c88:	462a      	mov	r2, r5
 8015c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8015cc4 <_svfiprintf_r+0x1f0>)
 8015c8c:	a904      	add	r1, sp, #16
 8015c8e:	4638      	mov	r0, r7
 8015c90:	f7fc ffde 	bl	8012c50 <_printf_float>
 8015c94:	1c42      	adds	r2, r0, #1
 8015c96:	4606      	mov	r6, r0
 8015c98:	d1d6      	bne.n	8015c48 <_svfiprintf_r+0x174>
 8015c9a:	89ab      	ldrh	r3, [r5, #12]
 8015c9c:	065b      	lsls	r3, r3, #25
 8015c9e:	f53f af2d 	bmi.w	8015afc <_svfiprintf_r+0x28>
 8015ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015ca4:	e72c      	b.n	8015b00 <_svfiprintf_r+0x2c>
 8015ca6:	ab03      	add	r3, sp, #12
 8015ca8:	9300      	str	r3, [sp, #0]
 8015caa:	462a      	mov	r2, r5
 8015cac:	4b05      	ldr	r3, [pc, #20]	@ (8015cc4 <_svfiprintf_r+0x1f0>)
 8015cae:	a904      	add	r1, sp, #16
 8015cb0:	4638      	mov	r0, r7
 8015cb2:	f7fd fa65 	bl	8013180 <_printf_i>
 8015cb6:	e7ed      	b.n	8015c94 <_svfiprintf_r+0x1c0>
 8015cb8:	08016982 	.word	0x08016982
 8015cbc:	0801698c 	.word	0x0801698c
 8015cc0:	08012c51 	.word	0x08012c51
 8015cc4:	08015a1f 	.word	0x08015a1f
 8015cc8:	08016988 	.word	0x08016988

08015ccc <__sfputc_r>:
 8015ccc:	6893      	ldr	r3, [r2, #8]
 8015cce:	3b01      	subs	r3, #1
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	b410      	push	{r4}
 8015cd4:	6093      	str	r3, [r2, #8]
 8015cd6:	da08      	bge.n	8015cea <__sfputc_r+0x1e>
 8015cd8:	6994      	ldr	r4, [r2, #24]
 8015cda:	42a3      	cmp	r3, r4
 8015cdc:	db01      	blt.n	8015ce2 <__sfputc_r+0x16>
 8015cde:	290a      	cmp	r1, #10
 8015ce0:	d103      	bne.n	8015cea <__sfputc_r+0x1e>
 8015ce2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015ce6:	f7fd bd14 	b.w	8013712 <__swbuf_r>
 8015cea:	6813      	ldr	r3, [r2, #0]
 8015cec:	1c58      	adds	r0, r3, #1
 8015cee:	6010      	str	r0, [r2, #0]
 8015cf0:	7019      	strb	r1, [r3, #0]
 8015cf2:	4608      	mov	r0, r1
 8015cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015cf8:	4770      	bx	lr

08015cfa <__sfputs_r>:
 8015cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cfc:	4606      	mov	r6, r0
 8015cfe:	460f      	mov	r7, r1
 8015d00:	4614      	mov	r4, r2
 8015d02:	18d5      	adds	r5, r2, r3
 8015d04:	42ac      	cmp	r4, r5
 8015d06:	d101      	bne.n	8015d0c <__sfputs_r+0x12>
 8015d08:	2000      	movs	r0, #0
 8015d0a:	e007      	b.n	8015d1c <__sfputs_r+0x22>
 8015d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d10:	463a      	mov	r2, r7
 8015d12:	4630      	mov	r0, r6
 8015d14:	f7ff ffda 	bl	8015ccc <__sfputc_r>
 8015d18:	1c43      	adds	r3, r0, #1
 8015d1a:	d1f3      	bne.n	8015d04 <__sfputs_r+0xa>
 8015d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015d20 <_vfiprintf_r>:
 8015d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d24:	460d      	mov	r5, r1
 8015d26:	b09d      	sub	sp, #116	@ 0x74
 8015d28:	4614      	mov	r4, r2
 8015d2a:	4698      	mov	r8, r3
 8015d2c:	4606      	mov	r6, r0
 8015d2e:	b118      	cbz	r0, 8015d38 <_vfiprintf_r+0x18>
 8015d30:	6a03      	ldr	r3, [r0, #32]
 8015d32:	b90b      	cbnz	r3, 8015d38 <_vfiprintf_r+0x18>
 8015d34:	f7fd fbce 	bl	80134d4 <__sinit>
 8015d38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015d3a:	07d9      	lsls	r1, r3, #31
 8015d3c:	d405      	bmi.n	8015d4a <_vfiprintf_r+0x2a>
 8015d3e:	89ab      	ldrh	r3, [r5, #12]
 8015d40:	059a      	lsls	r2, r3, #22
 8015d42:	d402      	bmi.n	8015d4a <_vfiprintf_r+0x2a>
 8015d44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015d46:	f7fd fed0 	bl	8013aea <__retarget_lock_acquire_recursive>
 8015d4a:	89ab      	ldrh	r3, [r5, #12]
 8015d4c:	071b      	lsls	r3, r3, #28
 8015d4e:	d501      	bpl.n	8015d54 <_vfiprintf_r+0x34>
 8015d50:	692b      	ldr	r3, [r5, #16]
 8015d52:	b99b      	cbnz	r3, 8015d7c <_vfiprintf_r+0x5c>
 8015d54:	4629      	mov	r1, r5
 8015d56:	4630      	mov	r0, r6
 8015d58:	f7fd fd1a 	bl	8013790 <__swsetup_r>
 8015d5c:	b170      	cbz	r0, 8015d7c <_vfiprintf_r+0x5c>
 8015d5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015d60:	07dc      	lsls	r4, r3, #31
 8015d62:	d504      	bpl.n	8015d6e <_vfiprintf_r+0x4e>
 8015d64:	f04f 30ff 	mov.w	r0, #4294967295
 8015d68:	b01d      	add	sp, #116	@ 0x74
 8015d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d6e:	89ab      	ldrh	r3, [r5, #12]
 8015d70:	0598      	lsls	r0, r3, #22
 8015d72:	d4f7      	bmi.n	8015d64 <_vfiprintf_r+0x44>
 8015d74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015d76:	f7fd feb9 	bl	8013aec <__retarget_lock_release_recursive>
 8015d7a:	e7f3      	b.n	8015d64 <_vfiprintf_r+0x44>
 8015d7c:	2300      	movs	r3, #0
 8015d7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d80:	2320      	movs	r3, #32
 8015d82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015d86:	f8cd 800c 	str.w	r8, [sp, #12]
 8015d8a:	2330      	movs	r3, #48	@ 0x30
 8015d8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015f3c <_vfiprintf_r+0x21c>
 8015d90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015d94:	f04f 0901 	mov.w	r9, #1
 8015d98:	4623      	mov	r3, r4
 8015d9a:	469a      	mov	sl, r3
 8015d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015da0:	b10a      	cbz	r2, 8015da6 <_vfiprintf_r+0x86>
 8015da2:	2a25      	cmp	r2, #37	@ 0x25
 8015da4:	d1f9      	bne.n	8015d9a <_vfiprintf_r+0x7a>
 8015da6:	ebba 0b04 	subs.w	fp, sl, r4
 8015daa:	d00b      	beq.n	8015dc4 <_vfiprintf_r+0xa4>
 8015dac:	465b      	mov	r3, fp
 8015dae:	4622      	mov	r2, r4
 8015db0:	4629      	mov	r1, r5
 8015db2:	4630      	mov	r0, r6
 8015db4:	f7ff ffa1 	bl	8015cfa <__sfputs_r>
 8015db8:	3001      	adds	r0, #1
 8015dba:	f000 80a7 	beq.w	8015f0c <_vfiprintf_r+0x1ec>
 8015dbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015dc0:	445a      	add	r2, fp
 8015dc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8015dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	f000 809f 	beq.w	8015f0c <_vfiprintf_r+0x1ec>
 8015dce:	2300      	movs	r3, #0
 8015dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8015dd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015dd8:	f10a 0a01 	add.w	sl, sl, #1
 8015ddc:	9304      	str	r3, [sp, #16]
 8015dde:	9307      	str	r3, [sp, #28]
 8015de0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015de4:	931a      	str	r3, [sp, #104]	@ 0x68
 8015de6:	4654      	mov	r4, sl
 8015de8:	2205      	movs	r2, #5
 8015dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015dee:	4853      	ldr	r0, [pc, #332]	@ (8015f3c <_vfiprintf_r+0x21c>)
 8015df0:	f7ea fa0e 	bl	8000210 <memchr>
 8015df4:	9a04      	ldr	r2, [sp, #16]
 8015df6:	b9d8      	cbnz	r0, 8015e30 <_vfiprintf_r+0x110>
 8015df8:	06d1      	lsls	r1, r2, #27
 8015dfa:	bf44      	itt	mi
 8015dfc:	2320      	movmi	r3, #32
 8015dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e02:	0713      	lsls	r3, r2, #28
 8015e04:	bf44      	itt	mi
 8015e06:	232b      	movmi	r3, #43	@ 0x2b
 8015e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8015e10:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e12:	d015      	beq.n	8015e40 <_vfiprintf_r+0x120>
 8015e14:	9a07      	ldr	r2, [sp, #28]
 8015e16:	4654      	mov	r4, sl
 8015e18:	2000      	movs	r0, #0
 8015e1a:	f04f 0c0a 	mov.w	ip, #10
 8015e1e:	4621      	mov	r1, r4
 8015e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e24:	3b30      	subs	r3, #48	@ 0x30
 8015e26:	2b09      	cmp	r3, #9
 8015e28:	d94b      	bls.n	8015ec2 <_vfiprintf_r+0x1a2>
 8015e2a:	b1b0      	cbz	r0, 8015e5a <_vfiprintf_r+0x13a>
 8015e2c:	9207      	str	r2, [sp, #28]
 8015e2e:	e014      	b.n	8015e5a <_vfiprintf_r+0x13a>
 8015e30:	eba0 0308 	sub.w	r3, r0, r8
 8015e34:	fa09 f303 	lsl.w	r3, r9, r3
 8015e38:	4313      	orrs	r3, r2
 8015e3a:	9304      	str	r3, [sp, #16]
 8015e3c:	46a2      	mov	sl, r4
 8015e3e:	e7d2      	b.n	8015de6 <_vfiprintf_r+0xc6>
 8015e40:	9b03      	ldr	r3, [sp, #12]
 8015e42:	1d19      	adds	r1, r3, #4
 8015e44:	681b      	ldr	r3, [r3, #0]
 8015e46:	9103      	str	r1, [sp, #12]
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	bfbb      	ittet	lt
 8015e4c:	425b      	neglt	r3, r3
 8015e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8015e52:	9307      	strge	r3, [sp, #28]
 8015e54:	9307      	strlt	r3, [sp, #28]
 8015e56:	bfb8      	it	lt
 8015e58:	9204      	strlt	r2, [sp, #16]
 8015e5a:	7823      	ldrb	r3, [r4, #0]
 8015e5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8015e5e:	d10a      	bne.n	8015e76 <_vfiprintf_r+0x156>
 8015e60:	7863      	ldrb	r3, [r4, #1]
 8015e62:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e64:	d132      	bne.n	8015ecc <_vfiprintf_r+0x1ac>
 8015e66:	9b03      	ldr	r3, [sp, #12]
 8015e68:	1d1a      	adds	r2, r3, #4
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	9203      	str	r2, [sp, #12]
 8015e6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015e72:	3402      	adds	r4, #2
 8015e74:	9305      	str	r3, [sp, #20]
 8015e76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015f4c <_vfiprintf_r+0x22c>
 8015e7a:	7821      	ldrb	r1, [r4, #0]
 8015e7c:	2203      	movs	r2, #3
 8015e7e:	4650      	mov	r0, sl
 8015e80:	f7ea f9c6 	bl	8000210 <memchr>
 8015e84:	b138      	cbz	r0, 8015e96 <_vfiprintf_r+0x176>
 8015e86:	9b04      	ldr	r3, [sp, #16]
 8015e88:	eba0 000a 	sub.w	r0, r0, sl
 8015e8c:	2240      	movs	r2, #64	@ 0x40
 8015e8e:	4082      	lsls	r2, r0
 8015e90:	4313      	orrs	r3, r2
 8015e92:	3401      	adds	r4, #1
 8015e94:	9304      	str	r3, [sp, #16]
 8015e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e9a:	4829      	ldr	r0, [pc, #164]	@ (8015f40 <_vfiprintf_r+0x220>)
 8015e9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015ea0:	2206      	movs	r2, #6
 8015ea2:	f7ea f9b5 	bl	8000210 <memchr>
 8015ea6:	2800      	cmp	r0, #0
 8015ea8:	d03f      	beq.n	8015f2a <_vfiprintf_r+0x20a>
 8015eaa:	4b26      	ldr	r3, [pc, #152]	@ (8015f44 <_vfiprintf_r+0x224>)
 8015eac:	bb1b      	cbnz	r3, 8015ef6 <_vfiprintf_r+0x1d6>
 8015eae:	9b03      	ldr	r3, [sp, #12]
 8015eb0:	3307      	adds	r3, #7
 8015eb2:	f023 0307 	bic.w	r3, r3, #7
 8015eb6:	3308      	adds	r3, #8
 8015eb8:	9303      	str	r3, [sp, #12]
 8015eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ebc:	443b      	add	r3, r7
 8015ebe:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ec0:	e76a      	b.n	8015d98 <_vfiprintf_r+0x78>
 8015ec2:	fb0c 3202 	mla	r2, ip, r2, r3
 8015ec6:	460c      	mov	r4, r1
 8015ec8:	2001      	movs	r0, #1
 8015eca:	e7a8      	b.n	8015e1e <_vfiprintf_r+0xfe>
 8015ecc:	2300      	movs	r3, #0
 8015ece:	3401      	adds	r4, #1
 8015ed0:	9305      	str	r3, [sp, #20]
 8015ed2:	4619      	mov	r1, r3
 8015ed4:	f04f 0c0a 	mov.w	ip, #10
 8015ed8:	4620      	mov	r0, r4
 8015eda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ede:	3a30      	subs	r2, #48	@ 0x30
 8015ee0:	2a09      	cmp	r2, #9
 8015ee2:	d903      	bls.n	8015eec <_vfiprintf_r+0x1cc>
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d0c6      	beq.n	8015e76 <_vfiprintf_r+0x156>
 8015ee8:	9105      	str	r1, [sp, #20]
 8015eea:	e7c4      	b.n	8015e76 <_vfiprintf_r+0x156>
 8015eec:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ef0:	4604      	mov	r4, r0
 8015ef2:	2301      	movs	r3, #1
 8015ef4:	e7f0      	b.n	8015ed8 <_vfiprintf_r+0x1b8>
 8015ef6:	ab03      	add	r3, sp, #12
 8015ef8:	9300      	str	r3, [sp, #0]
 8015efa:	462a      	mov	r2, r5
 8015efc:	4b12      	ldr	r3, [pc, #72]	@ (8015f48 <_vfiprintf_r+0x228>)
 8015efe:	a904      	add	r1, sp, #16
 8015f00:	4630      	mov	r0, r6
 8015f02:	f7fc fea5 	bl	8012c50 <_printf_float>
 8015f06:	4607      	mov	r7, r0
 8015f08:	1c78      	adds	r0, r7, #1
 8015f0a:	d1d6      	bne.n	8015eba <_vfiprintf_r+0x19a>
 8015f0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015f0e:	07d9      	lsls	r1, r3, #31
 8015f10:	d405      	bmi.n	8015f1e <_vfiprintf_r+0x1fe>
 8015f12:	89ab      	ldrh	r3, [r5, #12]
 8015f14:	059a      	lsls	r2, r3, #22
 8015f16:	d402      	bmi.n	8015f1e <_vfiprintf_r+0x1fe>
 8015f18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015f1a:	f7fd fde7 	bl	8013aec <__retarget_lock_release_recursive>
 8015f1e:	89ab      	ldrh	r3, [r5, #12]
 8015f20:	065b      	lsls	r3, r3, #25
 8015f22:	f53f af1f 	bmi.w	8015d64 <_vfiprintf_r+0x44>
 8015f26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015f28:	e71e      	b.n	8015d68 <_vfiprintf_r+0x48>
 8015f2a:	ab03      	add	r3, sp, #12
 8015f2c:	9300      	str	r3, [sp, #0]
 8015f2e:	462a      	mov	r2, r5
 8015f30:	4b05      	ldr	r3, [pc, #20]	@ (8015f48 <_vfiprintf_r+0x228>)
 8015f32:	a904      	add	r1, sp, #16
 8015f34:	4630      	mov	r0, r6
 8015f36:	f7fd f923 	bl	8013180 <_printf_i>
 8015f3a:	e7e4      	b.n	8015f06 <_vfiprintf_r+0x1e6>
 8015f3c:	08016982 	.word	0x08016982
 8015f40:	0801698c 	.word	0x0801698c
 8015f44:	08012c51 	.word	0x08012c51
 8015f48:	08015cfb 	.word	0x08015cfb
 8015f4c:	08016988 	.word	0x08016988

08015f50 <__sflush_r>:
 8015f50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015f54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f58:	0716      	lsls	r6, r2, #28
 8015f5a:	4605      	mov	r5, r0
 8015f5c:	460c      	mov	r4, r1
 8015f5e:	d454      	bmi.n	801600a <__sflush_r+0xba>
 8015f60:	684b      	ldr	r3, [r1, #4]
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	dc02      	bgt.n	8015f6c <__sflush_r+0x1c>
 8015f66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	dd48      	ble.n	8015ffe <__sflush_r+0xae>
 8015f6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015f6e:	2e00      	cmp	r6, #0
 8015f70:	d045      	beq.n	8015ffe <__sflush_r+0xae>
 8015f72:	2300      	movs	r3, #0
 8015f74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015f78:	682f      	ldr	r7, [r5, #0]
 8015f7a:	6a21      	ldr	r1, [r4, #32]
 8015f7c:	602b      	str	r3, [r5, #0]
 8015f7e:	d030      	beq.n	8015fe2 <__sflush_r+0x92>
 8015f80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015f82:	89a3      	ldrh	r3, [r4, #12]
 8015f84:	0759      	lsls	r1, r3, #29
 8015f86:	d505      	bpl.n	8015f94 <__sflush_r+0x44>
 8015f88:	6863      	ldr	r3, [r4, #4]
 8015f8a:	1ad2      	subs	r2, r2, r3
 8015f8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015f8e:	b10b      	cbz	r3, 8015f94 <__sflush_r+0x44>
 8015f90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015f92:	1ad2      	subs	r2, r2, r3
 8015f94:	2300      	movs	r3, #0
 8015f96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015f98:	6a21      	ldr	r1, [r4, #32]
 8015f9a:	4628      	mov	r0, r5
 8015f9c:	47b0      	blx	r6
 8015f9e:	1c43      	adds	r3, r0, #1
 8015fa0:	89a3      	ldrh	r3, [r4, #12]
 8015fa2:	d106      	bne.n	8015fb2 <__sflush_r+0x62>
 8015fa4:	6829      	ldr	r1, [r5, #0]
 8015fa6:	291d      	cmp	r1, #29
 8015fa8:	d82b      	bhi.n	8016002 <__sflush_r+0xb2>
 8015faa:	4a2a      	ldr	r2, [pc, #168]	@ (8016054 <__sflush_r+0x104>)
 8015fac:	40ca      	lsrs	r2, r1
 8015fae:	07d6      	lsls	r6, r2, #31
 8015fb0:	d527      	bpl.n	8016002 <__sflush_r+0xb2>
 8015fb2:	2200      	movs	r2, #0
 8015fb4:	6062      	str	r2, [r4, #4]
 8015fb6:	04d9      	lsls	r1, r3, #19
 8015fb8:	6922      	ldr	r2, [r4, #16]
 8015fba:	6022      	str	r2, [r4, #0]
 8015fbc:	d504      	bpl.n	8015fc8 <__sflush_r+0x78>
 8015fbe:	1c42      	adds	r2, r0, #1
 8015fc0:	d101      	bne.n	8015fc6 <__sflush_r+0x76>
 8015fc2:	682b      	ldr	r3, [r5, #0]
 8015fc4:	b903      	cbnz	r3, 8015fc8 <__sflush_r+0x78>
 8015fc6:	6560      	str	r0, [r4, #84]	@ 0x54
 8015fc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015fca:	602f      	str	r7, [r5, #0]
 8015fcc:	b1b9      	cbz	r1, 8015ffe <__sflush_r+0xae>
 8015fce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015fd2:	4299      	cmp	r1, r3
 8015fd4:	d002      	beq.n	8015fdc <__sflush_r+0x8c>
 8015fd6:	4628      	mov	r0, r5
 8015fd8:	f7fe fc1e 	bl	8014818 <_free_r>
 8015fdc:	2300      	movs	r3, #0
 8015fde:	6363      	str	r3, [r4, #52]	@ 0x34
 8015fe0:	e00d      	b.n	8015ffe <__sflush_r+0xae>
 8015fe2:	2301      	movs	r3, #1
 8015fe4:	4628      	mov	r0, r5
 8015fe6:	47b0      	blx	r6
 8015fe8:	4602      	mov	r2, r0
 8015fea:	1c50      	adds	r0, r2, #1
 8015fec:	d1c9      	bne.n	8015f82 <__sflush_r+0x32>
 8015fee:	682b      	ldr	r3, [r5, #0]
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d0c6      	beq.n	8015f82 <__sflush_r+0x32>
 8015ff4:	2b1d      	cmp	r3, #29
 8015ff6:	d001      	beq.n	8015ffc <__sflush_r+0xac>
 8015ff8:	2b16      	cmp	r3, #22
 8015ffa:	d11e      	bne.n	801603a <__sflush_r+0xea>
 8015ffc:	602f      	str	r7, [r5, #0]
 8015ffe:	2000      	movs	r0, #0
 8016000:	e022      	b.n	8016048 <__sflush_r+0xf8>
 8016002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016006:	b21b      	sxth	r3, r3
 8016008:	e01b      	b.n	8016042 <__sflush_r+0xf2>
 801600a:	690f      	ldr	r7, [r1, #16]
 801600c:	2f00      	cmp	r7, #0
 801600e:	d0f6      	beq.n	8015ffe <__sflush_r+0xae>
 8016010:	0793      	lsls	r3, r2, #30
 8016012:	680e      	ldr	r6, [r1, #0]
 8016014:	bf08      	it	eq
 8016016:	694b      	ldreq	r3, [r1, #20]
 8016018:	600f      	str	r7, [r1, #0]
 801601a:	bf18      	it	ne
 801601c:	2300      	movne	r3, #0
 801601e:	eba6 0807 	sub.w	r8, r6, r7
 8016022:	608b      	str	r3, [r1, #8]
 8016024:	f1b8 0f00 	cmp.w	r8, #0
 8016028:	dde9      	ble.n	8015ffe <__sflush_r+0xae>
 801602a:	6a21      	ldr	r1, [r4, #32]
 801602c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801602e:	4643      	mov	r3, r8
 8016030:	463a      	mov	r2, r7
 8016032:	4628      	mov	r0, r5
 8016034:	47b0      	blx	r6
 8016036:	2800      	cmp	r0, #0
 8016038:	dc08      	bgt.n	801604c <__sflush_r+0xfc>
 801603a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801603e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016042:	81a3      	strh	r3, [r4, #12]
 8016044:	f04f 30ff 	mov.w	r0, #4294967295
 8016048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801604c:	4407      	add	r7, r0
 801604e:	eba8 0800 	sub.w	r8, r8, r0
 8016052:	e7e7      	b.n	8016024 <__sflush_r+0xd4>
 8016054:	20400001 	.word	0x20400001

08016058 <_fflush_r>:
 8016058:	b538      	push	{r3, r4, r5, lr}
 801605a:	690b      	ldr	r3, [r1, #16]
 801605c:	4605      	mov	r5, r0
 801605e:	460c      	mov	r4, r1
 8016060:	b913      	cbnz	r3, 8016068 <_fflush_r+0x10>
 8016062:	2500      	movs	r5, #0
 8016064:	4628      	mov	r0, r5
 8016066:	bd38      	pop	{r3, r4, r5, pc}
 8016068:	b118      	cbz	r0, 8016072 <_fflush_r+0x1a>
 801606a:	6a03      	ldr	r3, [r0, #32]
 801606c:	b90b      	cbnz	r3, 8016072 <_fflush_r+0x1a>
 801606e:	f7fd fa31 	bl	80134d4 <__sinit>
 8016072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d0f3      	beq.n	8016062 <_fflush_r+0xa>
 801607a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801607c:	07d0      	lsls	r0, r2, #31
 801607e:	d404      	bmi.n	801608a <_fflush_r+0x32>
 8016080:	0599      	lsls	r1, r3, #22
 8016082:	d402      	bmi.n	801608a <_fflush_r+0x32>
 8016084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016086:	f7fd fd30 	bl	8013aea <__retarget_lock_acquire_recursive>
 801608a:	4628      	mov	r0, r5
 801608c:	4621      	mov	r1, r4
 801608e:	f7ff ff5f 	bl	8015f50 <__sflush_r>
 8016092:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016094:	07da      	lsls	r2, r3, #31
 8016096:	4605      	mov	r5, r0
 8016098:	d4e4      	bmi.n	8016064 <_fflush_r+0xc>
 801609a:	89a3      	ldrh	r3, [r4, #12]
 801609c:	059b      	lsls	r3, r3, #22
 801609e:	d4e1      	bmi.n	8016064 <_fflush_r+0xc>
 80160a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80160a2:	f7fd fd23 	bl	8013aec <__retarget_lock_release_recursive>
 80160a6:	e7dd      	b.n	8016064 <_fflush_r+0xc>

080160a8 <fiprintf>:
 80160a8:	b40e      	push	{r1, r2, r3}
 80160aa:	b503      	push	{r0, r1, lr}
 80160ac:	4601      	mov	r1, r0
 80160ae:	ab03      	add	r3, sp, #12
 80160b0:	4805      	ldr	r0, [pc, #20]	@ (80160c8 <fiprintf+0x20>)
 80160b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80160b6:	6800      	ldr	r0, [r0, #0]
 80160b8:	9301      	str	r3, [sp, #4]
 80160ba:	f7ff fe31 	bl	8015d20 <_vfiprintf_r>
 80160be:	b002      	add	sp, #8
 80160c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80160c4:	b003      	add	sp, #12
 80160c6:	4770      	bx	lr
 80160c8:	2000018c 	.word	0x2000018c

080160cc <__swhatbuf_r>:
 80160cc:	b570      	push	{r4, r5, r6, lr}
 80160ce:	460c      	mov	r4, r1
 80160d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160d4:	2900      	cmp	r1, #0
 80160d6:	b096      	sub	sp, #88	@ 0x58
 80160d8:	4615      	mov	r5, r2
 80160da:	461e      	mov	r6, r3
 80160dc:	da0d      	bge.n	80160fa <__swhatbuf_r+0x2e>
 80160de:	89a3      	ldrh	r3, [r4, #12]
 80160e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80160e4:	f04f 0100 	mov.w	r1, #0
 80160e8:	bf14      	ite	ne
 80160ea:	2340      	movne	r3, #64	@ 0x40
 80160ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80160f0:	2000      	movs	r0, #0
 80160f2:	6031      	str	r1, [r6, #0]
 80160f4:	602b      	str	r3, [r5, #0]
 80160f6:	b016      	add	sp, #88	@ 0x58
 80160f8:	bd70      	pop	{r4, r5, r6, pc}
 80160fa:	466a      	mov	r2, sp
 80160fc:	f000 f862 	bl	80161c4 <_fstat_r>
 8016100:	2800      	cmp	r0, #0
 8016102:	dbec      	blt.n	80160de <__swhatbuf_r+0x12>
 8016104:	9901      	ldr	r1, [sp, #4]
 8016106:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801610a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801610e:	4259      	negs	r1, r3
 8016110:	4159      	adcs	r1, r3
 8016112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016116:	e7eb      	b.n	80160f0 <__swhatbuf_r+0x24>

08016118 <__smakebuf_r>:
 8016118:	898b      	ldrh	r3, [r1, #12]
 801611a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801611c:	079d      	lsls	r5, r3, #30
 801611e:	4606      	mov	r6, r0
 8016120:	460c      	mov	r4, r1
 8016122:	d507      	bpl.n	8016134 <__smakebuf_r+0x1c>
 8016124:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016128:	6023      	str	r3, [r4, #0]
 801612a:	6123      	str	r3, [r4, #16]
 801612c:	2301      	movs	r3, #1
 801612e:	6163      	str	r3, [r4, #20]
 8016130:	b003      	add	sp, #12
 8016132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016134:	ab01      	add	r3, sp, #4
 8016136:	466a      	mov	r2, sp
 8016138:	f7ff ffc8 	bl	80160cc <__swhatbuf_r>
 801613c:	9f00      	ldr	r7, [sp, #0]
 801613e:	4605      	mov	r5, r0
 8016140:	4639      	mov	r1, r7
 8016142:	4630      	mov	r0, r6
 8016144:	f7fe ff16 	bl	8014f74 <_malloc_r>
 8016148:	b948      	cbnz	r0, 801615e <__smakebuf_r+0x46>
 801614a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801614e:	059a      	lsls	r2, r3, #22
 8016150:	d4ee      	bmi.n	8016130 <__smakebuf_r+0x18>
 8016152:	f023 0303 	bic.w	r3, r3, #3
 8016156:	f043 0302 	orr.w	r3, r3, #2
 801615a:	81a3      	strh	r3, [r4, #12]
 801615c:	e7e2      	b.n	8016124 <__smakebuf_r+0xc>
 801615e:	89a3      	ldrh	r3, [r4, #12]
 8016160:	6020      	str	r0, [r4, #0]
 8016162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016166:	81a3      	strh	r3, [r4, #12]
 8016168:	9b01      	ldr	r3, [sp, #4]
 801616a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801616e:	b15b      	cbz	r3, 8016188 <__smakebuf_r+0x70>
 8016170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016174:	4630      	mov	r0, r6
 8016176:	f000 f837 	bl	80161e8 <_isatty_r>
 801617a:	b128      	cbz	r0, 8016188 <__smakebuf_r+0x70>
 801617c:	89a3      	ldrh	r3, [r4, #12]
 801617e:	f023 0303 	bic.w	r3, r3, #3
 8016182:	f043 0301 	orr.w	r3, r3, #1
 8016186:	81a3      	strh	r3, [r4, #12]
 8016188:	89a3      	ldrh	r3, [r4, #12]
 801618a:	431d      	orrs	r5, r3
 801618c:	81a5      	strh	r5, [r4, #12]
 801618e:	e7cf      	b.n	8016130 <__smakebuf_r+0x18>

08016190 <memmove>:
 8016190:	4288      	cmp	r0, r1
 8016192:	b510      	push	{r4, lr}
 8016194:	eb01 0402 	add.w	r4, r1, r2
 8016198:	d902      	bls.n	80161a0 <memmove+0x10>
 801619a:	4284      	cmp	r4, r0
 801619c:	4623      	mov	r3, r4
 801619e:	d807      	bhi.n	80161b0 <memmove+0x20>
 80161a0:	1e43      	subs	r3, r0, #1
 80161a2:	42a1      	cmp	r1, r4
 80161a4:	d008      	beq.n	80161b8 <memmove+0x28>
 80161a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80161aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80161ae:	e7f8      	b.n	80161a2 <memmove+0x12>
 80161b0:	4402      	add	r2, r0
 80161b2:	4601      	mov	r1, r0
 80161b4:	428a      	cmp	r2, r1
 80161b6:	d100      	bne.n	80161ba <memmove+0x2a>
 80161b8:	bd10      	pop	{r4, pc}
 80161ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80161be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80161c2:	e7f7      	b.n	80161b4 <memmove+0x24>

080161c4 <_fstat_r>:
 80161c4:	b538      	push	{r3, r4, r5, lr}
 80161c6:	4d07      	ldr	r5, [pc, #28]	@ (80161e4 <_fstat_r+0x20>)
 80161c8:	2300      	movs	r3, #0
 80161ca:	4604      	mov	r4, r0
 80161cc:	4608      	mov	r0, r1
 80161ce:	4611      	mov	r1, r2
 80161d0:	602b      	str	r3, [r5, #0]
 80161d2:	f7ee f96d 	bl	80044b0 <_fstat>
 80161d6:	1c43      	adds	r3, r0, #1
 80161d8:	d102      	bne.n	80161e0 <_fstat_r+0x1c>
 80161da:	682b      	ldr	r3, [r5, #0]
 80161dc:	b103      	cbz	r3, 80161e0 <_fstat_r+0x1c>
 80161de:	6023      	str	r3, [r4, #0]
 80161e0:	bd38      	pop	{r3, r4, r5, pc}
 80161e2:	bf00      	nop
 80161e4:	2000b4dc 	.word	0x2000b4dc

080161e8 <_isatty_r>:
 80161e8:	b538      	push	{r3, r4, r5, lr}
 80161ea:	4d06      	ldr	r5, [pc, #24]	@ (8016204 <_isatty_r+0x1c>)
 80161ec:	2300      	movs	r3, #0
 80161ee:	4604      	mov	r4, r0
 80161f0:	4608      	mov	r0, r1
 80161f2:	602b      	str	r3, [r5, #0]
 80161f4:	f7ee f96c 	bl	80044d0 <_isatty>
 80161f8:	1c43      	adds	r3, r0, #1
 80161fa:	d102      	bne.n	8016202 <_isatty_r+0x1a>
 80161fc:	682b      	ldr	r3, [r5, #0]
 80161fe:	b103      	cbz	r3, 8016202 <_isatty_r+0x1a>
 8016200:	6023      	str	r3, [r4, #0]
 8016202:	bd38      	pop	{r3, r4, r5, pc}
 8016204:	2000b4dc 	.word	0x2000b4dc

08016208 <_sbrk_r>:
 8016208:	b538      	push	{r3, r4, r5, lr}
 801620a:	4d06      	ldr	r5, [pc, #24]	@ (8016224 <_sbrk_r+0x1c>)
 801620c:	2300      	movs	r3, #0
 801620e:	4604      	mov	r4, r0
 8016210:	4608      	mov	r0, r1
 8016212:	602b      	str	r3, [r5, #0]
 8016214:	f7ee f974 	bl	8004500 <_sbrk>
 8016218:	1c43      	adds	r3, r0, #1
 801621a:	d102      	bne.n	8016222 <_sbrk_r+0x1a>
 801621c:	682b      	ldr	r3, [r5, #0]
 801621e:	b103      	cbz	r3, 8016222 <_sbrk_r+0x1a>
 8016220:	6023      	str	r3, [r4, #0]
 8016222:	bd38      	pop	{r3, r4, r5, pc}
 8016224:	2000b4dc 	.word	0x2000b4dc

08016228 <abort>:
 8016228:	b508      	push	{r3, lr}
 801622a:	2006      	movs	r0, #6
 801622c:	f000 f86e 	bl	801630c <raise>
 8016230:	2001      	movs	r0, #1
 8016232:	f7ee f8ed 	bl	8004410 <_exit>

08016236 <_calloc_r>:
 8016236:	b570      	push	{r4, r5, r6, lr}
 8016238:	fba1 5402 	umull	r5, r4, r1, r2
 801623c:	b934      	cbnz	r4, 801624c <_calloc_r+0x16>
 801623e:	4629      	mov	r1, r5
 8016240:	f7fe fe98 	bl	8014f74 <_malloc_r>
 8016244:	4606      	mov	r6, r0
 8016246:	b928      	cbnz	r0, 8016254 <_calloc_r+0x1e>
 8016248:	4630      	mov	r0, r6
 801624a:	bd70      	pop	{r4, r5, r6, pc}
 801624c:	220c      	movs	r2, #12
 801624e:	6002      	str	r2, [r0, #0]
 8016250:	2600      	movs	r6, #0
 8016252:	e7f9      	b.n	8016248 <_calloc_r+0x12>
 8016254:	462a      	mov	r2, r5
 8016256:	4621      	mov	r1, r4
 8016258:	f7fd faf0 	bl	801383c <memset>
 801625c:	e7f4      	b.n	8016248 <_calloc_r+0x12>

0801625e <_realloc_r>:
 801625e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016262:	4607      	mov	r7, r0
 8016264:	4614      	mov	r4, r2
 8016266:	460d      	mov	r5, r1
 8016268:	b921      	cbnz	r1, 8016274 <_realloc_r+0x16>
 801626a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801626e:	4611      	mov	r1, r2
 8016270:	f7fe be80 	b.w	8014f74 <_malloc_r>
 8016274:	b92a      	cbnz	r2, 8016282 <_realloc_r+0x24>
 8016276:	f7fe facf 	bl	8014818 <_free_r>
 801627a:	4625      	mov	r5, r4
 801627c:	4628      	mov	r0, r5
 801627e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016282:	f000 f85f 	bl	8016344 <_malloc_usable_size_r>
 8016286:	4284      	cmp	r4, r0
 8016288:	4606      	mov	r6, r0
 801628a:	d802      	bhi.n	8016292 <_realloc_r+0x34>
 801628c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016290:	d8f4      	bhi.n	801627c <_realloc_r+0x1e>
 8016292:	4621      	mov	r1, r4
 8016294:	4638      	mov	r0, r7
 8016296:	f7fe fe6d 	bl	8014f74 <_malloc_r>
 801629a:	4680      	mov	r8, r0
 801629c:	b908      	cbnz	r0, 80162a2 <_realloc_r+0x44>
 801629e:	4645      	mov	r5, r8
 80162a0:	e7ec      	b.n	801627c <_realloc_r+0x1e>
 80162a2:	42b4      	cmp	r4, r6
 80162a4:	4622      	mov	r2, r4
 80162a6:	4629      	mov	r1, r5
 80162a8:	bf28      	it	cs
 80162aa:	4632      	movcs	r2, r6
 80162ac:	f7fd fc1f 	bl	8013aee <memcpy>
 80162b0:	4629      	mov	r1, r5
 80162b2:	4638      	mov	r0, r7
 80162b4:	f7fe fab0 	bl	8014818 <_free_r>
 80162b8:	e7f1      	b.n	801629e <_realloc_r+0x40>

080162ba <_raise_r>:
 80162ba:	291f      	cmp	r1, #31
 80162bc:	b538      	push	{r3, r4, r5, lr}
 80162be:	4605      	mov	r5, r0
 80162c0:	460c      	mov	r4, r1
 80162c2:	d904      	bls.n	80162ce <_raise_r+0x14>
 80162c4:	2316      	movs	r3, #22
 80162c6:	6003      	str	r3, [r0, #0]
 80162c8:	f04f 30ff 	mov.w	r0, #4294967295
 80162cc:	bd38      	pop	{r3, r4, r5, pc}
 80162ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80162d0:	b112      	cbz	r2, 80162d8 <_raise_r+0x1e>
 80162d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80162d6:	b94b      	cbnz	r3, 80162ec <_raise_r+0x32>
 80162d8:	4628      	mov	r0, r5
 80162da:	f000 f831 	bl	8016340 <_getpid_r>
 80162de:	4622      	mov	r2, r4
 80162e0:	4601      	mov	r1, r0
 80162e2:	4628      	mov	r0, r5
 80162e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80162e8:	f000 b818 	b.w	801631c <_kill_r>
 80162ec:	2b01      	cmp	r3, #1
 80162ee:	d00a      	beq.n	8016306 <_raise_r+0x4c>
 80162f0:	1c59      	adds	r1, r3, #1
 80162f2:	d103      	bne.n	80162fc <_raise_r+0x42>
 80162f4:	2316      	movs	r3, #22
 80162f6:	6003      	str	r3, [r0, #0]
 80162f8:	2001      	movs	r0, #1
 80162fa:	e7e7      	b.n	80162cc <_raise_r+0x12>
 80162fc:	2100      	movs	r1, #0
 80162fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016302:	4620      	mov	r0, r4
 8016304:	4798      	blx	r3
 8016306:	2000      	movs	r0, #0
 8016308:	e7e0      	b.n	80162cc <_raise_r+0x12>
	...

0801630c <raise>:
 801630c:	4b02      	ldr	r3, [pc, #8]	@ (8016318 <raise+0xc>)
 801630e:	4601      	mov	r1, r0
 8016310:	6818      	ldr	r0, [r3, #0]
 8016312:	f7ff bfd2 	b.w	80162ba <_raise_r>
 8016316:	bf00      	nop
 8016318:	2000018c 	.word	0x2000018c

0801631c <_kill_r>:
 801631c:	b538      	push	{r3, r4, r5, lr}
 801631e:	4d07      	ldr	r5, [pc, #28]	@ (801633c <_kill_r+0x20>)
 8016320:	2300      	movs	r3, #0
 8016322:	4604      	mov	r4, r0
 8016324:	4608      	mov	r0, r1
 8016326:	4611      	mov	r1, r2
 8016328:	602b      	str	r3, [r5, #0]
 801632a:	f7ee f861 	bl	80043f0 <_kill>
 801632e:	1c43      	adds	r3, r0, #1
 8016330:	d102      	bne.n	8016338 <_kill_r+0x1c>
 8016332:	682b      	ldr	r3, [r5, #0]
 8016334:	b103      	cbz	r3, 8016338 <_kill_r+0x1c>
 8016336:	6023      	str	r3, [r4, #0]
 8016338:	bd38      	pop	{r3, r4, r5, pc}
 801633a:	bf00      	nop
 801633c:	2000b4dc 	.word	0x2000b4dc

08016340 <_getpid_r>:
 8016340:	f7ee b84e 	b.w	80043e0 <_getpid>

08016344 <_malloc_usable_size_r>:
 8016344:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016348:	1f18      	subs	r0, r3, #4
 801634a:	2b00      	cmp	r3, #0
 801634c:	bfbc      	itt	lt
 801634e:	580b      	ldrlt	r3, [r1, r0]
 8016350:	18c0      	addlt	r0, r0, r3
 8016352:	4770      	bx	lr

08016354 <_init>:
 8016354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016356:	bf00      	nop
 8016358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801635a:	bc08      	pop	{r3}
 801635c:	469e      	mov	lr, r3
 801635e:	4770      	bx	lr

08016360 <_fini>:
 8016360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016362:	bf00      	nop
 8016364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016366:	bc08      	pop	{r3}
 8016368:	469e      	mov	lr, r3
 801636a:	4770      	bx	lr
