
---------- Begin Simulation Statistics ----------
final_tick                               270775953730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48036                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804640                       # Number of bytes of host memory used
host_op_rate                                    80219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   208.18                       # Real time elapsed on the host
host_tick_rate                               41664949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008674                       # Number of seconds simulated
sim_ticks                                  8673676250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       151854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        308093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1225087                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60697                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1258426                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       942170                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1225087                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       282917                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1329202                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12636                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6146558                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4089084                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60767                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374094                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2208101                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17005409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.982019                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.346329                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13521602     79.51%     79.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       947704      5.57%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119320      0.70%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191371      1.13%     86.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479004      2.82%     89.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       253551      1.49%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68693      0.40%     91.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50070      0.29%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374094      8.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17005409                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.734733                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.734733                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13473545                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19647159                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1010806                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1896373                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60966                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875550                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3018622                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10912                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287148                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   595                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1329202                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1492866                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15717116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12481                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12402076                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1840                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121932                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076623                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1537254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       977296                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.714927                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17317241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.200518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.614568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13781472     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311839      1.80%     81.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           186684      1.08%     82.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216150      1.25%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328830      1.90%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277996      1.61%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430963      2.49%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101536      0.59%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1681771      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17317241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16021945                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9303910                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67808                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088227                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.045549                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3336804                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287138                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7401648                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3072644                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5015                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       323692                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18905917                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3049666                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       111243                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18137477                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        715447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60966                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        844096                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21252                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        37762                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       421533                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65170                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          218                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23666118                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17907591                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589536                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13952025                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.032297                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17933178                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15405462                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7197335                       # number of integer regfile writes
system.switch_cpus.ipc                       0.576458                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.576458                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35448      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8002204     43.85%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           31      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899343      4.93%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537421      8.42%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41326      0.23%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395117      7.65%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20121      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499104      8.21%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436278      7.87%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1078020      5.91%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227706      1.25%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012499     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64014      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18248726                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9749734                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19318227                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9416221                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10145078                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              318452                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017451                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109955     34.53%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52063     16.35%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71277     22.38%     73.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19603      6.16%     79.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4143      1.30%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21054      6.61%     87.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4156      1.31%     88.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36161     11.36%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           40      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8781996                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34849326                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8491370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10967211                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18905917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18248726                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2206157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        34414                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3321546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17317241                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.053789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.908877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11716037     67.66%     67.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1417122      8.18%     75.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1061793      6.13%     81.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       885697      5.11%     87.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       756805      4.37%     91.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       531418      3.07%     94.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       455292      2.63%     97.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       309751      1.79%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183326      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17317241                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.051962                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1493133                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   302                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43971                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16395                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3072644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       323692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5603848                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17347332                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10699217                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1510479                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365871                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         385254                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        129927                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47002169                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19359722                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22314989                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2361225                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         658854                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60966                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2829961                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3187892                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16840808                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17036470                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4551588                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34539044                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38128029                       # The number of ROB writes
system.switch_cpus.timesIdled                     353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368550                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            838                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             145008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15601                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136253                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11230                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        145009                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       464331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       464331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 464331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10997696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10997696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10997696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156239                       # Request fanout histogram
system.membus.reqLayer2.occupancy           402101000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          834631750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8673676250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          293987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           456                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13487936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13528064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          152415                       # Total snoops (count)
system.tol2bus.snoopTraffic                    998464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           337345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049779                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 336507     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    838      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             337345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          210719500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276705000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            681499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        28660                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28691                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           31                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        28660                       # number of overall hits
system.l2.overall_hits::total                   28691                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          423                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       155811                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156239                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          423                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       155811                       # number of overall misses
system.l2.overall_misses::total                156239                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     36912000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12735831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12772743500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36912000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12735831500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12772743500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184930                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184930                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.931718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.844637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.931718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.844637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87262.411348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81738.975425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81751.313692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87262.411348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81738.975425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81751.313692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15601                       # number of writebacks
system.l2.writebacks::total                     15601                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       155811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       155811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     32682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11177731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11210413500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     32682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11177731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11210413500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.931718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.844637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.844828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.931718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.844637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77262.411348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71739.039606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71753.994009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77262.411348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71739.039606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71753.994009                       # average overall mshr miss latency
system.l2.replacements                         152415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26276                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26276                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26276                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           277                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1115                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11230                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    896308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     896308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.909673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79820.865616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79813.757792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    784018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    784018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.909673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69820.865616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69820.865616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36912000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36912000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.931718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.932018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87262.411348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86851.764706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     32682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.931718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.927632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77262.411348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77262.411348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       144582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          144584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11839523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11839523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.839973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.839975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81887.945941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81886.813202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       144582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       144582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10393713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10393713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.839973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71888.015106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71888.015106                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.457867                       # Cycle average of tags in use
system.l2.tags.total_refs                      361101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    152415                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.369196                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.667800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.028212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.229657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.634651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4029.897548                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987661                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3104911                       # Number of tag accesses
system.l2.tags.data_accesses                  3104911                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9971904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9999296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       998464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          998464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       155811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3121168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1149674453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1152832514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3121168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3135925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115114280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115114280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115114280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3121168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1149674453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1267946795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    155548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000675438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          961                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          961                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              320836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14629                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15601                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1845368000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  779855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4769824250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11831.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30581.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.095140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.002848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.287428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16058     41.71%     41.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8309     21.58%     63.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3904     10.14%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2475      6.43%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1414      3.67%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1148      2.98%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1011      2.63%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          604      1.57%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3578      9.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.908429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.137520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.660057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           785     81.69%     81.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           49      5.10%     86.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          102     10.61%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      1.46%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.42%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.31%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           961                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.203954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.191265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.670840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              868     90.32%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.87%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      5.52%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      1.77%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.42%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           961                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9982144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  996608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9998976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               998464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1150.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1152.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8673555500                       # Total gap between requests
system.mem_ctrls.avgGap                      50476.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9955072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       996608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3121167.913086449262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1147733868.900167942047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114900299.627853885293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       155811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4754570250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201942159250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36061.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30514.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12944180.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124835760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66347985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           518256900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35532540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     684094320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3746543310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175441920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5351052735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.930190                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423972000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    289380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7960314000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            150104220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79763310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           595376040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45753300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     684094320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3770577360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        155440320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5481108870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.924539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    367484500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    289380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8016801500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8673666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1492247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1492254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1492247                       # number of overall hits
system.cpu.icache.overall_hits::total         1492254                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          619                       # number of overall misses
system.cpu.icache.overall_misses::total           621                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46999500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46999500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46999500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46999500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1492866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1492866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000415                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000416                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000415                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000416                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75928.109855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75683.574879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75928.109855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75683.574879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          171                       # number of writebacks
system.cpu.icache.writebacks::total               171                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37926500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37926500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83538.546256                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83538.546256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83538.546256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83538.546256                       # average overall mshr miss latency
system.cpu.icache.replacements                    171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1492247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1492254                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           621                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1492866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000415                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75928.109855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75683.574879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83538.546256                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83538.546256                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008251                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2369.081871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2986206                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2986206                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2478510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2478513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2478510                       # number of overall hits
system.cpu.dcache.overall_hits::total         2478513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       753388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753391                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       753388                       # number of overall misses
system.cpu.dcache.overall_misses::total        753391                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47022846887                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47022846887                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47022846887                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47022846887                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3231898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3231904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3231898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3231904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.233110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.233110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62415.179014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62414.930477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62415.179014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62414.930477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       831539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22409                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.107368                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26276                       # number of writebacks
system.cpu.dcache.writebacks::total             26276                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       568915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       568915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       568915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       568915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184473                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13330570888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13330570888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13330570888                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13330570888                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72262.991809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72262.991809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72262.991809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72262.991809                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2232372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2232375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       741002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        741004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46081711500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46081711500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2973374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2973379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62188.376685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62188.208836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       568872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       568872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12403628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12403628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72059.652588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72059.652588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    941135387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    941135387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75983.803246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75977.669089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    926942888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    926942888                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75098.670339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75098.670339                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775953730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2583651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.083756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6648281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6648281                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270802128356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59624                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814976                       # Number of bytes of host memory used
host_op_rate                                    99869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   670.88                       # Real time elapsed on the host
host_tick_rate                               39015586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026175                       # Number of seconds simulated
sim_ticks                                 26174626000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       469343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        938858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3786302                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196692                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3883645                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2892022                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3786302                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       894280                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4125793                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          119808                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46787                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18595937                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12721513                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196743                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4189360                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7395729                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     51207103                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.982294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.355079                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40830104     79.74%     79.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2715850      5.30%     85.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       435394      0.85%     85.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       633476      1.24%     87.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1299583      2.54%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       695992      1.36%     91.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231235      0.45%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176109      0.34%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4189360      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     51207103                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.744975                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.744975                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      40175555                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60160148                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3299802                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6084550                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200149                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2486906                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9268456                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35219                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181855                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1844                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4125793                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4792489                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47083780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37836494                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          377                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          400298                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078813                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4962589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3011830                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.722770                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     52246962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.221772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.628228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         41408082     79.25%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           870796      1.67%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           600466      1.15%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           679832      1.30%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           977063      1.87%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           964714      1.85%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1331486      2.55%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           314289      0.60%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5100234      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     52246962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46291661                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27198516                       # number of floating regfile writes
system.switch_cpus.idleCycles                  102290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219580                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3324443                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.056949                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10615399                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181796                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21907098                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9453054                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          182                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1316800                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57749970                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9433603                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       361600                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55330508                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         235131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1899356                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200149                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2273412                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        72868                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       132279                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          749                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          705                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          162                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1405113                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       325770                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          705                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70571253                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54530250                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594528                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41956589                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.041662                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54642945                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48745367                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22723644                       # number of integer regfile writes
system.switch_cpus.ipc                       0.573074                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.573074                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142558      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24919518     44.75%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          220      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           361      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830251      5.08%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384574      7.87%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127931      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4086172      7.34%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52380      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234183      7.60%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8470      0.02%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149292      7.45%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3509608      6.30%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847073      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6047146     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351198      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55692109                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28764140                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56931214                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27699123                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30031491                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1017136                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018264                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          311358     30.61%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165663     16.29%     46.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228197     22.44%     69.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            8      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64604      6.35%     75.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11996      1.18%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          79815      7.85%     84.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21147      2.08%     86.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128439     12.63%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3988      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27802547                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107835282                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26831127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35168694                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57749442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55692109                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7449547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118181                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          483                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10413094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     52246962                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.065940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.928090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     35294202     67.55%     67.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4285303      8.20%     75.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3147878      6.02%     81.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2646626      5.07%     86.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2300675      4.40%     91.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1643642      3.15%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1372718      2.63%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       933390      1.79%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       622528      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     52246962                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.063857                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4792549                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    87                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       159026                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        67046                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9453054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1316800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17608500                       # number of misc regfile reads
system.switch_cpus.numCycles                 52349252                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32310013                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4231047                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4324390                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1266797                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        390743                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143216270                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59212553                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68183333                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7378166                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1725352                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200149                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8033304                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10565588                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48693054                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53981926                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          940                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           90                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13050398                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104677743                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116433670                       # The number of ROB writes
system.switch_cpus.timesIdled                    1757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2903                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             440295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44633                       # Transaction distribution
system.membus.trans_dist::CleanEvict           424709                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29222                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29222                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        440294                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1408375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1408375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1408375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32905600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32905600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32905600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469516                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469516                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1213253000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2511097750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26174626000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       120708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2842                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          920447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3015                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535986                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41345920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41720768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          471200                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2856512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044170                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052663                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1041266     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2904      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044170                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          651800500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854933498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4526991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1546                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       101908                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103454                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1546                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       101908                       # number of overall hits
system.l2.overall_hits::total                  103454                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1469                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       468047                       # number of demand (read+write) misses
system.l2.demand_misses::total                 469516                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1469                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       468047                       # number of overall misses
system.l2.overall_misses::total                469516                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    127071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38514316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38641387000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    127071000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38514316000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38641387000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3015                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572970                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3015                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572970                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.487231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.821200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.487231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.821200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86501.701838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82287.283115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82300.468994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86501.701838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82287.283115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82300.468994                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44633                       # number of writebacks
system.l2.writebacks::total                     44633                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       468047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            469516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       468047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           469516                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    112381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33833836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33946217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    112381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33833836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33946217000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.487231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.821200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.487231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.821200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.819443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76501.701838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72287.261749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72300.447695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76501.701838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72287.261749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72300.447695                       # average overall mshr miss latency
system.l2.replacements                         471200                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        76075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76075                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        76075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2842                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2842                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2842                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1046                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1046                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4747                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29222                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2358482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2358482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.860255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80709.123263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80709.123263                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2066262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2066262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.860255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70709.123263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70709.123263                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    127071000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127071000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.487231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.487231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86501.701838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86501.701838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    112381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.487231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.487231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76501.701838                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76501.701838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        97161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             97161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       438825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          438825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36155834000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36155834000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.818725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.818725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82392.375093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82392.375093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       438825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       438825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31767574000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31767574000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.818725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72392.352304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72392.352304                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1151892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    475296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.423526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.958519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.617554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4066.423927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2067                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9637328                       # Number of tag accesses
system.l2.tags.data_accesses                  9637328                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26174626000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        94016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29955008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30049024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        94016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2856512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2856512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       468047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              469516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3591876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1144429265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1148021141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3591876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3591876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109132868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109132868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109132868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3591876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1144429265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1257154009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    467215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000664002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2752                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2752                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              959784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41923                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      469516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44633                       # Number of write requests accepted
system.mem_ctrls.readBursts                    469516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    832                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5793016000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2343420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14580841000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12360.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31110.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   358692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                469516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  272348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  150753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.093259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.699153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.574334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52626     42.95%     42.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27053     22.08%     65.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12501     10.20%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8104      6.61%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4533      3.70%     85.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3667      2.99%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2825      2.31%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1713      1.40%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9519      7.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.405523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.618493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    335.975672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2184     79.36%     79.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          163      5.92%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          327     11.88%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           39      1.42%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           17      0.62%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            7      0.25%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.15%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2752                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.217660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2474     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      1.64%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162      5.89%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      2.00%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.55%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2752                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29995776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2856384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30049024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2856512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1145.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1148.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26174607000                       # Total gap between requests
system.mem_ctrls.avgGap                      50908.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        94016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29901760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2856384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3591875.582100008149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1142394928.584652900696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 109127977.607015281916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       468047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     51878250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14528962750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 640637953500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35315.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31041.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14353459.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            397462380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            211248675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1569172080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105548400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2066419680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11307157260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        529239840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16186248315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.394636                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1277264000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    874120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24023242000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            477480360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            253794420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1777231680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          127425420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2066419680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11342949840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        499098720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16544400120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.077804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1191680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    874120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24108826000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34848292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6281160                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6281167                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6281160                       # number of overall hits
system.cpu.icache.overall_hits::total         6281167                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4197                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4195                       # number of overall misses
system.cpu.icache.overall_misses::total          4197                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    225180500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    225180500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    225180500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    225180500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6285355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6285364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6285355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6285364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53678.307509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53652.728139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53678.307509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53652.728139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          667                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3013                       # number of writebacks
system.cpu.icache.writebacks::total              3013                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          726                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3469                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    185857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    185857500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185857500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53576.679158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53576.679158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53576.679158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53576.679158                       # average overall mshr miss latency
system.cpu.icache.replacements                   3013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6281160                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6281167                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4197                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    225180500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    225180500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6285355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6285364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53678.307509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53652.728139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    185857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53576.679158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53576.679158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047309                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6284638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1810.613080                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12574199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12574199                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10305523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10305526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10321661                       # number of overall hits
system.cpu.dcache.overall_hits::total        10321664                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3010010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3010013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3010268                       # number of overall misses
system.cpu.dcache.overall_misses::total       3010271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 191157236877                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 191157236877                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 191157236877                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 191157236877                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13315533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13315539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13331929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13331935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.226053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63507.176679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63507.113384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63501.733692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63501.670407                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3501910                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.149857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       102351                       # number of writebacks
system.cpu.dcache.writebacks::total            102351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2255743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2255743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2255743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2255743                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754426                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53827003380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53827003380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  53833947880                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53833947880                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71363.328079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71363.328079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71357.492822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71357.492822                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9102468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9102471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2963472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2963474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 187714107500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 187714107500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12065940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12065945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63342.629018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63342.586269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2255513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2255513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  50439622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50439622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71246.530519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71246.530519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3443129377                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3443129377                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73985.331922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73983.742173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3387380880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3387380880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73148.934957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73148.934957                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16138                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16138                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          258                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          258                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      6944500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6944500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 43676.100629                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43676.100629                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270802128356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.131653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11076092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.681443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.131650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27418298                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27418298                       # Number of data accesses

---------- End Simulation Statistics   ----------
