<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2024/02/03 12:30:57  #0">
      <clock name="Dram:inst2|M68kDramController_Verilog:inst1|Clock" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" tap_mode="classic"/>
          <wire name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
          <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
          <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
          <node data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
          <node data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          </node>
          <node is_selected="true" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15..0]" order="msb_to_lsb" type="register">
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <node data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <node data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <node data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <node data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <node data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <node data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <node data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <node data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15..0]" order="msb_to_lsb" type="register">
            <node data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <node data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <node data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <node data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <node data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <node data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <node data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <node data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <node data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <node data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <node data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <node data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <node data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <node data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <node data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <node data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15..0]" order="msb_to_lsb" type="register">
            <node data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
            <node data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
            <node data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <node data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <node data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <node data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <node data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <node data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <node data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <node data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <node data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <node data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <node data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <node data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <node data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <node data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15..0]" order="msb_to_lsb" state="collapse" type="combinatorial">
            <node data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <node data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <node data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <node data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <node data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <node data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <node data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
            <node data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <node data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <node data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <node data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <node data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <node data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <node data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <node data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <node data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
          </node>
          <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
          <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
          <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
          <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
          <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
          <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          </bus>
          <bus is_selected="true" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15..0]" order="msb_to_lsb" type="register">
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15..0]" order="msb_to_lsb" type="register">
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15..0]" order="msb_to_lsb" type="register">
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15..0]" order="msb_to_lsb" state="collapse" type="combinatorial">
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
          </bus>
          <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
          <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|AS_L" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DramSelect_L" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
          <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Dtack_L" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
          <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|LDS_L" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
          <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|UDS_L" storage_index="122" tap_mode="classic" trigger_index="122" type="unknown"/>
          <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|WE_L" storage_index="123" tap_mode="classic" trigger_index="123" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[31]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[30]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[29]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[28]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[27]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[26]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[25]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[24]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[23]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[22]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[21]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[20]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[19]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[18]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[17]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[16]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[15]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[14]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[13]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[12]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[11]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[10]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[9]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[8]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[7]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[6]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[5]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[4]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[3]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[2]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[1]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Address[0]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[15]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[14]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[13]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[12]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[11]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[10]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[9]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[8]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[7]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[6]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[5]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[4]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[3]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[2]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[1]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataIn[0]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[15]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[14]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[13]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[12]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[11]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[10]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[9]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[8]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[7]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[6]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[5]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[4]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[3]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[2]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[1]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|DataOut[0]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          </bus>
          <bus is_selected="true" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="high" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15..0]" order="msb_to_lsb" type="register">
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[15]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[14]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[13]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[12]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[11]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[10]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[8]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[7]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[6]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[4]" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[3]" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[2]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[1]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[0]" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[11]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[10]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[9]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[8]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[7]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[5]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[4]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[3]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[2]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[1]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[0]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[1]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15..0]" order="msb_to_lsb" type="register">
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[15]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[14]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[11]" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[10]" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[9]" storage_index="121" tap_mode="classic" trigger_index="121" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[8]" storage_index="120" tap_mode="classic" trigger_index="120" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[7]" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[6]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[5]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[4]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[3]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[2]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[1]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Timer[0]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15..0]" order="msb_to_lsb" type="register">
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[15]" storage_index="130" tap_mode="classic" trigger_index="130" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[14]" storage_index="129" tap_mode="classic" trigger_index="129" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[13]" storage_index="128" tap_mode="classic" trigger_index="128" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[12]" storage_index="127" tap_mode="classic" trigger_index="127" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[11]" storage_index="126" tap_mode="classic" trigger_index="126" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[10]" storage_index="125" tap_mode="classic" trigger_index="125" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[9]" storage_index="139" tap_mode="classic" trigger_index="139" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[8]" storage_index="138" tap_mode="classic" trigger_index="138" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[7]" storage_index="137" tap_mode="classic" trigger_index="137" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[6]" storage_index="136" tap_mode="classic" trigger_index="136" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[5]" storage_index="135" tap_mode="classic" trigger_index="135" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[4]" storage_index="134" tap_mode="classic" trigger_index="134" type="unknown"/>
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[3]" storage_index="133" tap_mode="classic" trigger_index="133" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[2]" storage_index="132" tap_mode="classic" trigger_index="132" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[1]" storage_index="131" tap_mode="classic" trigger_index="131" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter[0]" storage_index="124" tap_mode="classic" trigger_index="124" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15..0]" order="msb_to_lsb" state="collapse" type="combinatorial">
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[15]" storage_index="146" tap_mode="classic" trigger_index="146" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[14]" storage_index="145" tap_mode="classic" trigger_index="145" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[13]" storage_index="144" tap_mode="classic" trigger_index="144" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[12]" storage_index="143" tap_mode="classic" trigger_index="143" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[11]" storage_index="142" tap_mode="classic" trigger_index="142" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[10]" storage_index="141" tap_mode="classic" trigger_index="141" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[9]" storage_index="155" tap_mode="classic" trigger_index="155" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[8]" storage_index="154" tap_mode="classic" trigger_index="154" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[7]" storage_index="153" tap_mode="classic" trigger_index="153" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[6]" storage_index="152" tap_mode="classic" trigger_index="152" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[5]" storage_index="151" tap_mode="classic" trigger_index="151" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[4]" storage_index="150" tap_mode="classic" trigger_index="150" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[3]" storage_index="149" tap_mode="classic" trigger_index="149" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[2]" storage_index="148" tap_mode="classic" trigger_index="148" type="unknown"/>
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[1]" storage_index="147" tap_mode="classic" trigger_index="147" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="false" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|counter_value[0]" storage_index="140" tap_mode="classic" trigger_index="140" type="unknown"/>
          </bus>
          <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|Reset_L" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
          <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Dram:inst2|M68kDramController_Verilog:inst1|ResetOut_L" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="15B7CC8B" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2024/02/03 12:30:57  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'Dram:inst2|M68kDramController_Verilog:inst1|DramState[0]' == low &amp;&amp; 'Dram:inst2|M68kDramController_Verilog:inst1|DramState[1]' == low &amp;&amp; 'Dram:inst2|M68kDramController_Verilog:inst1|DramState[2]' == high &amp;&amp; 'Dram:inst2|M68kDramController_Verilog:inst1|DramState[3]' == low &amp;&amp; 'Dram:inst2|M68kDramController_Verilog:inst1|DramState[4]' == low
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130944"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,527,74,68,78,95,96,98,98,88,88,379,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,991"/>
    <multi attribute="jtag widget size" size="2" value="403,146"/>
  </global_info>
</session>
