[2025-09-17 10:51:10] START suite=qualcomm_srv trace=srv653_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv653_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2789112 heartbeat IPC: 3.585 cumulative IPC: 3.585 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5362761 heartbeat IPC: 3.886 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5362761 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5362761 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14586844 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23840534 heartbeat IPC: 1.081 cumulative IPC: 1.082 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33264391 heartbeat IPC: 1.061 cumulative IPC: 1.075 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 42479401 heartbeat IPC: 1.085 cumulative IPC: 1.078 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 51652723 heartbeat IPC: 1.09 cumulative IPC: 1.08 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 60756473 heartbeat IPC: 1.098 cumulative IPC: 1.083 (Simulation time: 00 hr 08 min 35 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv653_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 69832560 heartbeat IPC: 1.102 cumulative IPC: 1.086 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 78864548 heartbeat IPC: 1.107 cumulative IPC: 1.088 (Simulation time: 00 hr 10 min 50 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 87985844 heartbeat IPC: 1.096 cumulative IPC: 1.089 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91699841 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91699841 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv653_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000000 cycles: 91699841
CPU 0 Branch Prediction Accuracy: 92.3% MPKI: 13.85 Average ROB Occupancy at Mispredict: 30.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07017
BRANCH_INDIRECT: 0.3409
BRANCH_CONDITIONAL: 12.11
BRANCH_DIRECT_CALL: 0.4209
BRANCH_INDIRECT_CALL: 0.496
BRANCH_RETURN: 0.4051


====Backend Stall Breakdown====
ROB_STALL: 161999
LQ_STALL: 0
SQ_STALL: 870007


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 108.00974
REPLAY_LOAD: 58.615383
NON_REPLAY_LOAD: 26.193563

== Total ==
ADDR_TRANS: 33267
REPLAY_LOAD: 22098
NON_REPLAY_LOAD: 106634

== Counts ==
ADDR_TRANS: 308
REPLAY_LOAD: 377
NON_REPLAY_LOAD: 4071

cpu0->cpu0_STLB TOTAL        ACCESS:    2117503 HIT:    2089447 MISS:      28056 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117503 HIT:    2089447 MISS:      28056 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 161.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9440797 HIT:    8468639 MISS:     972158 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7653010 HIT:    6850844 MISS:     802166 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592774 HIT:     485198 MISS:     107576 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1129949 HIT:    1116845 MISS:      13104 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65064 HIT:      15752 MISS:      49312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15083150 HIT:    7550343 MISS:    7532807 MSHR_MERGE:    1855669
cpu0->cpu0_L1I LOAD         ACCESS:   15083150 HIT:    7550343 MISS:    7532807 MSHR_MERGE:    1855669
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29875503 HIT:   25527563 MISS:    4347940 MSHR_MERGE:    1714218
cpu0->cpu0_L1D LOAD         ACCESS:   16551899 HIT:   14060210 MISS:    2491689 MSHR_MERGE:     515816
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13253479 HIT:   11462441 MISS:    1791038 MSHR_MERGE:    1198253
cpu0->cpu0_L1D TRANSLATION  ACCESS:      70125 HIT:       4912 MISS:      65213 MSHR_MERGE:        149
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12420278 HIT:   10332263 MISS:    2088015 MSHR_MERGE:    1046551
cpu0->cpu0_ITLB LOAD         ACCESS:   12420278 HIT:   10332263 MISS:    2088015 MSHR_MERGE:    1046551
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.322 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28363317 HIT:   26924662 MISS:    1438655 MSHR_MERGE:     362616
cpu0->cpu0_DTLB LOAD         ACCESS:   28363317 HIT:   26924662 MISS:    1438655 MSHR_MERGE:     362616
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.856 cycles
cpu0->LLC TOTAL        ACCESS:    1122518 HIT:    1037151 MISS:      85367 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     802165 HIT:     740855 MISS:      61310 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     107576 HIT:     101169 MISS:       6407 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     163465 HIT:     163055 MISS:        410 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49312 HIT:      32072 MISS:      17240 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1058
  ROW_BUFFER_MISS:      83899
  AVG DBUS CONGESTED CYCLE: 4.412
Channel 0 WQ ROW_BUFFER_HIT:        759
  ROW_BUFFER_MISS:       5958
  FULL:          0
Channel 0 REFRESHES ISSUED:       7642

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548551       571904        68432         9898
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10         1882         3676         1846
  STLB miss resolved @ L2C                0          807         5197         7540         5019
  STLB miss resolved @ LLC                0          115         6525        16468        11671
  STLB miss resolved @ MEM                0            0         2578         9019        13296

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191069        49419      1394272       135205          508
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7          928          601           66
  STLB miss resolved @ L2C                0          259         2196         1114           46
  STLB miss resolved @ LLC                0           30         2583         2374           90
  STLB miss resolved @ MEM                0            0          549          583          276
[2025-09-17 11:04:19] END   suite=qualcomm_srv trace=srv653_ap (rc=0)
