;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 6, 20
	SUB @121, 180
	CMP @131, 103
	JMN <131, 103
	SPL <131, 103
	MOV 0, <-100
	MOV 0, <-100
	JMP 101
	SUB 0, <-100
	SUB 0, <-100
	JMN 0, -100
	JMN 0, -100
	CMP -1, @-20
	SUB -1, <-20
	CMP #0, 0
	JMN -207, @-120
	SUB 0, -100
	DJN -1, <-20
	SUB @121, 180
	SUB -980, 600
	SUB -580, 600
	MOV @111, 102
	SUB -980, 600
	MOV 0, <-100
	CMP -980, 600
	CMP -980, 600
	SUB #0, 0
	MOV @121, 106
	SUB @-127, 100
	ADD #-30, 9
	JMN 0, 10
	SLT 110, 21
	JMN -100, 0
	JMN -100, 0
	SUB 0, <-148
	ADD #-30, 9
	ADD #-30, 9
	SUB -980, 600
	JMN 100, -100
	ADD 270, 60
	SUB -980, 600
	SPL 0, -100
	MOV @111, 102
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
