# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-4.10"
module \GeneratorSigned1
  attribute \src "dut.sv:1.25-1.28"
  wire output 1 \out
  connect \out 1'1
end
attribute \cells_not_processed 1
attribute \src "dut.sv:11.1-14.10"
module \GeneratorSigned2
  attribute \src "dut.sv:11.25-11.28"
  wire width 2 output 1 \out
  connect \out 2'10
end
attribute \cells_not_processed 1
attribute \src "dut.sv:6.1-9.10"
module \GeneratorUnsigned1
  attribute \src "dut.sv:6.27-6.30"
  wire output 1 \out
  connect \out 1'1
end
attribute \cells_not_processed 1
attribute \src "dut.sv:16.1-19.10"
module \GeneratorUnsigned2
  attribute \src "dut.sv:16.27-16.30"
  wire width 2 output 1 \out
  connect \out 2'10
end
attribute \cells_not_processed 1
attribute \src "dut.sv:21.1-25.10"
module \PassThrough
  attribute \src "dut.sv:21.20-21.21"
  wire width 4 input 1 \a
  attribute \src "dut.sv:21.23-21.24"
  wire width 4 output 2 \b
  connect \b \a
end
attribute \cells_not_processed 1
attribute \src "dut.sv:27.1-73.10"
module \port_sign_extend
  attribute \src "dut.sv:27.25-27.27"
  wire width 4 output 1 \o1
  attribute \src "dut.sv:27.29-27.31"
  wire width 4 output 2 \o2
  attribute \src "dut.sv:27.33-27.35"
  wire width 4 output 3 \o3
  attribute \src "dut.sv:27.37-27.39"
  wire width 4 output 4 \o4
  attribute \src "dut.sv:27.41-27.43"
  wire width 4 output 5 \o5
  attribute \src "dut.sv:27.45-27.47"
  wire width 4 output 6 \o6
  attribute \src "dut.sv:27.49-27.51"
  wire width 4 output 7 \o7
  attribute \src "dut.sv:27.53-27.55"
  wire width 4 output 8 \o8
  attribute \src "dut.sv:27.57-27.59"
  wire width 4 output 9 \o9
  attribute \src "dut.sv:27.61-27.65"
  wire width 3 output 10 \yay1
  attribute \src "dut.sv:27.67-27.71"
  wire width 3 output 11 \nay1
  attribute \src "dut.sv:27.73-27.77"
  wire width 3 output 12 \yay2
  attribute \src "dut.sv:27.79-27.83"
  wire width 3 output 13 \nay2
  attribute \src "dut.sv:34.7-34.11"
  wire \tmp2
  attribute \src "dut.sv:42.14-42.18"
  wire signed \tmp4
  attribute \src "dut.sv:47.20-47.25"
  wire width 2 signed \tmp5a
  attribute \src "dut.sv:48.20-48.25"
  wire width 2 signed \tmp5b
  attribute \src "dut.sv:51.20-51.25"
  wire width 3 signed \tmp6a
  attribute \src "dut.sv:52.20-52.25"
  wire width 3 signed \tmp6b
  attribute \src "dut.sv:55.20-55.24"
  wire width 3 signed \tmp7
  attribute \src "dut.sv:62.20-62.25"
  wire width 3 signed \tmp9a
  attribute \src "dut.sv:63.20-63.25"
  wire width 2 signed \tmp9b
  attribute \src "dut.sv:58.19-58.23"
  wire width 3 \tmp8[0]
  wire width 2 $auto$module.cpp:691:import_continuous_assign$2
  wire width 2 $auto$module.cpp:691:import_continuous_assign$4
  wire width 3 $auto$module.cpp:691:import_continuous_assign$6
  wire width 3 $auto$module.cpp:691:import_continuous_assign$8
  wire width 3 $auto$module.cpp:691:import_continuous_assign$10
  wire width 3 $auto$module.cpp:691:import_continuous_assign$12
  wire width 2 $auto$module.cpp:691:import_continuous_assign$14
  wire width 2 $auto$rtlil.cc:3388:Xor$17
  wire $auto$rtlil.cc:3346:ReduceBool$19
  wire width 3 $auto$rtlil.cc:3474:Mux$21
  wire width 3 $auto$rtlil.cc:3339:Not$23
  cell \PassThrough \pt1
    connect \a 4'1111
    connect \b \o1
  end
  cell \PassThrough \pt2
    connect \a \tmp2
    connect \b \o2
  end
  cell \PassThrough \pt3
    connect \a 4'1111
    connect \b \o3
  end
  cell \PassThrough \pt4
    connect \a \tmp4
    connect \b \o4
  end
  cell \PassThrough \pt5
    connect \a $auto$rtlil.cc:3388:Xor$17
    connect \b \o5
  end
  cell $xor $xor$dut.sv:49$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \tmp5a
    connect \B \tmp5b
    connect \Y $auto$rtlil.cc:3388:Xor$17
  end
  cell \PassThrough \pt6
    connect \a $auto$rtlil.cc:3474:Mux$21
    connect \b \o6
  end
  cell $reduce_bool $reduce_bool$dut.sv:53$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tmp6a
    connect \Y $auto$rtlil.cc:3346:ReduceBool$19
  end
  cell $mux $mux$dut.sv:53$20
    parameter \WIDTH 3
    connect \A \tmp6b
    connect \B \tmp6a
    connect \S $auto$rtlil.cc:3346:ReduceBool$19
    connect \Y $auto$rtlil.cc:3474:Mux$21
  end
  cell \PassThrough \pt7
    connect \a $auto$rtlil.cc:3339:Not$23
    connect \b \o7
  end
  cell $not $not$dut.sv:56$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \tmp7
    connect \Y $auto$rtlil.cc:3339:Not$23
  end
  cell \PassThrough \pt8
    connect \a \tmp8[0]
    connect \b \o8
  end
  cell \PassThrough \pt9
    connect \a \tmp9b
    connect \b \o9
  end
  cell \GeneratorSigned1 \os1
    connect \out \yay1
  end
  cell \GeneratorUnsigned1 \ou1
    connect \out \nay1
  end
  cell \GeneratorSigned2 \os2
    connect \out \yay2
  end
  cell \GeneratorUnsigned2 \ou2
    connect \out \nay2
  end
  attribute \src "dut.sv:47.20-47.25"
  process $proc$dut.sv:47$1
    assign $auto$module.cpp:691:import_continuous_assign$2 2'11
    sync always
    sync init
      update \tmp5a $auto$module.cpp:691:import_continuous_assign$2
  end
  attribute \src "dut.sv:48.20-48.25"
  process $proc$dut.sv:48$3
    assign $auto$module.cpp:691:import_continuous_assign$4 2'01
    sync always
    sync init
      update \tmp5b $auto$module.cpp:691:import_continuous_assign$4
  end
  attribute \src "dut.sv:51.20-51.25"
  process $proc$dut.sv:51$5
    assign $auto$module.cpp:691:import_continuous_assign$6 3'100
    sync always
    sync init
      update \tmp6a $auto$module.cpp:691:import_continuous_assign$6
  end
  attribute \src "dut.sv:52.20-52.25"
  process $proc$dut.sv:52$7
    assign $auto$module.cpp:691:import_continuous_assign$8 3'001
    sync always
    sync init
      update \tmp6b $auto$module.cpp:691:import_continuous_assign$8
  end
  attribute \src "dut.sv:55.20-55.24"
  process $proc$dut.sv:55$9
    assign $auto$module.cpp:691:import_continuous_assign$10 3'011
    sync always
    sync init
      update \tmp7 $auto$module.cpp:691:import_continuous_assign$10
  end
  attribute \src "dut.sv:62.20-62.25"
  process $proc$dut.sv:62$11
    assign $auto$module.cpp:691:import_continuous_assign$12 3'100
    sync always
    sync init
      update \tmp9a $auto$module.cpp:691:import_continuous_assign$12
  end
  attribute \src "dut.sv:63.20-63.25"
  process $proc$dut.sv:63$13
    assign $auto$module.cpp:691:import_continuous_assign$14 2'11
    sync always
    sync init
      update \tmp9b $auto$module.cpp:691:import_continuous_assign$14
  end
  attribute \src "dut.sv:59.2-59.27"
  process $proc$dut.sv:59$15
    sync always
    sync init
      update \tmp8[0] 3'101
  end
  connect \tmp2 1'1
  connect \tmp4 1'1
end
