

================================================================
== Synthesis Summary Report of 'img_interleave_manual_seq'
================================================================
+ General Information: 
    * Date:           Fri Jun  7 14:53:02 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        img_inter
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------------+----+-----------+------------+-----+
    |                                        Modules                                        | Issue|      | Latency |  Latency  | Iteration|         |   Trip  |          |            |    |           |            |     |
    |                                        & Loops                                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined|    BRAM    | DSP|     FF    |     LUT    | URAM|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------------+----+-----------+------------+-----+
    |+ img_interleave_manual_seq                                                            |     -|  1.70|  4992008|  4.992e+07|         -|  4992009|        -|        no|  1261 (31%)|   -|  616 (~0%)|  2686 (~0%)|    -|
    | + img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |     -|  1.70|  1228802|  1.229e+07|         -|  1228802|        -|        no|           -|   -|  132 (~0%)|   570 (~0%)|    -|
    |  o VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3                                    |     -|  7.30|  1228800|  1.229e+07|         2|        1|  1228800|       yes|           -|   -|          -|           -|    -|
    | + img_interleave_manual_seq_Pipeline_LOAD                                             |     -|  4.71|  1228802|  1.229e+07|         -|  1228802|        -|        no|           -|   -|   98 (~0%)|   239 (~0%)|    -|
    |  o LOAD                                                                               |     -|  7.30|  1228800|  1.229e+07|         2|        1|  1228800|       yes|           -|   -|          -|           -|    -|
    | + img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |     -|  2.65|    76802|  7.680e+05|         -|    76802|        -|        no|           -|   -|  114 (~0%)|   507 (~0%)|    -|
    |  o VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3                                    |     -|  7.30|    76800|  7.680e+05|         2|        1|    76800|       yes|           -|   -|          -|           -|    -|
    | o WRITE                                                                               |     -|  7.30|  3686400|  3.686e+07|        48|        -|    76800|        no|           -|   -|          -|           -|    -|
    |  + read_seq                                                                           |     -|  5.44|        1|     10.000|         -|        1|        -|        no|           -|   -|   10 (~0%)|   104 (~0%)|    -|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+---------+----------+------------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | load     | 0x10   | 32    | W      | Data signal of load              |                                                                        |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* BRAM
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| x_in_PORTA | 8          | 32            |
| y_PORTA    | 32         | 32            |
+------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| x_in     | in        | ap_int<8>*  |
| y        | out       | ap_int<24>* |
| load     | in        | bool        |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                        |
+----------+---------------+-----------+--------------------------------+
| x_in     | x_in_PORTA    | interface |                                |
| y        | y_PORTA       | interface |                                |
| load     | s_axi_control | register  | name=load offset=0x10 range=32 |
+----------+---------------+-----------+--------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                                                  | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + img_interleave_manual_seq                                                           | 0   |        |             |     |        |         |
|   i_3_fu_323_p2                                                                       | -   |        | i_3         | add | fabric | 0       |
|   ret_15_fu_342_p2                                                                    | -   |        | ret_15      | add | fabric | 0       |
|   ret_16_fu_355_p2                                                                    | -   |        | ret_16      | add | tadder | 0       |
|   ret_17_fu_365_p2                                                                    | -   |        | ret_17      | add | tadder | 0       |
|   ret_18_fu_378_p2                                                                    | -   |        | ret_18      | add | tadder | 0       |
|   ret_19_fu_388_p2                                                                    | -   |        | ret_19      | add | tadder | 0       |
|   ret_20_fu_398_p2                                                                    | -   |        | ret_20      | add | tadder | 0       |
|   ret_21_fu_407_p2                                                                    | -   |        | ret_21      | add | tadder | 0       |
|   ret_22_fu_420_p2                                                                    | -   |        | ret_22      | add | tadder | 0       |
|   ret_23_fu_430_p2                                                                    | -   |        | ret_23      | add | tadder | 0       |
|   ret_24_fu_440_p2                                                                    | -   |        | ret_24      | add | tadder | 0       |
|   ret_25_fu_449_p2                                                                    | -   |        | ret_25      | add | tadder | 0       |
|   ret_26_fu_459_p2                                                                    | -   |        | ret_26      | add | tadder | 0       |
|   ret_27_fu_468_p2                                                                    | -   |        | ret_27      | add | tadder | 0       |
|   ret_28_fu_478_p2                                                                    | -   |        | ret_28      | add | tadder | 0       |
|   tmpy_V_d0                                                                           | -   |        | ret         | add | tadder | 0       |
|  + img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 | 0   |        |             |     |        |         |
|    add_ln32_2_fu_188_p2                                                               | -   |        | add_ln32_2  | add | fabric | 0       |
|    add_ln32_fu_206_p2                                                                 | -   |        | add_ln32    | add | fabric | 0       |
|    add_ln32_1_fu_411_p2                                                               | -   |        | add_ln32_1  | add | fabric | 0       |
|    add_ln33_fu_256_p2                                                                 | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln33_1_fu_438_p2                                                               | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln35_fu_308_p2                                                                 | -   |        | add_ln35    | add | tadder | 0       |
|    add_ln35_1_fu_318_p2                                                               | -   |        | add_ln35_1  | add | tadder | 0       |
|    sub_ln35_fu_340_p2                                                                 | -   |        | sub_ln35    | add | tadder | 0       |
|    add_ln35_2_fu_346_p2                                                               | -   |        | add_ln35_2  | add | tadder | 0       |
|    add_ln36_fu_463_p2                                                                 | -   |        | add_ln36    | add | fabric | 0       |
|    add_ln34_fu_357_p2                                                                 | -   |        | add_ln34    | add | fabric | 0       |
|    add_ln33_2_fu_363_p2                                                               | -   |        | add_ln33_2  | add | fabric | 0       |
|  + img_interleave_manual_seq_Pipeline_LOAD                                            | 0   |        |             |     |        |         |
|    i_fu_430_p2                                                                        | -   |        | i           | add | fabric | 0       |
|    add_ln885_fu_447_p2                                                                | -   |        | add_ln885   | add | fabric | 0       |
|    add_ln885_1_fu_453_p2                                                              | -   |        | add_ln885_1 | add | fabric | 0       |
|  + img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 | 0   |        |             |     |        |         |
|    add_ln44_2_fu_183_p2                                                               | -   |        | add_ln44_2  | add | fabric | 0       |
|    add_ln44_fu_361_p2                                                                 | -   |        | add_ln44    | add | fabric | 0       |
|    add_ln44_1_fu_204_p2                                                               | -   |        | add_ln44_1  | add | fabric | 0       |
|    add_ln45_fu_385_p2                                                                 | -   |        | add_ln45    | add | fabric | 0       |
|    add_ln45_1_fu_258_p2                                                               | -   |        | add_ln45_1  | add | fabric | 0       |
|    add_ln47_fu_422_p2                                                                 | -   |        | add_ln47    | add | tadder | 0       |
|    add_ln47_1_fu_431_p2                                                               | -   |        | add_ln47_1  | add | tadder | 0       |
|    sub_ln47_fu_453_p2                                                                 | -   |        | sub_ln47    | add | tadder | 0       |
|    add_ln47_2_fu_459_p2                                                               | -   |        | add_ln47_2  | add | tadder | 0       |
|    add_ln48_fu_299_p2                                                                 | -   |        | add_ln48    | add | fabric | 0       |
|    add_ln46_fu_305_p2                                                                 | -   |        | add_ln46    | add | fabric | 0       |
|    add_ln45_2_fu_311_p2                                                               | -   |        | add_ln45_2  | add | fabric | 0       |
+---------------------------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+----------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------------------+------+------+--------+----------+---------+------+---------+
| + img_interleave_manual_seq | 1261 | 0    |        |          |         |      |         |
|   tmpy_V_U                  | 53   | -    |        | tmpy_V   | ram_1p  | auto | 1       |
|   tmpx_V_U                  | 600  | -    | yes    | tmpx_V   | ram_t2p | bram | 1       |
|   x_x0_V_U                  | 38   | -    | pragma | x_x0_V   | ram_t2p | bram | 1       |
|   x_x1_V_U                  | 38   | -    | pragma | x_x1_V   | ram_t2p | bram | 1       |
|   x_x2_V_U                  | 38   | -    | pragma | x_x2_V   | ram_t2p | bram | 1       |
|   x_x3_V_U                  | 38   | -    | pragma | x_x3_V   | ram_t2p | bram | 1       |
|   x_x4_V_U                  | 38   | -    | pragma | x_x4_V   | ram_t2p | bram | 1       |
|   x_x5_V_U                  | 38   | -    | pragma | x_x5_V   | ram_t2p | bram | 1       |
|   x_x6_V_U                  | 38   | -    | pragma | x_x6_V   | ram_t2p | bram | 1       |
|   x_x7_V_U                  | 38   | -    | pragma | x_x7_V   | ram_t2p | bram | 1       |
|   x_x8_V_U                  | 38   | -    | pragma | x_x8_V   | ram_t2p | bram | 1       |
|   x_x9_V_U                  | 38   | -    | pragma | x_x9_V   | ram_t2p | bram | 1       |
|   x_x10_V_U                 | 38   | -    | pragma | x_x10_V  | ram_t2p | bram | 1       |
|   x_x11_V_U                 | 38   | -    | pragma | x_x11_V  | ram_t2p | bram | 1       |
|   x_x12_V_U                 | 38   | -    | pragma | x_x12_V  | ram_t2p | bram | 1       |
|   x_x13_V_U                 | 38   | -    | pragma | x_x13_V  | ram_t2p | bram | 1       |
|   x_x14_V_U                 | 38   | -    | pragma | x_x14_V  | ram_t2p | bram | 1       |
|   x_x15_V_U                 | 38   | -    | pragma | x_x15_V  | ram_t2p | bram | 1       |
+-----------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------+------------------------------------------------------------------------+
| Type            | Options                              | Location                                                               |
+-----------------+--------------------------------------+------------------------------------------------------------------------+
| bind_storage    | variable=x0 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:22 in interleave_mem_rnd<t, n>, x0     |
| bind_storage    | variable=x1 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:23 in interleave_mem_rnd<t, n>, x1     |
| bind_storage    | variable=x2 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:24 in interleave_mem_rnd<t, n>, x2     |
| bind_storage    | variable=x3 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:25 in interleave_mem_rnd<t, n>, x3     |
| bind_storage    | variable=x4 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:27 in interleave_mem_rnd<t, n>, x4     |
| bind_storage    | variable=x5 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:28 in interleave_mem_rnd<t, n>, x5     |
| bind_storage    | variable=x6 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:29 in interleave_mem_rnd<t, n>, x6     |
| bind_storage    | variable=x7 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:30 in interleave_mem_rnd<t, n>, x7     |
| bind_storage    | variable=x8 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:32 in interleave_mem_rnd<t, n>, x8     |
| bind_storage    | variable=x9 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_rnd.hpp:33 in interleave_mem_rnd<t, n>, x9     |
| bind_storage    | variable=x10 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:34 in interleave_mem_rnd<t, n>, x10    |
| bind_storage    | variable=x11 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:35 in interleave_mem_rnd<t, n>, x11    |
| bind_storage    | variable=x12 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:37 in interleave_mem_rnd<t, n>, x12    |
| bind_storage    | variable=x13 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:38 in interleave_mem_rnd<t, n>, x13    |
| bind_storage    | variable=x14 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:39 in interleave_mem_rnd<t, n>, x14    |
| bind_storage    | variable=x15 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_rnd.hpp:40 in interleave_mem_rnd<t, n>, x15    |
| bind_storage    | variable=x0 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:23 in interleave_mem_seq<t, n>, x0     |
| bind_storage    | variable=x1 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:24 in interleave_mem_seq<t, n>, x1     |
| bind_storage    | variable=x2 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:25 in interleave_mem_seq<t, n>, x2     |
| bind_storage    | variable=x3 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:26 in interleave_mem_seq<t, n>, x3     |
| bind_storage    | variable=x4 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:28 in interleave_mem_seq<t, n>, x4     |
| bind_storage    | variable=x5 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:29 in interleave_mem_seq<t, n>, x5     |
| bind_storage    | variable=x6 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:30 in interleave_mem_seq<t, n>, x6     |
| bind_storage    | variable=x7 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:31 in interleave_mem_seq<t, n>, x7     |
| bind_storage    | variable=x8 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:33 in interleave_mem_seq<t, n>, x8     |
| bind_storage    | variable=x9 type=RAM_T2P impl=BRAM   | ../src/./interleave_mem_seq.hpp:34 in interleave_mem_seq<t, n>, x9     |
| bind_storage    | variable=x10 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:35 in interleave_mem_seq<t, n>, x10    |
| bind_storage    | variable=x11 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:36 in interleave_mem_seq<t, n>, x11    |
| bind_storage    | variable=x12 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:38 in interleave_mem_seq<t, n>, x12    |
| bind_storage    | variable=x13 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:39 in interleave_mem_seq<t, n>, x13    |
| bind_storage    | variable=x14 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:40 in interleave_mem_seq<t, n>, x14    |
| bind_storage    | variable=x15 type=RAM_T2P impl=BRAM  | ../src/./interleave_mem_seq.hpp:41 in interleave_mem_seq<t, n>, x15    |
| inline          |                                      | ../src/./read_mem_rnd.hpp:11 in read_rnd                               |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../src/./write_mem_rnd.hpp:10 in write_rnd, x_in                       |
| bind_storage    | variable=x_in type=RAM_T2P impl=BRAM | ../src/./write_mem_seq.hpp:10 in write_seq, x_in                       |
| interface       | mode=BRAM port=x_in                  | ../src/interleave.cpp:11 in interleave, x_in                           |
| interface       | mode=BRAM port=y                     | ../src/interleave.cpp:12 in interleave, y                              |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../src/interleave.cpp:16 in interleave, x                              |
| array_partition | variable=x cyclic factor=16 dim=1    | ../src/interleave.cpp:17 in interleave, x                              |
| pipeline        | II=1                                 | ../src/interleave.cpp:24 in interleave                                 |
| pipeline        | II=1                                 | ../src/interleave.cpp:30 in interleave                                 |
| interface       | mode=BRAM port=x_in                  | ../src/interleave_manual_rnd.cpp:13 in img_interleave_manual_rnd, x_in |
| interface       | mode=BRAM port=y                     | ../src/interleave_manual_rnd.cpp:16 in img_interleave_manual_rnd, y    |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../src/interleave_manual_rnd.cpp:27 in img_interleave_manual_rnd, x    |
| pipeline        | II=1                                 | ../src/interleave_manual_rnd.cpp:33 in img_interleave_manual_rnd       |
| pipeline        | II=1                                 | ../src/interleave_manual_rnd.cpp:39 in img_interleave_manual_rnd       |
| interface       | mode=BRAM port=x_in                  | ../src/interleave_manual_seq.cpp:10 in img_interleave_manual_seq, x_in |
| interface       | mode=BRAM port=y                     | ../src/interleave_manual_seq.cpp:13 in img_interleave_manual_seq, y    |
| bind_storage    | variable=x type=RAM_T2P impl=BRAM    | ../src/interleave_manual_seq.cpp:21 in img_interleave_manual_seq, x    |
| pipeline        | II=1                                 | ../src/interleave_manual_seq.cpp:27 in img_interleave_manual_seq       |
| pipeline        | II=1 off                             | ../src/interleave_manual_seq.cpp:34 in img_interleave_manual_seq       |
+-----------------+--------------------------------------+------------------------------------------------------------------------+


