/********************************************************************
* Copyright (C) 2016 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
/*********************************************************************
* file: cslr_syscfg.h
*
* Brief: This file contains the Register Descriptions for SYS
*
*********************************************************************/

#ifndef CSLR_SYSCFG_V0_H_
#define CSLR_SYSCFG_V0_H_

#ifdef __cplusplus
extern "C" {
#endif

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 REVID;
    volatile Uint8 RSVD0[4];
    volatile Uint32 DIEIDR0;
    volatile Uint32 DIEIDR1;
    volatile Uint32 DIEIDR2;
    volatile Uint32 DIEIDR3;
    volatile Uint32 DEVIDR0;
    volatile Uint32 DEVIDR1;
    volatile Uint32 BOOTCFG;
    volatile Uint32 CHIPREVIDR;
    volatile Uint8 RSVD1[16];
    volatile Uint32 KICK0R;
    volatile Uint32 KICK1R;
    volatile Uint32 HOST0CFG;
    volatile Uint32 HOST1CFG;
    volatile Uint8 RSVD2[152];
    volatile Uint32 IRAWSTAT;
    volatile Uint32 IENSTAT;
    volatile Uint32 IENSET;
    volatile Uint32 IENCLR;
    volatile Uint32 EOI;
    volatile Uint32 FLTADDRR;
    volatile Uint32 FLTSTAT;
    volatile Uint8 RSVD3[20];
    volatile Uint32 MSTPRI0;
    volatile Uint32 MSTPRI1;
    volatile Uint32 MSTPRI2;
    volatile Uint8 RSVD4[4];
    volatile Uint32 PINMUX0;
    volatile Uint32 PINMUX1;
    volatile Uint32 PINMUX2;
    volatile Uint32 PINMUX3;
    volatile Uint32 PINMUX4;
    volatile Uint32 PINMUX5;
    volatile Uint32 PINMUX6;
    volatile Uint32 PINMUX7;
    volatile Uint32 PINMUX8;
    volatile Uint32 PINMUX9;
    volatile Uint32 PINMUX10;
    volatile Uint32 PINMUX11;
    volatile Uint32 PINMUX12;
    volatile Uint32 PINMUX13;
    volatile Uint32 PINMUX14;
    volatile Uint32 PINMUX15;
    volatile Uint32 PINMUX16;
    volatile Uint32 PINMUX17;
    volatile Uint32 PINMUX18;
    volatile Uint32 PINMUX19;
    volatile Uint32 SUSPSRC;
    volatile Uint32 CHIPSIG;
    volatile Uint32 CHIPSIG_CLR;
    volatile Uint32 CFGCHIP0;
    volatile Uint32 CFGCHIP1;
    volatile Uint32 CFGCHIP2;
    volatile Uint32 CFGCHIP3;
    volatile Uint32 CFGCHIP4;
} CSL_SyscfgRegs;

/**************************************************************************\
* Overlay structure typedef definition
\**************************************************************************/
typedef volatile CSL_SyscfgRegs             *CSL_SyscfgRegsOvly;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* REVID */

#define CSL_SYSCFG_REVID_REVID_MASK      (0xFFFFFFFFu)
#define CSL_SYSCFG_REVID_REVID_SHIFT     (0x00000000u)
#define CSL_SYSCFG_REVID_REVID_RESETVAL  (0x00000000u)

#define CSL_SYSCFG_REVID_RESETVAL        (0x00000000u)

/* DIEIDR0 */

#define CSL_SYSCFG_DIEIDR0_DIEID0_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DIEIDR0_DIEID0_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DIEIDR0_DIEID0_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DIEIDR0_RESETVAL      (0x00000000u)

/* DIEIDR1 */

#define CSL_SYSCFG_DIEIDR1_DIEID1_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DIEIDR1_DIEID1_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DIEIDR1_DIEID1_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DIEIDR1_RESETVAL      (0x00000000u)

/* DIEIDR2 */

#define CSL_SYSCFG_DIEIDR2_DIEID2_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DIEIDR2_DIEID2_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DIEIDR2_DIEID2_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DIEIDR2_RESETVAL      (0x00000000u)

/* DIEIDR3 */

#define CSL_SYSCFG_DIEIDR3_DIEID3_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DIEIDR3_DIEID3_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DIEIDR3_DIEID3_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DIEIDR3_RESETVAL      (0x00000000u)

/* DEVIDR0 */

#define CSL_SYSCFG_DEVIDR0_DEVID0_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DEVIDR0_DEVID0_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DEVIDR0_DEVID0_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DEVIDR0_RESETVAL      (0x00000000u)

/* DEVIDR1 */

#define CSL_SYSCFG_DEVIDR1_DEVID1_MASK   (0xFFFFFFFFu)
#define CSL_SYSCFG_DEVIDR1_DEVID1_SHIFT  (0x00000000u)
#define CSL_SYSCFG_DEVIDR1_DEVID1_RESETVAL (0x00000000u)

#define CSL_SYSCFG_DEVIDR1_RESETVAL      (0x00000000u)

/* BOOTCFG */


#define CSL_SYSCFG_BOOTCFG_SMARTRFLX_MASK (0x0FFF0000u)
#define CSL_SYSCFG_BOOTCFG_SMARTRFLX_SHIFT (0x00000010u)
#define CSL_SYSCFG_BOOTCFG_SMARTRFLX_RESETVAL (0x00000000u)

#define CSL_SYSCFG_BOOTCFG_BOOTMODE_MASK (0x0000FFFFu)
#define CSL_SYSCFG_BOOTCFG_BOOTMODE_SHIFT (0x00000000u)
#define CSL_SYSCFG_BOOTCFG_BOOTMODE_RESETVAL (0x00000000u)

#define CSL_SYSCFG_BOOTCFG_RESETVAL      (0x00000000u)

/* CHIPREVIDR */


#define CSL_SYSCFG_CHIPREVIDR_CHIPREVID_MASK (0x0000003Fu)
#define CSL_SYSCFG_CHIPREVIDR_CHIPREVID_SHIFT (0x00000000u)
#define CSL_SYSCFG_CHIPREVIDR_CHIPREVID_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CHIPREVIDR_RESETVAL   (0x00000000u)

/* KICK0R */

#define CSL_SYSCFG_KICK0R_KICK0_MASK     (0xFFFFFFFFu)
#define CSL_SYSCFG_KICK0R_KICK0_SHIFT    (0x00000000u)
#define CSL_SYSCFG_KICK0R_KICK0_RESETVAL (0x00000000u)

#define CSL_SYSCFG_KICK0R_RESETVAL       (0x00000000u)

/* KICK1R */

#define CSL_SYSCFG_KICK1R_KICK1_MASK     (0xFFFFFFFFu)
#define CSL_SYSCFG_KICK1R_KICK1_SHIFT    (0x00000000u)
#define CSL_SYSCFG_KICK1R_KICK1_RESETVAL (0x00000000u)

#define CSL_SYSCFG_KICK1R_RESETVAL       (0x00000000u)

/* HOST0CFG */

#define CSL_SYSCFG_HOST0CFG_BOOTRDY_MASK (0x00000001u)
#define CSL_SYSCFG_HOST0CFG_BOOTRDY_SHIFT (0x00000000u)
#define CSL_SYSCFG_HOST0CFG_BOOTRDY_RESETVAL (0x00000000u)


#define CSL_SYSCFG_HOST0CFG_RESETVAL     (0x00000000u)

/* HOST1CFG */

#define CSL_SYSCFG_HOST1CFG_BOOTRDY_MASK (0x00000001u)
#define CSL_SYSCFG_HOST1CFG_BOOTRDY_SHIFT (0x00000000u)
#define CSL_SYSCFG_HOST1CFG_BOOTRDY_RESETVAL (0x00000001u)


#define CSL_SYSCFG_HOST1CFG_DSP_ISTP_RST_VAL_MASK (0xFFFFFC00u)
#define CSL_SYSCFG_HOST1CFG_DSP_ISTP_RST_VAL_SHIFT (0x0000000Au)
#define CSL_SYSCFG_HOST1CFG_DSP_ISTP_RST_VAL_RESETVAL (0x00001C00u)

#define CSL_SYSCFG_HOST1CFG_RESETVAL     (0x00700001u)

/* IRAWSTAT */


#define CSL_SYSCFG_IRAWSTAT_ADDRERR_MASK (0x00000002u)
#define CSL_SYSCFG_IRAWSTAT_ADDRERR_SHIFT (0x00000001u)
#define CSL_SYSCFG_IRAWSTAT_ADDRERR_RESETVAL (0x00000000u)
/*----ADDRERR Tokens----*/
#define CSL_SYSCFG_IRAWSTAT_ADDRERR_NOTSET (0x00000000u)
#define CSL_SYSCFG_IRAWSTAT_ADDRERR_SET  (0x00000001u)

#define CSL_SYSCFG_IRAWSTAT_PROTERR_MASK (0x00000001u)
#define CSL_SYSCFG_IRAWSTAT_PROTERR_SHIFT (0x00000000u)
#define CSL_SYSCFG_IRAWSTAT_PROTERR_RESETVAL (0x00000000u)
/*----PROTERR Tokens----*/
#define CSL_SYSCFG_IRAWSTAT_PROTERR_NOTSET (0x00000000u)
#define CSL_SYSCFG_IRAWSTAT_PROTERR_SET  (0x00000001u)

#define CSL_SYSCFG_IRAWSTAT_RESETVAL     (0x00000000u)

/* IENSTAT */


#define CSL_SYSCFG_IENSTAT_ADDRERR_MASK  (0x00000002u)
#define CSL_SYSCFG_IENSTAT_ADDRERR_SHIFT (0x00000001u)
#define CSL_SYSCFG_IENSTAT_ADDRERR_RESETVAL (0x00000000u)
/*----ADDRERR Tokens----*/
#define CSL_SYSCFG_IENSTAT_ADDRERR_NOTSET (0x00000000u)
#define CSL_SYSCFG_IENSTAT_ADDRERR_SET_CLEAR (0x00000001u)

#define CSL_SYSCFG_IENSTAT_PROTERR_MASK  (0x00000001u)
#define CSL_SYSCFG_IENSTAT_PROTERR_SHIFT (0x00000000u)
#define CSL_SYSCFG_IENSTAT_PROTERR_RESETVAL (0x00000000u)
/*----PROTERR Tokens----*/
#define CSL_SYSCFG_IENSTAT_PROTERR_NOTSET (0x00000000u)
#define CSL_SYSCFG_IENSTAT_PROTERR_SET_CLEAR (0x00000001u)

#define CSL_SYSCFG_IENSTAT_RESETVAL      (0x00000000u)

/* IENSET */


#define CSL_SYSCFG_IENSET_ADDRERR_EN_MASK (0x00000002u)
#define CSL_SYSCFG_IENSET_ADDRERR_EN_SHIFT (0x00000001u)
#define CSL_SYSCFG_IENSET_ADDRERR_EN_RESETVAL (0x00000000u)
/*----ADDRERR_EN Tokens----*/
#define CSL_SYSCFG_IENSET_ADDRERR_EN_SET_EN (0x00000001u)

#define CSL_SYSCFG_IENSET_PROTERR_EN_MASK (0x00000001u)
#define CSL_SYSCFG_IENSET_PROTERR_EN_SHIFT (0x00000000u)
#define CSL_SYSCFG_IENSET_PROTERR_EN_RESETVAL (0x00000000u)
/*----PROTERR_EN Tokens----*/
#define CSL_SYSCFG_IENSET_PROTERR_EN_SET_EN (0x00000001u)

#define CSL_SYSCFG_IENSET_RESETVAL       (0x00000000u)

/* IENCLR */


#define CSL_SYSCFG_IENCLR_ADDRERR_CLR_MASK (0x00000002u)
#define CSL_SYSCFG_IENCLR_ADDRERR_CLR_SHIFT (0x00000001u)
#define CSL_SYSCFG_IENCLR_ADDRERR_CLR_RESETVAL (0x00000000u)
/*----ADDRERR_CLR Tokens----*/
#define CSL_SYSCFG_IENCLR_ADDRERR_CLR_CLEAR_DIS (0x00000001u)

#define CSL_SYSCFG_IENCLR_PROTERR_CLR_MASK (0x00000001u)
#define CSL_SYSCFG_IENCLR_PROTERR_CLR_SHIFT (0x00000000u)
#define CSL_SYSCFG_IENCLR_PROTERR_CLR_RESETVAL (0x00000000u)
/*----PROTERR_CLR Tokens----*/
#define CSL_SYSCFG_IENCLR_PROTERR_CLR_CLEAR_DIS (0x00000001u)

#define CSL_SYSCFG_IENCLR_RESETVAL       (0x00000000u)

/* EOI */


#define CSL_SYSCFG_EOI_EOIVECT_MASK      (0x000000FFu)
#define CSL_SYSCFG_EOI_EOIVECT_SHIFT     (0x00000000u)
#define CSL_SYSCFG_EOI_EOIVECT_RESETVAL  (0x00000000u)

#define CSL_SYSCFG_EOI_RESETVAL          (0x00000000u)

/* FLTADDRR */

#define CSL_SYSCFG_FLTADDRR_FLTADDR_MASK (0xFFFFFFFFu)
#define CSL_SYSCFG_FLTADDRR_FLTADDR_SHIFT (0x00000000u)
#define CSL_SYSCFG_FLTADDRR_FLTADDR_RESETVAL (0x00000000u)

#define CSL_SYSCFG_FLTADDRR_RESETVAL     (0x00000000u)

/* FLTSTAT */

#define CSL_SYSCFG_FLTSTAT_ID_MASK       (0xFF000000u)
#define CSL_SYSCFG_FLTSTAT_ID_SHIFT      (0x00000018u)
#define CSL_SYSCFG_FLTSTAT_ID_RESETVAL   (0x00000000u)

#define CSL_SYSCFG_FLTSTAT_MSTID_MASK    (0x00FF0000u)
#define CSL_SYSCFG_FLTSTAT_MSTID_SHIFT   (0x00000010u)
#define CSL_SYSCFG_FLTSTAT_MSTID_RESETVAL (0x00000000u)


#define CSL_SYSCFG_FLTSTAT_PRIVID_MASK   (0x00001E00u)
#define CSL_SYSCFG_FLTSTAT_PRIVID_SHIFT  (0x00000009u)
#define CSL_SYSCFG_FLTSTAT_PRIVID_RESETVAL (0x00000000u)


#define CSL_SYSCFG_FLTSTAT_NOSECACC_MASK (0x00000080u)
#define CSL_SYSCFG_FLTSTAT_NOSECACC_SHIFT (0x00000007u)
#define CSL_SYSCFG_FLTSTAT_NOSECACC_RESETVAL (0x00000000u)


#define CSL_SYSCFG_FLTSTAT_TYPE_MASK     (0x0000003Fu)
#define CSL_SYSCFG_FLTSTAT_TYPE_SHIFT    (0x00000000u)
#define CSL_SYSCFG_FLTSTAT_TYPE_RESETVAL (0x00000000u)
/*----TYPE Tokens----*/
#define CSL_SYSCFG_FLTSTAT_TYPE_NOFLT    (0x00000000u)
#define CSL_SYSCFG_FLTSTAT_TYPE_USREXE   (0x00000001u)
#define CSL_SYSCFG_FLTSTAT_TYPE_USRWR    (0x00000002u)
#define CSL_SYSCFG_FLTSTAT_TYPE_USRRD    (0x00000004u)
#define CSL_SYSCFG_FLTSTAT_TYPE_SPREXE   (0x00000008u)
#define CSL_SYSCFG_FLTSTAT_TYPE_SPRWR    (0x00000010u)
#define CSL_SYSCFG_FLTSTAT_TYPE_SPRRD    (0x00000020u)

#define CSL_SYSCFG_FLTSTAT_RESETVAL      (0x00000000u)

/* MSTPRI0 */


#define CSL_SYSCFG_MSTPRI0_DSP_CFG_MASK  (0x00007000u)
#define CSL_SYSCFG_MSTPRI0_DSP_CFG_SHIFT (0x0000000Cu)
#define CSL_SYSCFG_MSTPRI0_DSP_CFG_RESETVAL (0x00000002u)


#define CSL_SYSCFG_MSTPRI0_DSP_MDMA_MASK (0x00000700u)
#define CSL_SYSCFG_MSTPRI0_DSP_MDMA_SHIFT (0x00000008u)
#define CSL_SYSCFG_MSTPRI0_DSP_MDMA_RESETVAL (0x00000002u)


#define CSL_SYSCFG_MSTPRI0_ARM_D_MASK    (0x00000070u)
#define CSL_SYSCFG_MSTPRI0_ARM_D_SHIFT   (0x00000004u)
#define CSL_SYSCFG_MSTPRI0_ARM_D_RESETVAL (0x00000002u)


#define CSL_SYSCFG_MSTPRI0_ARM_I_MASK    (0x00000007u)
#define CSL_SYSCFG_MSTPRI0_ARM_I_SHIFT   (0x00000000u)
#define CSL_SYSCFG_MSTPRI0_ARM_I_RESETVAL (0x00000002u)

#define CSL_SYSCFG_MSTPRI0_RESETVAL      (0x00002222u)

/* MSTPRI1 */


#define CSL_SYSCFG_MSTPRI1_EDMA3TC1_MASK (0x00007000u)
#define CSL_SYSCFG_MSTPRI1_EDMA3TC1_SHIFT (0x0000000Cu)
#define CSL_SYSCFG_MSTPRI1_EDMA3TC1_RESETVAL (0x00000000u)


#define CSL_SYSCFG_MSTPRI1_EDMA3TC0_MASK (0x00000700u)
#define CSL_SYSCFG_MSTPRI1_EDMA3TC0_SHIFT (0x00000008u)
#define CSL_SYSCFG_MSTPRI1_EDMA3TC0_RESETVAL (0x00000000u)


#define CSL_SYSCFG_MSTPRI1_PRU1_MASK     (0x00000070u)
#define CSL_SYSCFG_MSTPRI1_PRU1_SHIFT    (0x00000004u)
#define CSL_SYSCFG_MSTPRI1_PRU1_RESETVAL (0x00000000u)


#define CSL_SYSCFG_MSTPRI1_PRU0_MASK     (0x00000007u)
#define CSL_SYSCFG_MSTPRI1_PRU0_SHIFT    (0x00000000u)
#define CSL_SYSCFG_MSTPRI1_PRU0_RESETVAL (0x00000000u)

#define CSL_SYSCFG_MSTPRI1_RESETVAL      (0x00000000u)

/* MSTPRI2 */


#define CSL_SYSCFG_MSTPRI2_LCDC_MASK     (0x70000000u)
#define CSL_SYSCFG_MSTPRI2_LCDC_SHIFT    (0x0000001Cu)
#define CSL_SYSCFG_MSTPRI2_LCDC_RESETVAL (0x00000005u)


#define CSL_SYSCFG_MSTPRI2_USB1_MASK     (0x07000000u)
#define CSL_SYSCFG_MSTPRI2_USB1_SHIFT    (0x00000018u)
#define CSL_SYSCFG_MSTPRI2_USB1_RESETVAL (0x00000004u)


#define CSL_SYSCFG_MSTPRI2_UHPI_MASK     (0x00700000u)
#define CSL_SYSCFG_MSTPRI2_UHPI_SHIFT    (0x00000014u)
#define CSL_SYSCFG_MSTPRI2_UHPI_RESETVAL (0x00000006u)


#define CSL_SYSCFG_MSTPRI2_USB0CDMA_MASK (0x00007000u)
#define CSL_SYSCFG_MSTPRI2_USB0CDMA_SHIFT (0x0000000Cu)
#define CSL_SYSCFG_MSTPRI2_USB0CDMA_RESETVAL (0x00000004u)


#define CSL_SYSCFG_MSTPRI2_USB0VBUSP_MASK (0x00000700u)
#define CSL_SYSCFG_MSTPRI2_USB0VBUSP_SHIFT (0x00000008u)
#define CSL_SYSCFG_MSTPRI2_USB0VBUSP_RESETVAL (0x00000004u)


#define CSL_SYSCFG_MSTPRI2_EMAC_MASK     (0x00000007u)
#define CSL_SYSCFG_MSTPRI2_EMAC_SHIFT    (0x00000000u)
#define CSL_SYSCFG_MSTPRI2_EMAC_RESETVAL (0x00000004u)

#define CSL_SYSCFG_MSTPRI2_RESETVAL      (0x54604404u)

/* SUSPSRC */


#define CSL_SYSCFG_SUSPSRC_TIMER64_1SRC_MASK (0x10000000u)
#define CSL_SYSCFG_SUSPSRC_TIMER64_1SRC_SHIFT (0x0000001Cu)
#define CSL_SYSCFG_SUSPSRC_TIMER64_1SRC_RESETVAL (0x00000001u)
/*----TIMER64_1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_TIMER64_1SRC_ARM (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_TIMER64_1SRC_DSP (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_TIMER64_0SRC_MASK (0x08000000u)
#define CSL_SYSCFG_SUSPSRC_TIMER64_0SRC_SHIFT (0x0000001Bu)
#define CSL_SYSCFG_SUSPSRC_TIMER64_0SRC_RESETVAL (0x00000001u)
/*----TIMER64_0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_TIMER64_0SRC_ARM (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_TIMER64_0SRC_DSP (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_GPIOSRC_MASK  (0x04000000u)
#define CSL_SYSCFG_SUSPSRC_GPIOSRC_SHIFT (0x0000001Au)
#define CSL_SYSCFG_SUSPSRC_GPIOSRC_RESETVAL (0x00000001u)
/*----GPIOSRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_GPIOSRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_GPIOSRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_EPWM2SRC_MASK (0x02000000u)
#define CSL_SYSCFG_SUSPSRC_EPWM2SRC_SHIFT (0x00000019u)
#define CSL_SYSCFG_SUSPSRC_EPWM2SRC_RESETVAL (0x00000001u)
/*----EPWM2SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EPWM2SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EPWM2SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_EPWM1SRC_MASK (0x01000000u)
#define CSL_SYSCFG_SUSPSRC_EPWM1SRC_SHIFT (0x00000018u)
#define CSL_SYSCFG_SUSPSRC_EPWM1SRC_RESETVAL (0x00000001u)
/*----EPWM1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EPWM1SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EPWM1SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_EPWM0SRC_MASK (0x00800000u)
#define CSL_SYSCFG_SUSPSRC_EPWM0SRC_SHIFT (0x00000017u)
#define CSL_SYSCFG_SUSPSRC_EPWM0SRC_RESETVAL (0x00000001u)
/*----EPWM0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EPWM0SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EPWM0SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_SPI1SRC_MASK  (0x00400000u)
#define CSL_SYSCFG_SUSPSRC_SPI1SRC_SHIFT (0x00000016u)
#define CSL_SYSCFG_SUSPSRC_SPI1SRC_RESETVAL (0x00000001u)
/*----SPI1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_SPI1SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_SPI1SRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_SPI0SRC_MASK  (0x00200000u)
#define CSL_SYSCFG_SUSPSRC_SPI0SRC_SHIFT (0x00000015u)
#define CSL_SYSCFG_SUSPSRC_SPI0SRC_RESETVAL (0x00000001u)
/*----SPI0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_SPI0SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_SPI0SRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_UART2SRC_MASK (0x00100000u)
#define CSL_SYSCFG_SUSPSRC_UART2SRC_SHIFT (0x00000014u)
#define CSL_SYSCFG_SUSPSRC_UART2SRC_RESETVAL (0x00000001u)
/*----UART2SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_UART2SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_UART2SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_UART1SRC_MASK (0x00080000u)
#define CSL_SYSCFG_SUSPSRC_UART1SRC_SHIFT (0x00000013u)
#define CSL_SYSCFG_SUSPSRC_UART1SRC_RESETVAL (0x00000001u)
/*----UART1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_UART1SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_UART1SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_UART0SRC_MASK (0x00040000u)
#define CSL_SYSCFG_SUSPSRC_UART0SRC_SHIFT (0x00000012u)
#define CSL_SYSCFG_SUSPSRC_UART0SRC_RESETVAL (0x00000001u)
/*----UART0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_UART0SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_UART0SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_I2C1SRC_MASK  (0x00020000u)
#define CSL_SYSCFG_SUSPSRC_I2C1SRC_SHIFT (0x00000011u)
#define CSL_SYSCFG_SUSPSRC_I2C1SRC_RESETVAL (0x00000001u)
/*----I2C1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_I2C1SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_I2C1SRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_I2C0SRC_MASK  (0x00010000u)
#define CSL_SYSCFG_SUSPSRC_I2C0SRC_SHIFT (0x00000010u)
#define CSL_SYSCFG_SUSPSRC_I2C0SRC_RESETVAL (0x00000001u)
/*----I2C0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_I2C0SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_I2C0SRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_MMCSDSRC_MASK (0x00008000u)
#define CSL_SYSCFG_SUSPSRC_MMCSDSRC_SHIFT (0x0000000Fu)
#define CSL_SYSCFG_SUSPSRC_MMCSDSRC_RESETVAL (0x00000001u)
/*----MMCSDSRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_MMCSDSRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_MMCSDSRC_DSP  (0x00000001u)


#define CSL_SYSCFG_SUSPSRC_HPISRC_MASK   (0x00001000u)
#define CSL_SYSCFG_SUSPSRC_HPISRC_SHIFT  (0x0000000Cu)
#define CSL_SYSCFG_SUSPSRC_HPISRC_RESETVAL (0x00000001u)
/*----HPISRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_HPISRC_ARM    (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_HPISRC_DSP    (0x00000001u)


#define CSL_SYSCFG_SUSPSRC_USB1SRC_MASK  (0x00000400u)
#define CSL_SYSCFG_SUSPSRC_USB1SRC_SHIFT (0x0000000Au)
#define CSL_SYSCFG_SUSPSRC_USB1SRC_RESETVAL (0x00000001u)
/*----USB1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_USB1SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_USB1SRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_USB0SRC_MASK  (0x00000200u)
#define CSL_SYSCFG_SUSPSRC_USB0SRC_SHIFT (0x00000009u)
#define CSL_SYSCFG_SUSPSRC_USB0SRC_RESETVAL (0x00000001u)
/*----USB0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_USB0SRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_USB0SRC_DSP   (0x00000001u)



#define CSL_SYSCFG_SUSPSRC_EMACSRC_MASK  (0x00000020u)
#define CSL_SYSCFG_SUSPSRC_EMACSRC_SHIFT (0x00000005u)
#define CSL_SYSCFG_SUSPSRC_EMACSRC_RESETVAL (0x00000001u)
/*----EMACSRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EMACSRC_ARM   (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EMACSRC_DSP   (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_EQEP1SRC_MASK (0x00000010u)
#define CSL_SYSCFG_SUSPSRC_EQEP1SRC_SHIFT (0x00000004u)
#define CSL_SYSCFG_SUSPSRC_EQEP1SRC_RESETVAL (0x00000001u)
/*----EQEP1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EQEP1SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EQEP1SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_EQEP0SRC_MASK (0x00000008u)
#define CSL_SYSCFG_SUSPSRC_EQEP0SRC_SHIFT (0x00000003u)
#define CSL_SYSCFG_SUSPSRC_EQEP0SRC_RESETVAL (0x00000001u)
/*----EQEP0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_EQEP0SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_EQEP0SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_ECAP2SRC_MASK (0x00000004u)
#define CSL_SYSCFG_SUSPSRC_ECAP2SRC_SHIFT (0x00000002u)
#define CSL_SYSCFG_SUSPSRC_ECAP2SRC_RESETVAL (0x00000001u)
/*----ECAP2SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_ECAP2SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_ECAP2SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_ECAP1SRC_MASK (0x00000002u)
#define CSL_SYSCFG_SUSPSRC_ECAP1SRC_SHIFT (0x00000001u)
#define CSL_SYSCFG_SUSPSRC_ECAP1SRC_RESETVAL (0x00000001u)
/*----ECAP1SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_ECAP1SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_ECAP1SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_ECAP0SRC_MASK (0x00000001u)
#define CSL_SYSCFG_SUSPSRC_ECAP0SRC_SHIFT (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_ECAP0SRC_RESETVAL (0x00000001u)
/*----ECAP0SRC Tokens----*/
#define CSL_SYSCFG_SUSPSRC_ECAP0SRC_ARM  (0x00000000u)
#define CSL_SYSCFG_SUSPSRC_ECAP0SRC_DSP  (0x00000001u)

#define CSL_SYSCFG_SUSPSRC_RESETVAL      (0x3FFFBEFFu)

/* CHIPSIG */


#define CSL_SYSCFG_CHIPSIG_CHIPSIG4_MASK (0x00000010u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG4_SHIFT (0x00000004u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG4_RESETVAL (0x00000000u)
/*----CHIPSIG4 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CHIPSIG4_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG4_ASSERT (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CHIPSIG3_MASK (0x00000008u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG3_SHIFT (0x00000003u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG3_RESETVAL (0x00000000u)
/*----CHIPSIG3 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CHIPSIG3_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG3_ASSERT (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CHIPSIG2_MASK (0x00000004u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG2_SHIFT (0x00000002u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG2_RESETVAL (0x00000000u)
/*----CHIPSIG2 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CHIPSIG2_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG2_ASSERT (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CHIPSIG1_MASK (0x00000002u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG1_SHIFT (0x00000001u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG1_RESETVAL (0x00000000u)
/*----CHIPSIG1 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CHIPSIG1_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG1_ASSERT (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CHIPSIG0_MASK (0x00000001u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG0_SHIFT (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG0_RESETVAL (0x00000000u)
/*----CHIPSIG0 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CHIPSIG0_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CHIPSIG0_ASSERT (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_RESETVAL      (0x00000000u)

/* CHIPSIG_CLR */


#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG4_MASK (0x00000010u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG4_SHIFT (0x00000004u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG4_RESETVAL (0x00000000u)
/*----CHIPSIG4 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG4_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG4_CLEAR (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG3_MASK (0x00000008u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG3_SHIFT (0x00000003u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG3_RESETVAL (0x00000000u)
/*----CHIPSIG3 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG3_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG3_CLEAR (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG2_MASK (0x00000004u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG2_SHIFT (0x00000002u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG2_RESETVAL (0x00000000u)
/*----CHIPSIG2 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG2_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG2_CLEAR (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG1_MASK (0x00000002u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG1_SHIFT (0x00000001u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG1_RESETVAL (0x00000000u)
/*----CHIPSIG1 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG1_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG1_CLEAR (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG0_MASK (0x00000001u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG0_SHIFT (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG0_RESETVAL (0x00000000u)
/*----CHIPSIG0 Tokens----*/
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG0_NOTHING (0x00000000u)
#define CSL_SYSCFG_CHIPSIG_CLR_CHIPSIG0_CLEAR (0x00000001u)

#define CSL_SYSCFG_CHIPSIG_CLR_RESETVAL  (0x00000000u)

/* CFGCHIP0 */


#define CSL_SYSCFG_CFGCHIP0_PLL_MASTER_LOCK_MASK (0x00000010u)
#define CSL_SYSCFG_CFGCHIP0_PLL_MASTER_LOCK_SHIFT (0x00000004u)
#define CSL_SYSCFG_CFGCHIP0_PLL_MASTER_LOCK_RESETVAL (0x00000000u)
/*----PLL_MASTER_LOCK Tokens----*/
#define CSL_SYSCFG_CFGCHIP0_PLL_MASTER_LOCK_FREE (0x00000000u)
#define CSL_SYSCFG_CFGCHIP0_PLL_MASTER_LOCK_LOCK (0x00000001u)

#define CSL_SYSCFG_CFGCHIP0_TC1DBS_MASK  (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_SHIFT (0x00000002u)
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_RESETVAL (0x00000000u)
/*----TC1DBS Tokens----*/
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_16BYTE (0x00000000u)
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_32BYTE (0x00000001u)
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_64BYTE (0x00000002u)
#define CSL_SYSCFG_CFGCHIP0_TC1DBS_RESERVED (0x00000003u)

#define CSL_SYSCFG_CFGCHIP0_TC0DBS_MASK  (0x00000003u)
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_SHIFT (0x00000000u)
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_RESETVAL (0x00000000u)
/*----TC0DBS Tokens----*/
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_16BYTE (0x00000000u)
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_32BYTE (0x00000001u)
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_64BYTE (0x00000002u)
#define CSL_SYSCFG_CFGCHIP0_TC0DBS_RESERVED (0x00000003u)

#define CSL_SYSCFG_CFGCHIP0_RESETVAL     (0x00000000u)

/* CFGCHIP1 */

#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MASK (0xF8000000u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_SHIFT (0x0000001Bu)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_RESETVAL (0x00000000u)
/*----CAP2SRC Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_ECAP2 (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP0_TXDMA (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP0_RXDMA (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP1_TXDMA (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP1_RXDMA (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP2_TXDMA (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_MCASP2_RXDMA (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C0_RXTHPLSEINT (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C0_RXPLSEINT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C0_TXPLSEINT (0x00000009u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C0_MISCINT (0x0000000Au)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C1_RXTHPLSEINT (0x0000000Bu)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C1_RXPLSEINT (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C1_TXPLSEINT (0x0000000Du)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C1_MISCINT (0x0000000Eu)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C2_RXTHPLSEINT (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C2_RXPLSEINT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C2_TXPLSEINT (0x00000011u)
#define CSL_SYSCFG_CFGCHIP1_CAP2SRC_EMAC_C2_MISCINT (0x00000012u)

#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MASK (0x07C00000u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_SHIFT (0x00000016u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_RESETVAL (0x00000000u)
/*----CAP1SRC Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_ECAP1 (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP0_TXDMA (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP0_RXDMA (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP1_TXDMA (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP1_RXDMA (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP2_TXDMA (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_MCASP2_RXDMA (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C0_RXTHPLSEINT (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C0_RXPLSEINT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C0_TXPLSEINT (0x00000009u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C0_MISCINT (0x0000000Au)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C1_RXTHPLSEINT (0x0000000Bu)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C1_RXPLSEINT (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C1_TXPLSEINT (0x0000000Du)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C1_MISCINT (0x0000000Eu)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C2_RXTHPLSEINT (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C2_RXPLSEINT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C2_TXPLSEINT (0x00000011u)
#define CSL_SYSCFG_CFGCHIP1_CAP1SRC_EMAC_C2_MISCINT (0x00000012u)

#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MASK (0x003E0000u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_SHIFT (0x00000011u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_RESETVAL (0x00000000u)
/*----CAP0SRC Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_ECAP0 (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP0_TXDMA (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP0_RXDMA (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP1_TXDMA (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP1_RXDMA (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP2_TXDMA (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_MCASP2_RXDMA (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C0_RXTHPLSEINT (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C0_RXPLSEINT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C0_TXPLSEINT (0x00000009u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C0_MISCINT (0x0000000Au)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C1_RXTHPLSEINT (0x0000000Bu)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C1_RXPLSEINT (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C1_TXPLSEINT (0x0000000Du)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C1_MISCINT (0x0000000Eu)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C2_RXTHPLSEINT (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C2_RXPLSEINT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C2_TXPLSEINT (0x00000011u)
#define CSL_SYSCFG_CFGCHIP1_CAP0SRC_EMAC_C2_MISCINT (0x00000012u)

#define CSL_SYSCFG_CFGCHIP1_HPIBYTEAD_MASK (0x00010000u)
#define CSL_SYSCFG_CFGCHIP1_HPIBYTEAD_SHIFT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP1_HPIBYTEAD_RESETVAL (0x00000000u)
/*----HPIBYTEAD Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_HPIBYTEAD_WORDADDR (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_HPIBYTEAD_BYTEADDR (0x00000001u)

#define CSL_SYSCFG_CFGCHIP1_HPIENA_MASK  (0x00008000u)
#define CSL_SYSCFG_CFGCHIP1_HPIENA_SHIFT (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP1_HPIENA_RESETVAL (0x00000000u)
/*----HPIENA Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_HPIENA_DISABLE (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_HPIENA_ENABLE (0x00000001u)


#define CSL_SYSCFG_CFGCHIP1_TBCLKSYNC_MASK (0x00001000u)
#define CSL_SYSCFG_CFGCHIP1_TBCLKSYNC_SHIFT (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP1_TBCLKSYNC_RESETVAL (0x00000000u)
/*----TBCLKSYNC Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_TBCLKSYNC_STOP (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_TBCLKSYNC_ENABLE (0x00000001u)

#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_MASK (0x00000F00u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_SHIFT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_RESETVAL (0x00000000u)
/*----AMUTESEL2 Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_LOW (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B0 (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B1 (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B2 (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B3 (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B4 (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B5 (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B6 (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL2_GPIO_B7 (0x00000008u)

#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_MASK (0x000000F0u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_SHIFT (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_RESETVAL (0x00000000u)
/*----AMUTESEL1 Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_LOW (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B0 (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B1 (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B2 (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B3 (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B4 (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B5 (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B6 (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL1_GPIO_B7 (0x00000008u)

#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_MASK (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_SHIFT (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_RESETVAL (0x00000000u)
/*----AMUTESEL0 Tokens----*/
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_LOW (0x00000000u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B0 (0x00000001u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B1 (0x00000002u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B2 (0x00000003u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B3 (0x00000004u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B4 (0x00000005u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B5 (0x00000006u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B6 (0x00000007u)
#define CSL_SYSCFG_CFGCHIP1_AMUTESEL0_GPIO_B7 (0x00000008u)

#define CSL_SYSCFG_CFGCHIP1_RESETVAL     (0x00000000u)

/* CFGCHIP2 */


#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKGD_MASK (0x00020000u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKGD_SHIFT (0x00000011u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKGD_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_USB0VBUSSENSE_MASK (0x00010000u)
#define CSL_SYSCFG_CFGCHIP2_USB0VBUSSENSE_SHIFT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP2_USB0VBUSSENSE_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_RESET_MASK   (0x00008000u)
#define CSL_SYSCFG_CFGCHIP2_RESET_SHIFT  (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP2_RESET_RESETVAL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_MASK (0x00006000u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_SHIFT (0x0000000Du)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_RESETVAL (0x00000003u)
/*----USB0OTGMODE Tokens----*/
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_PHY (0x00000000u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_USB_HOST (0x00000001u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_USB_DEVICE (0x00000002u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGMODE_USB_HOST_LOW (0x00000003u)

#define CSL_SYSCFG_CFGCHIP2_USB1PHYCLKMUX_MASK (0x00001000u)
#define CSL_SYSCFG_CFGCHIP2_USB1PHYCLKMUX_SHIFT (0x0000000Cu)
#define CSL_SYSCFG_CFGCHIP2_USB1PHYCLKMUX_RESETVAL (0x00000000u)
/*----USB1PHYCLKMUX Tokens----*/
#define CSL_SYSCFG_CFGCHIP2_USB1PHYCLKMUX_USBCLK (0x00000000u)
#define CSL_SYSCFG_CFGCHIP2_USB1PHYCLKMUX_EXTCLK (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKMUX_MASK (0x00000800u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKMUX_SHIFT (0x0000000Bu)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKMUX_RESETVAL (0x00000001u)
/*----USB0PHYCLKMUX Tokens----*/
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKMUX_INTCLK (0x00000000u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYCLKMUX_EXTCLK (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0PHYPWDN_MASK (0x00000400u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYPWDN_SHIFT (0x0000000Au)
#define CSL_SYSCFG_CFGCHIP2_USB0PHYPWDN_RESETVAL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0OTGPWRDN_MASK (0x00000200u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGPWRDN_SHIFT (0x00000009u)
#define CSL_SYSCFG_CFGCHIP2_USB0OTGPWRDN_RESETVAL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0DATPOL_MASK (0x00000100u)
#define CSL_SYSCFG_CFGCHIP2_USB0DATPOL_SHIFT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP2_USB0DATPOL_RESETVAL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB1SUSPENDM_MASK (0x00000080u)
#define CSL_SYSCFG_CFGCHIP2_USB1SUSPENDM_SHIFT (0x00000007u)
#define CSL_SYSCFG_CFGCHIP2_USB1SUSPENDM_RESETVAL (0x00000000u)
/*----USB1SUSPENDM Tokens----*/
#define CSL_SYSCFG_CFGCHIP2_USB1SUSPENDM_DISABLED (0x00000000u)
#define CSL_SYSCFG_CFGCHIP2_USB1SUSPENDM_ENABLED (0x00000001u)

#define CSL_SYSCFG_CFGCHIP2_USB0PHY_PLLON_MASK (0x00000040u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHY_PLLON_SHIFT (0x00000006u)
#define CSL_SYSCFG_CFGCHIP2_USB0PHY_PLLON_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_USB0SESNDEN_MASK (0x00000020u)
#define CSL_SYSCFG_CFGCHIP2_USB0SESNDEN_SHIFT (0x00000005u)
#define CSL_SYSCFG_CFGCHIP2_USB0SESNDEN_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_USB0VBDTCTEN_MASK (0x00000010u)
#define CSL_SYSCFG_CFGCHIP2_USB0VBDTCTEN_SHIFT (0x00000004u)
#define CSL_SYSCFG_CFGCHIP2_USB0VBDTCTEN_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_USB0REF_FREQ_MASK (0x0000000Fu)
#define CSL_SYSCFG_CFGCHIP2_USB0REF_FREQ_SHIFT (0x00000000u)
#define CSL_SYSCFG_CFGCHIP2_USB0REF_FREQ_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP2_RESETVAL     (0x0000EF00u)

/* CFGCHIP3 */

#define CSL_SYSCFG_CFGCHIP3_RMII_SEL_MASK (0x00000100u)
#define CSL_SYSCFG_CFGCHIP3_RMII_SEL_SHIFT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP3_RMII_SEL_RESETVAL (0x00000001u)
/*----RMII_SEL Tokens----*/
#define CSL_SYSCFG_CFGCHIP3_RMII_SEL_MII (0x00000000u)
#define CSL_SYSCFG_CFGCHIP3_RMII_SEL_RMII (0x00000001u)

#define CSL_SYSCFG_CFGCHIP3_DIV4P5ENA_MASK (0x00000004u)
#define CSL_SYSCFG_CFGCHIP3_DIV4P5ENA_SHIFT (0x00000002u)
#define CSL_SYSCFG_CFGCHIP3_DIV4P5ENA_RESETVAL (0x00000000u)
/*----DIV4P5ENA Tokens----*/
#define CSL_SYSCFG_CFGCHIP3_DIV4P5ENA_DISABLE (0x00000000u)
#define CSL_SYSCFG_CFGCHIP3_DIV4P5ENA_ENABLE (0x00000001u)

#define CSL_SYSCFG_CFGCHIP3_EMA_CLKSRC_MASK (0x00000002u)
#define CSL_SYSCFG_CFGCHIP3_EMA_CLKSRC_SHIFT (0x00000001u)
#define CSL_SYSCFG_CFGCHIP3_EMA_CLKSRC_RESETVAL (0x00000000u)
/*----EMA_CLKSRC Tokens----*/
#define CSL_SYSCFG_CFGCHIP3_EMA_CLKSRC_PLLCTRL_SYSCLK3 (0x00000000u)
#define CSL_SYSCFG_CFGCHIP3_EMA_CLKSRC_4P5_PLL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP3_EMB_CLKSRC_MASK (0x00000001u)
#define CSL_SYSCFG_CFGCHIP3_EMB_CLKSRC_SHIFT (0x00000000u)
#define CSL_SYSCFG_CFGCHIP3_EMB_CLKSRC_RESETVAL (0x00000000u)
/*----EMB_CLKSRC Tokens----*/
#define CSL_SYSCFG_CFGCHIP3_EMB_CLKSRC_PLLCTRL_SYSCLK3 (0x00000000u)
#define CSL_SYSCFG_CFGCHIP3_EMB_CLKSRC_4P5_PLL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP3_RESETVAL     (0x00000100u)

/* CFGCHIP4 */

#define CSL_SYSCFG_CFGCHIP4_RESV_INPUTS_MASK (0xFFFF0000u)
#define CSL_SYSCFG_CFGCHIP4_RESV_INPUTS_SHIFT (0x00000010u)
#define CSL_SYSCFG_CFGCHIP4_RESV_INPUTS_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP4_RESV_OUT1_MASK (0x0000FF00u)
#define CSL_SYSCFG_CFGCHIP4_RESV_OUT1_SHIFT (0x00000008u)
#define CSL_SYSCFG_CFGCHIP4_RESV_OUT1_RESETVAL (0x00000001u)

#define CSL_SYSCFG_CFGCHIP4_RESV_OUT0_MASK (0x000000F8u)
#define CSL_SYSCFG_CFGCHIP4_RESV_OUT0_SHIFT (0x00000003u)
#define CSL_SYSCFG_CFGCHIP4_RESV_OUT0_RESETVAL (0x00000000u)

#define CSL_SYSCFG_CFGCHIP4_AMUTECLR2_MASK (0x00000004u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR2_SHIFT (0x00000002u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR2_RESETVAL (0x00000000u)
/*----AMUTECLR2 Tokens----*/
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR2_CLEAR (0x00000001u)

#define CSL_SYSCFG_CFGCHIP4_AMUTECLR1_MASK (0x00000002u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR1_SHIFT (0x00000001u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR1_RESETVAL (0x00000000u)
/*----AMUTECLR1 Tokens----*/
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR1_CLEAR (0x00000001u)

#define CSL_SYSCFG_CFGCHIP4_AMUTECLR0_MASK (0x00000001u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR0_SHIFT (0x00000000u)
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR0_RESETVAL (0x00000000u)
/*----AMUTECLR0 Tokens----*/
#define CSL_SYSCFG_CFGCHIP4_AMUTECLR0_CLEAR (0x00000001u)

#define CSL_SYSCFG_CFGCHIP4_RESETVAL     (0x00000100u)

#ifdef __cplusplus
}
#endif

#endif
