{"vcs1":{"timestamp_begin":1739434397.144982145, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739434397.495107851, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739434397.806447028, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739434396.919527027}
{"VCS_COMP_START_TIME": 1739434396.919527027}
{"VCS_COMP_END_TIME": 1739434398.024948007}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150352}}
