// Seed: 2035751348
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2.id_3 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd49
) (
    input tri0 _id_0
);
  if (1) begin : LABEL_0
    parameter id_2 = 1 && 1;
  end else logic [1 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1
    , id_7,
    input  tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    output tri0 id_5
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
