
WaageController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000118c  0800af38  0800af38  0001af38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0c4  0800c0c4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0c4  0800c0c4  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0c4  0800c0c4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0c4  0800c0c4  0001c0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0c8  0800c0c8  0001c0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c0cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00000a98  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c7c  20000c7c  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c960  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cf1  00000000  00000000  0003cb74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  00040868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014c0  00000000  00000000  00041ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002536b  00000000  00000000  000433b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201bb  00000000  00000000  00068723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db55d  00000000  00000000  000888de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00163e3b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ffc  00000000  00000000  00163e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800af20 	.word	0x0800af20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800af20 	.word	0x0800af20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <pid_init>:
		uint32_t 	referencePoint;


};

PID_Controller * pid_init(void){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0

	    PID_Controller* PID = malloc (sizeof( PID_Controller));
 8000c5e:	2024      	movs	r0, #36	; 0x24
 8000c60:	f007 fa6a 	bl	8008138 <malloc>
 8000c64:	4603      	mov	r3, r0
 8000c66:	607b      	str	r3, [r7, #4]
			if(PID == NULL) return NULL;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d101      	bne.n	8000c72 <pid_init+0x1a>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e000      	b.n	8000c74 <pid_init+0x1c>
	return PID;
 8000c72:	687b      	ldr	r3, [r7, #4]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <PID_Set>:

void PID_Set(PID_Controller* PID, float kp,float ki,float kd,uint32_t referencePoint,float sampleTime ){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6178      	str	r0, [r7, #20]
 8000c84:	ed87 0a04 	vstr	s0, [r7, #16]
 8000c88:	edc7 0a03 	vstr	s1, [r7, #12]
 8000c8c:	ed87 1a02 	vstr	s2, [r7, #8]
 8000c90:	6079      	str	r1, [r7, #4]
 8000c92:	edc7 1a00 	vstr	s3, [r7]

		PID->timeSpace = sampleTime / 1000.0f;
 8000c96:	ed97 7a00 	vldr	s14, [r7]
 8000c9a:	eddf 6a16 	vldr	s13, [pc, #88]	; 8000cf4 <PID_Set+0x78>
 8000c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	edc3 7a00 	vstr	s15, [r3]
		PID->eOld = 0.0f;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	f04f 0200 	mov.w	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
		PID->referencePoint = referencePoint;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	621a      	str	r2, [r3, #32]
		PID->eSum +=  (__e(PID) / PID->timeSpace);
 8000cb6:	6978      	ldr	r0, [r7, #20]
 8000cb8:	f000 f81e 	bl	8000cf8 <__e>
 8000cbc:	eef0 6a40 	vmov.f32	s13, s0
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	edd3 7a00 	vldr	s15, [r3]
 8000cc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	edd3 7a05 	vldr	s15, [r3, #20]
 8000cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	edc3 7a05 	vstr	s15, [r3, #20]
		PID->KD = kd;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	68ba      	ldr	r2, [r7, #8]
 8000cde:	60da      	str	r2, [r3, #12]
		PID->KP =kp;
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	605a      	str	r2, [r3, #4]
		PID->KI = ki;
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	68fa      	ldr	r2, [r7, #12]
 8000cea:	609a      	str	r2, [r3, #8]
}
 8000cec:	bf00      	nop
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	447a0000 	.word	0x447a0000

08000cf8 <__e>:


static float __e( PID_Controller* pid) {
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    return (float)(pid->referencePoint - (pid->in));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a1a      	ldr	r2, [r3, #32]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	ee07 3a90 	vmov	s15, r3
 8000d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 8000d12:	eeb0 0a67 	vmov.f32	s0, s15
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <__Proportional>:


uint32_t __Proportional( PID_Controller* pid) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	ed2d 8b02 	vpush	{d8}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
    return (pid->KP * __e(pid));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	ed93 8a01 	vldr	s16, [r3, #4]
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ffe0 	bl	8000cf8 <__e>
 8000d38:	eef0 7a40 	vmov.f32	s15, s0
 8000d3c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000d40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d44:	ee17 3a90 	vmov	r3, s15
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	ecbd 8b02 	vpop	{d8}
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <__Integral>:

float __Integral( PID_Controller* pid) {
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
    return pid->KI * pid->eSum;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	edd3 7a05 	vldr	s15, [r3, #20]
 8000d68:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000d6c:	eeb0 0a67 	vmov.f32	s0, s15
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <__Derivative>:

float __Derivative( PID_Controller* pid) {
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	ed2d 8b02 	vpush	{d8}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
    return pid->KD * (__e(pid) - pid->eOld) / pid->timeSpace;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	ed93 8a03 	vldr	s16, [r3, #12]
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ffb3 	bl	8000cf8 <__e>
 8000d92:	eeb0 7a40 	vmov.f32	s14, s0
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000da0:	ee28 7a27 	vmul.f32	s14, s16, s15
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	edd3 7a00 	vldr	s15, [r3]
 8000daa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000dae:	eef0 7a66 	vmov.f32	s15, s13
}
 8000db2:	eeb0 0a67 	vmov.f32	s0, s15
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	ecbd 8b02 	vpop	{d8}
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <pid_Compute>:

PID_State pid_Compute( PID_Controller* pid) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	ed2d 8b02 	vpush	{d8}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]

  if(pid != NULL){
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d058      	beq.n	8000e84 <pid_Compute+0xc4>

      uint32_t res = (uint32_t)(__Proportional(pid) + __Integral(pid) + __Derivative(pid));
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ffa4 	bl	8000d20 <__Proportional>
 8000dd8:	ee07 0a90 	vmov	s15, r0
 8000ddc:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff ffb7 	bl	8000d54 <__Integral>
 8000de6:	eef0 7a40 	vmov.f32	s15, s0
 8000dea:	ee38 8a27 	vadd.f32	s16, s16, s15
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffc3 	bl	8000d7a <__Derivative>
 8000df4:	eef0 7a40 	vmov.f32	s15, s0
 8000df8:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000dfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e00:	ee17 3a90 	vmov	r3, s15
 8000e04:	60fb      	str	r3, [r7, #12]
      if (res >= PWM_MAX_DUTYCYCLE) {
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	2b8a      	cmp	r3, #138	; 0x8a
 8000e0a:	d915      	bls.n	8000e38 <pid_Compute+0x78>
          (pid->out) = PWM_MAX_DUTYCYCLE;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	228b      	movs	r2, #139	; 0x8b
 8000e10:	61da      	str	r2, [r3, #28]
          pid->eSum -= __e(pid) / pid->timeSpace;
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff70 	bl	8000cf8 <__e>
 8000e18:	eef0 6a40 	vmov.f32	s13, s0
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	ed93 7a00 	vldr	s14, [r3]
 8000e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	ed93 7a05 	vldr	s14, [r3, #20]
 8000e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	edc3 7a05 	vstr	s15, [r3, #20]
 8000e36:	e025      	b.n	8000e84 <pid_Compute+0xc4>
      }
      else if (res <= PWM_MIN_DUTYCYCLE) {
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d115      	bne.n	8000e6a <pid_Compute+0xaa>
          (pid->out) = PWM_MIN_DUTYCYCLE;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	61da      	str	r2, [r3, #28]
          pid->eSum -= __e(pid) / pid->timeSpace;
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ff57 	bl	8000cf8 <__e>
 8000e4a:	eef0 6a40 	vmov.f32	s13, s0
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	ed93 7a00 	vldr	s14, [r3]
 8000e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	ed93 7a05 	vldr	s14, [r3, #20]
 8000e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	edc3 7a05 	vstr	s15, [r3, #20]
 8000e68:	e00c      	b.n	8000e84 <pid_Compute+0xc4>
      }
      else {
          (pid->out) = res;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	61da      	str	r2, [r3, #28]
          pid->eOld = __e(pid);
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff ff41 	bl	8000cf8 <__e>
 8000e76:	eef0 7a40 	vmov.f32	s15, s0
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	edc3 7a04 	vstr	s15, [r3, #16]

          return PID_SUCCESS;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e000      	b.n	8000e86 <pid_Compute+0xc6>
      }
  }

return PID_FAILD;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	ecbd 8b02 	vpop	{d8}
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <mallocFree>:


void mallocFree(PID_Controller * pid){
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]

  free(pid);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f007 f954 	bl	8008148 <free>
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <pidOut>:

uint32_t  pidOut(PID_Controller *pid){
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]

      if(pid!=NULL){
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <pidOut+0x14>
	  return pid->out;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	e000      	b.n	8000ebe <pidOut+0x16>
  }
  return NULL;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <pidIn>:

void pidIn(PID_Controller* pid, uint32_t in){
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]

  if(pid!=NULL)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d002      	beq.n	8000ee0 <pidIn+0x16>
    pid->in = in;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	619a      	str	r2, [r3, #24]
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <ADC_Map>:

uint32_t ADC_Map(uint32_t x)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if(x >= 0)
    return (x - ADC_MIN_ANALOG_IN) * (ADC_MAX_ANALOG_MAPED_OUT - ADC_MIN_ANALOG_MAPED_OUT) / (ADC_MAX_ANALOG_IN - ADC_MIN_ANALOG_IN) + ADC_MIN_ANALOG_MAPED_OUT;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	029a      	lsls	r2, r3, #10
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <ADC_Map+0x28>)
 8000efa:	fba3 1302 	umull	r1, r3, r3, r2
 8000efe:	1ad2      	subs	r2, r2, r3
 8000f00:	0852      	lsrs	r2, r2, #1
 8000f02:	4413      	add	r3, r2
 8000f04:	0adb      	lsrs	r3, r3, #11
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	00100101 	.word	0x00100101

08000f18 <weightMeasur>:



float weightMeasur(uint32_t x){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]

  float voltageADC = (x*3.3)/4095;
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff faf7 	bl	8000514 <__aeabi_ui2d>
 8000f26:	a32c      	add	r3, pc, #176	; (adr r3, 8000fd8 <weightMeasur+0xc0>)
 8000f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2c:	f7ff fb6c 	bl	8000608 <__aeabi_dmul>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4610      	mov	r0, r2
 8000f36:	4619      	mov	r1, r3
 8000f38:	a329      	add	r3, pc, #164	; (adr r3, 8000fe0 <weightMeasur+0xc8>)
 8000f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3e:	f7ff fc8d 	bl	800085c <__aeabi_ddiv>
 8000f42:	4602      	mov	r2, r0
 8000f44:	460b      	mov	r3, r1
 8000f46:	4610      	mov	r0, r2
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f7ff fe35 	bl	8000bb8 <__aeabi_d2f>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	617b      	str	r3, [r7, #20]
  float shunt_Resistor = 0.05;
 8000f52:	4b1f      	ldr	r3, [pc, #124]	; (8000fd0 <weightMeasur+0xb8>)
 8000f54:	613b      	str	r3, [r7, #16]
  float current = voltageADC/shunt_Resistor;
 8000f56:	edd7 6a05 	vldr	s13, [r7, #20]
 8000f5a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f62:	edc7 7a03 	vstr	s15, [r7, #12]
  float weight =((1.8*current)/9.81)*1000.0f;
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff faf6 	bl	8000558 <__aeabi_f2d>
 8000f6c:	a314      	add	r3, pc, #80	; (adr r3, 8000fc0 <weightMeasur+0xa8>)
 8000f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f72:	f7ff fb49 	bl	8000608 <__aeabi_dmul>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4610      	mov	r0, r2
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	a312      	add	r3, pc, #72	; (adr r3, 8000fc8 <weightMeasur+0xb0>)
 8000f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f84:	f7ff fc6a 	bl	800085c <__aeabi_ddiv>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <weightMeasur+0xbc>)
 8000f96:	f7ff fb37 	bl	8000608 <__aeabi_dmul>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f7ff fe09 	bl	8000bb8 <__aeabi_d2f>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	60bb      	str	r3, [r7, #8]


  return weight;
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	ee07 3a90 	vmov	s15, r3
  }
 8000fb0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb4:	3718      	adds	r7, #24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	f3af 8000 	nop.w
 8000fc0:	cccccccd 	.word	0xcccccccd
 8000fc4:	3ffccccc 	.word	0x3ffccccc
 8000fc8:	51eb851f 	.word	0x51eb851f
 8000fcc:	40239eb8 	.word	0x40239eb8
 8000fd0:	3d4ccccd 	.word	0x3d4ccccd
 8000fd4:	408f4000 	.word	0x408f4000
 8000fd8:	66666666 	.word	0x66666666
 8000fdc:	400a6666 	.word	0x400a6666
 8000fe0:	00000000 	.word	0x00000000
 8000fe4:	40affe00 	.word	0x40affe00

08000fe8 <weightPrint>:

void weightPrint(uint32_t adc){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b09e      	sub	sp, #120	; 0x78
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	6078      	str	r0, [r7, #4]

  char weight[100];

  ssd1306_SetCursor(0,0);
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f000 fea4 	bl	8001d40 <ssd1306_SetCursor>
  sprintf(weight, "s%.2f%s%% It weights ", weightMeasur(adc), " g");
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff8d 	bl	8000f18 <weightMeasur>
 8000ffe:	ee10 3a10 	vmov	r3, s0
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff faa8 	bl	8000558 <__aeabi_f2d>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	f107 000c 	add.w	r0, r7, #12
 8001010:	4908      	ldr	r1, [pc, #32]	; (8001034 <weightPrint+0x4c>)
 8001012:	9100      	str	r1, [sp, #0]
 8001014:	4908      	ldr	r1, [pc, #32]	; (8001038 <weightPrint+0x50>)
 8001016:	f007 fe01 	bl	8008c1c <siprintf>
  ssd1306_WriteString(weight, Font_11x18, White);
 800101a:	4a08      	ldr	r2, [pc, #32]	; (800103c <weightPrint+0x54>)
 800101c:	f107 000c 	add.w	r0, r7, #12
 8001020:	2301      	movs	r3, #1
 8001022:	ca06      	ldmia	r2, {r1, r2}
 8001024:	f000 fe66 	bl	8001cf4 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8001028:	f000 fd58 	bl	8001adc <ssd1306_UpdateScreen>
}
 800102c:	bf00      	nop
 800102e:	3770      	adds	r7, #112	; 0x70
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	0800af50 	.word	0x0800af50
 8001038:	0800af38 	.word	0x0800af38
 800103c:	20000000 	.word	0x20000000

08001040 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
 8001060:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001062:	4b2e      	ldr	r3, [pc, #184]	; (800111c <MX_ADC1_Init+0xdc>)
 8001064:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001068:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800106a:	4b2c      	ldr	r3, [pc, #176]	; (800111c <MX_ADC1_Init+0xdc>)
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b2a      	ldr	r3, [pc, #168]	; (800111c <MX_ADC1_Init+0xdc>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001076:	4b29      	ldr	r3, [pc, #164]	; (800111c <MX_ADC1_Init+0xdc>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800107c:	4b27      	ldr	r3, [pc, #156]	; (800111c <MX_ADC1_Init+0xdc>)
 800107e:	2201      	movs	r2, #1
 8001080:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001082:	4b26      	ldr	r3, [pc, #152]	; (800111c <MX_ADC1_Init+0xdc>)
 8001084:	2200      	movs	r2, #0
 8001086:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800108a:	4b24      	ldr	r3, [pc, #144]	; (800111c <MX_ADC1_Init+0xdc>)
 800108c:	2200      	movs	r2, #0
 800108e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001090:	4b22      	ldr	r3, [pc, #136]	; (800111c <MX_ADC1_Init+0xdc>)
 8001092:	2201      	movs	r2, #1
 8001094:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001096:	4b21      	ldr	r3, [pc, #132]	; (800111c <MX_ADC1_Init+0xdc>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800109c:	4b1f      	ldr	r3, [pc, #124]	; (800111c <MX_ADC1_Init+0xdc>)
 800109e:	2201      	movs	r2, #1
 80010a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a2:	4b1e      	ldr	r3, [pc, #120]	; (800111c <MX_ADC1_Init+0xdc>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010aa:	4b1c      	ldr	r3, [pc, #112]	; (800111c <MX_ADC1_Init+0xdc>)
 80010ac:	2204      	movs	r2, #4
 80010ae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010b0:	4b1a      	ldr	r3, [pc, #104]	; (800111c <MX_ADC1_Init+0xdc>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010b6:	4b19      	ldr	r3, [pc, #100]	; (800111c <MX_ADC1_Init+0xdc>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	; (800111c <MX_ADC1_Init+0xdc>)
 80010be:	f001 fa5f 	bl	8002580 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80010c8:	f000 fb64 	bl	8001794 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	; (800111c <MX_ADC1_Init+0xdc>)
 80010d8:	f002 fbce 	bl	8003878 <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010e2:	f000 fb57 	bl	8001794 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010e6:	2301      	movs	r3, #1
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	; (800111c <MX_ADC1_Init+0xdc>)
 8001104:	f002 f8c8 	bl	8003298 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800110e:	f000 fb41 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3728      	adds	r7, #40	; 0x28
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000200 	.word	0x20000200

08001120 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08a      	sub	sp, #40	; 0x28
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
 8001140:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001142:	4b2d      	ldr	r3, [pc, #180]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001144:	4a2d      	ldr	r2, [pc, #180]	; (80011fc <MX_ADC3_Init+0xdc>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001148:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800114a:	2200      	movs	r2, #0
 800114c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800114e:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001154:	4b28      	ldr	r3, [pc, #160]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800115a:	4b27      	ldr	r3, [pc, #156]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800115c:	2201      	movs	r2, #1
 800115e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001160:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001168:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800116a:	2200      	movs	r2, #0
 800116c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800116e:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001170:	2201      	movs	r2, #1
 8001172:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001174:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800117a:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800117c:	2201      	movs	r2, #1
 800117e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001182:	2200      	movs	r2, #0
 8001184:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800118a:	2204      	movs	r2, #4
 800118c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001190:	2200      	movs	r2, #0
 8001192:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001194:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_ADC3_Init+0xd8>)
 8001196:	2200      	movs	r2, #0
 8001198:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800119a:	4817      	ldr	r0, [pc, #92]	; (80011f8 <MX_ADC3_Init+0xd8>)
 800119c:	f001 f9f0 	bl	8002580 <HAL_ADC_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 80011a6:	f000 faf5 	bl	8001794 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	4619      	mov	r1, r3
 80011b4:	4810      	ldr	r0, [pc, #64]	; (80011f8 <MX_ADC3_Init+0xd8>)
 80011b6:	f002 fb5f 	bl	8003878 <HAL_ADCEx_MultiModeConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 80011c0:	f000 fae8 	bl	8001794 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011c4:	2301      	movs	r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_ADC3_Init+0xd8>)
 80011e2:	f002 f859 	bl	8003298 <HAL_ADC_ConfigChannel>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 80011ec:	f000 fad2 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3728      	adds	r7, #40	; 0x28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	2000026c 	.word	0x2000026c
 80011fc:	50000400 	.word	0x50000400

08001200 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08c      	sub	sp, #48	; 0x30
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 031c 	add.w	r3, r7, #28
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001220:	d12d      	bne.n	800127e <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001222:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	4a30      	ldr	r2, [pc, #192]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800122c:	6153      	str	r3, [r2, #20]
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001236:	61bb      	str	r3, [r7, #24]
 8001238:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	4a2a      	ldr	r2, [pc, #168]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001244:	6153      	str	r3, [r2, #20]
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001252:	2301      	movs	r3, #1
 8001254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001256:	2303      	movs	r3, #3
 8001258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001268:	f002 fdd4 	bl	8003e14 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2100      	movs	r1, #0
 8001270:	2012      	movs	r0, #18
 8001272:	f002 fd98 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001276:	2012      	movs	r0, #18
 8001278:	f002 fdb1 	bl	8003dde <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800127c:	e030      	b.n	80012e0 <HAL_ADC_MspInit+0xe0>
  else if(adcHandle->Instance==ADC3)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a1a      	ldr	r2, [pc, #104]	; (80012ec <HAL_ADC_MspInit+0xec>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d12b      	bne.n	80012e0 <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001288:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a16      	ldr	r2, [pc, #88]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 800128e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001292:	6153      	str	r3, [r2, #20]
 8001294:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a10      	ldr	r2, [pc, #64]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 80012a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012aa:	6153      	str	r3, [r2, #20]
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <HAL_ADC_MspInit+0xe8>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012b8:	2302      	movs	r3, #2
 80012ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012bc:	2303      	movs	r3, #3
 80012be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c4:	f107 031c 	add.w	r3, r7, #28
 80012c8:	4619      	mov	r1, r3
 80012ca:	4809      	ldr	r0, [pc, #36]	; (80012f0 <HAL_ADC_MspInit+0xf0>)
 80012cc:	f002 fda2 	bl	8003e14 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2100      	movs	r1, #0
 80012d4:	202f      	movs	r0, #47	; 0x2f
 80012d6:	f002 fd66 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 80012da:	202f      	movs	r0, #47	; 0x2f
 80012dc:	f002 fd7f 	bl	8003dde <HAL_NVIC_EnableIRQ>
}
 80012e0:	bf00      	nop
 80012e2:	3730      	adds	r7, #48	; 0x30
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40021000 	.word	0x40021000
 80012ec:	50000400 	.word	0x50000400
 80012f0:	48000400 	.word	0x48000400

080012f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08a      	sub	sp, #40	; 0x28
 80012f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130a:	4b2b      	ldr	r3, [pc, #172]	; (80013b8 <MX_GPIO_Init+0xc4>)
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	4a2a      	ldr	r2, [pc, #168]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001314:	6153      	str	r3, [r2, #20]
 8001316:	4b28      	ldr	r3, [pc, #160]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001322:	4b25      	ldr	r3, [pc, #148]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	4a24      	ldr	r2, [pc, #144]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001328:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800132c:	6153      	str	r3, [r2, #20]
 800132e:	4b22      	ldr	r3, [pc, #136]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800133a:	4b1f      	ldr	r3, [pc, #124]	; (80013b8 <MX_GPIO_Init+0xc4>)
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	4a1e      	ldr	r2, [pc, #120]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001344:	6153      	str	r3, [r2, #20]
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800135c:	6153      	str	r3, [r2, #20]
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <MX_GPIO_Init+0xc4>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f002 fed9 	bl	8004128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800137a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800137c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001380:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4619      	mov	r1, r3
 800138c:	480b      	ldr	r0, [pc, #44]	; (80013bc <MX_GPIO_Init+0xc8>)
 800138e:	f002 fd41 	bl	8003e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001392:	2320      	movs	r3, #32
 8001394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	4619      	mov	r1, r3
 80013a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ac:	f002 fd32 	bl	8003e14 <HAL_GPIO_Init>

}
 80013b0:	bf00      	nop
 80013b2:	3728      	adds	r7, #40	; 0x28
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40021000 	.word	0x40021000
 80013bc:	48000800 	.word	0x48000800

080013c0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <MX_I2C1_Init+0x74>)
 80013c6:	4a1c      	ldr	r2, [pc, #112]	; (8001438 <MX_I2C1_Init+0x78>)
 80013c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300208;
 80013ca:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <MX_I2C1_Init+0x74>)
 80013cc:	4a1b      	ldr	r2, [pc, #108]	; (800143c <MX_I2C1_Init+0x7c>)
 80013ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013d0:	4b18      	ldr	r3, [pc, #96]	; (8001434 <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <MX_I2C1_Init+0x74>)
 80013d8:	2201      	movs	r2, #1
 80013da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013dc:	4b15      	ldr	r3, [pc, #84]	; (8001434 <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <MX_I2C1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013e8:	4b12      	ldr	r3, [pc, #72]	; (8001434 <MX_I2C1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MX_I2C1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <MX_I2C1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013fa:	480e      	ldr	r0, [pc, #56]	; (8001434 <MX_I2C1_Init+0x74>)
 80013fc:	f002 fec6 	bl	800418c <HAL_I2C_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001406:	f000 f9c5 	bl	8001794 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800140a:	2100      	movs	r1, #0
 800140c:	4809      	ldr	r0, [pc, #36]	; (8001434 <MX_I2C1_Init+0x74>)
 800140e:	f002 ff66 	bl	80042de <HAL_I2CEx_ConfigAnalogFilter>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001418:	f000 f9bc 	bl	8001794 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800141c:	2100      	movs	r1, #0
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <MX_I2C1_Init+0x74>)
 8001420:	f002 ffa8 	bl	8004374 <HAL_I2CEx_ConfigDigitalFilter>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800142a:	f000 f9b3 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200002d8 	.word	0x200002d8
 8001438:	40005400 	.word	0x40005400
 800143c:	00300208 	.word	0x00300208

08001440 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	; 0x28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a2a      	ldr	r2, [pc, #168]	; (8001508 <HAL_I2C_MspInit+0xc8>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d14d      	bne.n	80014fe <HAL_I2C_MspInit+0xbe>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001462:	4b2a      	ldr	r3, [pc, #168]	; (800150c <HAL_I2C_MspInit+0xcc>)
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	4a29      	ldr	r2, [pc, #164]	; (800150c <HAL_I2C_MspInit+0xcc>)
 8001468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800146c:	6153      	str	r3, [r2, #20]
 800146e:	4b27      	ldr	r3, [pc, #156]	; (800150c <HAL_I2C_MspInit+0xcc>)
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	4b24      	ldr	r3, [pc, #144]	; (800150c <HAL_I2C_MspInit+0xcc>)
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	4a23      	ldr	r2, [pc, #140]	; (800150c <HAL_I2C_MspInit+0xcc>)
 8001480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001484:	6153      	str	r3, [r2, #20]
 8001486:	4b21      	ldr	r3, [pc, #132]	; (800150c <HAL_I2C_MspInit+0xcc>)
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001498:	2312      	movs	r3, #18
 800149a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014a4:	2304      	movs	r3, #4
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b2:	f002 fcaf 	bl	8003e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ba:	2312      	movs	r3, #18
 80014bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c2:	2303      	movs	r3, #3
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014c6:	2304      	movs	r3, #4
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	480f      	ldr	r0, [pc, #60]	; (8001510 <HAL_I2C_MspInit+0xd0>)
 80014d2:	f002 fc9f 	bl	8003e14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <HAL_I2C_MspInit+0xcc>)
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	4a0c      	ldr	r2, [pc, #48]	; (800150c <HAL_I2C_MspInit+0xcc>)
 80014dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014e0:	61d3      	str	r3, [r2, #28]
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <HAL_I2C_MspInit+0xcc>)
 80014e4:	69db      	ldr	r3, [r3, #28]
 80014e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2100      	movs	r1, #0
 80014f2:	201f      	movs	r0, #31
 80014f4:	f002 fc57 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80014f8:	201f      	movs	r0, #31
 80014fa:	f002 fc70 	bl	8003dde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014fe:	bf00      	nop
 8001500:	3728      	adds	r7, #40	; 0x28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40005400 	.word	0x40005400
 800150c:	40021000 	.word	0x40021000
 8001510:	48000400 	.word	0x48000400

08001514 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

	 	if(hadc ->Instance == ADC1){
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001524:	d10e      	bne.n	8001544 <HAL_ADC_ConvCpltCallback+0x30>
	 	    uint32_t _ADC  = HAL_ADC_GetValue(hadc);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f001 fb96 	bl	8002c58 <HAL_ADC_GetValue>
 800152c:	60b8      	str	r0, [r7, #8]
	 		pidIn(pid, ADC_Map(_ADC));
 800152e:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <HAL_ADC_ConvCpltCallback+0x50>)
 8001530:	681c      	ldr	r4, [r3, #0]
 8001532:	68b8      	ldr	r0, [r7, #8]
 8001534:	f7ff fcda 	bl	8000eec <ADC_Map>
 8001538:	4603      	mov	r3, r0
 800153a:	4619      	mov	r1, r3
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff fcc4 	bl	8000eca <pidIn>
	 	else if(hadc ->Instance == ADC3){
	 		 uint32_t _ADC = HAL_ADC_GetValue(hadc);
	 		weightPrint(_ADC);
	 	}

	 }
 8001542:	e00b      	b.n	800155c <HAL_ADC_ConvCpltCallback+0x48>
	 	else if(hadc ->Instance == ADC3){
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a07      	ldr	r2, [pc, #28]	; (8001568 <HAL_ADC_ConvCpltCallback+0x54>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d106      	bne.n	800155c <HAL_ADC_ConvCpltCallback+0x48>
	 		 uint32_t _ADC = HAL_ADC_GetValue(hadc);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f001 fb82 	bl	8002c58 <HAL_ADC_GetValue>
 8001554:	60f8      	str	r0, [r7, #12]
	 		weightPrint(_ADC);
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	f7ff fd46 	bl	8000fe8 <weightPrint>
	 }
 800155c:	bf00      	nop
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	bd90      	pop	{r4, r7, pc}
 8001564:	2000032c 	.word	0x2000032c
 8001568:	50000400 	.word	0x50000400

0800156c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]

	if (htim == &htim2){
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a11      	ldr	r2, [pc, #68]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d11b      	bne.n	80015b4 <HAL_TIM_PeriodElapsedCallback+0x48>
	    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800157c:	2120      	movs	r1, #32
 800157e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001582:	f002 fde9 	bl	8004158 <HAL_GPIO_TogglePin>
	 	   counter = __HAL_TIM_GET_COUNTER(&htim2);
 8001586:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	4a0c      	ldr	r2, [pc, #48]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800158e:	6013      	str	r3, [r2, #0]
	 	   pid_Compute(pid);
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fc13 	bl	8000dc0 <pid_Compute>
	 	   TIM4 ->CCR1 = (pidOut(pid));
 800159a:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4c0a      	ldr	r4, [pc, #40]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fc81 	bl	8000ea8 <pidOut>
 80015a6:	4603      	mov	r3, r0
 80015a8:	6363      	str	r3, [r4, #52]	; 0x34
	 	   mallocFree(pid);
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff fc6f 	bl	8000e92 <mallocFree>
	 	}
	 }
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd90      	pop	{r4, r7, pc}
 80015bc:	2000077c 	.word	0x2000077c
 80015c0:	20000330 	.word	0x20000330
 80015c4:	2000032c 	.word	0x2000032c
 80015c8:	40000800 	.word	0x40000800

080015cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  pid = pid_init();
 80015d0:	f7ff fb42 	bl	8000c58 <pid_init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a2b      	ldr	r2, [pc, #172]	; (8001684 <main+0xb8>)
 80015d8:	6013      	str	r3, [r2, #0]
  PID_Set(pid, 10, 3,1.2,1200,1);
 80015da:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <main+0xb8>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80015e2:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80015e6:	ed9f 1a28 	vldr	s2, [pc, #160]	; 8001688 <main+0xbc>
 80015ea:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 80015ee:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fb42 	bl	8000c7c <PID_Set>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f8:	f000 ff0e 	bl	8002418 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015fc:	f000 f858 	bl	80016b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001600:	f7ff fe78 	bl	80012f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001604:	f000 fe26 	bl	8002254 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001608:	f000 fd00 	bl	800200c <MX_TIM2_Init>
  MX_TIM4_Init();
 800160c:	f000 fd4c 	bl	80020a8 <MX_TIM4_Init>
  MX_I2C1_Init();
 8001610:	f7ff fed6 	bl	80013c0 <MX_I2C1_Init>
  MX_OPAMP2_Init();
 8001614:	f000 f8c4 	bl	80017a0 <MX_OPAMP2_Init>
  MX_USB_PCD_Init();
 8001618:	f000 fe8e 	bl	8002338 <MX_USB_PCD_Init>
  MX_ADC1_Init();
 800161c:	f7ff fd10 	bl	8001040 <MX_ADC1_Init>
  MX_ADC3_Init();
 8001620:	f7ff fd7e 	bl	8001120 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001624:	f000 f9b0 	bl	8001988 <ssd1306_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001628:	4818      	ldr	r0, [pc, #96]	; (800168c <main+0xc0>)
 800162a:	f004 fd71 	bl	8006110 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 800162e:	4818      	ldr	r0, [pc, #96]	; (8001690 <main+0xc4>)
 8001630:	f001 f9d2 	bl	80029d8 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc3);
 8001634:	4817      	ldr	r0, [pc, #92]	; (8001694 <main+0xc8>)
 8001636:	f001 f9cf 	bl	80029d8 <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800163a:	2100      	movs	r1, #0
 800163c:	4816      	ldr	r0, [pc, #88]	; (8001698 <main+0xcc>)
 800163e:	f004 fe3b 	bl	80062b8 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  adcSt = HAL_ADC_GetState(&hadc1);
 8001642:	4813      	ldr	r0, [pc, #76]	; (8001690 <main+0xc4>)
 8001644:	f000 ff90 	bl	8002568 <HAL_ADC_GetState>
 8001648:	4603      	mov	r3, r0
 800164a:	4a14      	ldr	r2, [pc, #80]	; (800169c <main+0xd0>)
 800164c:	6013      	str	r3, [r2, #0]
	  timSt = HAL_TIM_Base_GetState(&htim2);
 800164e:	480f      	ldr	r0, [pc, #60]	; (800168c <main+0xc0>)
 8001650:	f005 fab7 	bl	8006bc2 <HAL_TIM_Base_GetState>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <main+0xd4>)
 800165a:	701a      	strb	r2, [r3, #0]
	  pwmSt = HAL_TIM_PWM_GetState(&htim4);
 800165c:	480e      	ldr	r0, [pc, #56]	; (8001698 <main+0xcc>)
 800165e:	f005 fabe 	bl	8006bde <HAL_TIM_PWM_GetState>
 8001662:	4603      	mov	r3, r0
 8001664:	461a      	mov	r2, r3
 8001666:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <main+0xd8>)
 8001668:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart2, (uint8_t *)counter, sizeof(counter), HAL_MAX_DELAY);
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <main+0xdc>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4619      	mov	r1, r3
 8001670:	f04f 33ff 	mov.w	r3, #4294967295
 8001674:	2204      	movs	r2, #4
 8001676:	480d      	ldr	r0, [pc, #52]	; (80016ac <main+0xe0>)
 8001678:	f006 f884 	bl	8007784 <HAL_UART_Transmit>
	  HAL_Delay(50);
 800167c:	2032      	movs	r0, #50	; 0x32
 800167e:	f000 ff31 	bl	80024e4 <HAL_Delay>
	  adcSt = HAL_ADC_GetState(&hadc1);
 8001682:	e7de      	b.n	8001642 <main+0x76>
 8001684:	2000032c 	.word	0x2000032c
 8001688:	3f99999a 	.word	0x3f99999a
 800168c:	2000077c 	.word	0x2000077c
 8001690:	20000200 	.word	0x20000200
 8001694:	2000026c 	.word	0x2000026c
 8001698:	20000838 	.word	0x20000838
 800169c:	20000334 	.word	0x20000334
 80016a0:	20000338 	.word	0x20000338
 80016a4:	20000339 	.word	0x20000339
 80016a8:	20000330 	.word	0x20000330
 80016ac:	200008f4 	.word	0x200008f4

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b0a6      	sub	sp, #152	; 0x98
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016ba:	2228      	movs	r2, #40	; 0x28
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f006 fd4a 	bl	8008158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2258      	movs	r2, #88	; 0x58
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f006 fd3c 	bl	8008158 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80016e0:	2303      	movs	r3, #3
 80016e2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80016e4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80016e8:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ea:	2301      	movs	r3, #1
 80016ec:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ee:	2310      	movs	r3, #16
 80016f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f4:	2302      	movs	r3, #2
 80016f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001702:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001706:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001710:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001714:	4618      	mov	r0, r3
 8001716:	f002 ffef 	bl	80046f8 <HAL_RCC_OscConfig>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001720:	f000 f838 	bl	8001794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001724:	230f      	movs	r3, #15
 8001726:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001728:	2302      	movs	r3, #2
 800172a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001734:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001736:	2300      	movs	r3, #0
 8001738:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800173a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800173e:	2102      	movs	r1, #2
 8001740:	4618      	mov	r0, r3
 8001742:	f004 f82d 	bl	80057a0 <HAL_RCC_ClockConfig>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800174c:	f000 f822 	bl	8001794 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <SystemClock_Config+0xe0>)
 8001752:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12
                              |RCC_PERIPHCLK_ADC34|RCC_PERIPHCLK_TIM2
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800175c:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800175e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001762:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001768:	2300      	movs	r3, #0
 800176a:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800176c:	2300      	movs	r3, #0
 800176e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001770:	2300      	movs	r3, #0
 8001772:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	4618      	mov	r0, r3
 8001778:	f004 fa48 	bl	8005c0c <HAL_RCCEx_PeriphCLKConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001782:	f000 f807 	bl	8001794 <Error_Handler>
  }
}
 8001786:	bf00      	nop
 8001788:	3798      	adds	r7, #152	; 0x98
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	003201a2 	.word	0x003201a2

08001794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001798:	b672      	cpsid	i
}
 800179a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800179c:	e7fe      	b.n	800179c <Error_Handler+0x8>
	...

080017a0 <MX_OPAMP2_Init>:

OPAMP_HandleTypeDef hopamp2;

/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017a6:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <MX_OPAMP2_Init+0x48>)
 80017a8:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017ac:	2240      	movs	r2, #64	; 0x40
 80017ae:	605a      	str	r2, [r3, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	60da      	str	r2, [r3, #12]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16;
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017c4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80017c8:	621a      	str	r2, [r3, #32]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	; (80017e4 <MX_OPAMP2_Init+0x44>)
 80017d2:	f002 fe1b 	bl	800440c <HAL_OPAMP_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_OPAMP2_Init+0x40>
  {
    Error_Handler();
 80017dc:	f7ff ffda 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000033c 	.word	0x2000033c
 80017e8:	4001003c 	.word	0x4001003c

080017ec <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b088      	sub	sp, #32
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 030c 	add.w	r3, r7, #12
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0f      	ldr	r2, [pc, #60]	; (8001848 <HAL_OPAMP_MspInit+0x5c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d118      	bne.n	8001840 <HAL_OPAMP_MspInit+0x54>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <HAL_OPAMP_MspInit+0x60>)
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	4a0e      	ldr	r2, [pc, #56]	; (800184c <HAL_OPAMP_MspInit+0x60>)
 8001814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001818:	6153      	str	r3, [r2, #20]
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <HAL_OPAMP_MspInit+0x60>)
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP2 GPIO Configuration
    PA6     ------> OPAMP2_VOUT
    PA7     ------> OPAMP2_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001826:	23c0      	movs	r3, #192	; 0xc0
 8001828:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182a:	2303      	movs	r3, #3
 800182c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183c:	f002 faea 	bl	8003e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	4001003c 	.word	0x4001003c
 800184c:	40021000 	.word	0x40021000

08001850 <WriteMem>:

static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8];
static SSD1306_t SSD1306;

void WriteMem(uint16_t DevAddress, uint16_t MemAddress, uint8_t *pData, uint16_t Size)
{
 8001850:	b480      	push	{r7}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
 8001856:	60ba      	str	r2, [r7, #8]
 8001858:	461a      	mov	r2, r3
 800185a:	4603      	mov	r3, r0
 800185c:	81fb      	strh	r3, [r7, #14]
 800185e:	460b      	mov	r3, r1
 8001860:	81bb      	strh	r3, [r7, #12]
 8001862:	4613      	mov	r3, r2
 8001864:	80fb      	strh	r3, [r7, #6]


	I2C1->CR2 |= (DevAddress<<1);				//Slave Adress for I2C Display
 8001866:	4b25      	ldr	r3, [pc, #148]	; (80018fc <WriteMem+0xac>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	89fa      	ldrh	r2, [r7, #14]
 800186c:	0052      	lsls	r2, r2, #1
 800186e:	4611      	mov	r1, r2
 8001870:	4a22      	ldr	r2, [pc, #136]	; (80018fc <WriteMem+0xac>)
 8001872:	430b      	orrs	r3, r1
 8001874:	6053      	str	r3, [r2, #4]
	I2C1->CR2 &= ~(0xFF<<16);					//clear NBYTES
 8001876:	4b21      	ldr	r3, [pc, #132]	; (80018fc <WriteMem+0xac>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4a20      	ldr	r2, [pc, #128]	; (80018fc <WriteMem+0xac>)
 800187c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001880:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= ((Size+1)<<16);				//max 255 Bytes of Data
 8001882:	4b1e      	ldr	r3, [pc, #120]	; (80018fc <WriteMem+0xac>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	88fa      	ldrh	r2, [r7, #6]
 8001888:	3201      	adds	r2, #1
 800188a:	0412      	lsls	r2, r2, #16
 800188c:	4611      	mov	r1, r2
 800188e:	4a1b      	ldr	r2, [pc, #108]	; (80018fc <WriteMem+0xac>)
 8001890:	430b      	orrs	r3, r1
 8001892:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_AUTOEND;				//Stop condition automatically after transfer
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <WriteMem+0xac>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a18      	ldr	r2, [pc, #96]	; (80018fc <WriteMem+0xac>)
 800189a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800189e:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_START;					//Start
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <WriteMem+0xac>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	4a15      	ldr	r2, [pc, #84]	; (80018fc <WriteMem+0xac>)
 80018a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018aa:	6053      	str	r3, [r2, #4]

	while((I2C1->ISR & I2C_ISR_TXIS)==0);
 80018ac:	bf00      	nop
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <WriteMem+0xac>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f9      	beq.n	80018ae <WriteMem+0x5e>
	I2C1->TXDR = 0x40;
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <WriteMem+0xac>)
 80018bc:	2240      	movs	r2, #64	; 0x40
 80018be:	629a      	str	r2, [r3, #40]	; 0x28

	for ( int cnt = 0; cnt < Size; cnt++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	e00f      	b.n	80018e6 <WriteMem+0x96>
	{
		while((I2C1->ISR & I2C_ISR_TXIS)==0);
 80018c6:	bf00      	nop
 80018c8:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <WriteMem+0xac>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f9      	beq.n	80018c8 <WriteMem+0x78>
		I2C1->TXDR = pData[cnt];
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	4413      	add	r3, r2
 80018da:	781a      	ldrb	r2, [r3, #0]
 80018dc:	4b07      	ldr	r3, [pc, #28]	; (80018fc <WriteMem+0xac>)
 80018de:	629a      	str	r2, [r3, #40]	; 0x28
	for ( int cnt = 0; cnt < Size; cnt++)
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	3301      	adds	r3, #1
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	dbeb      	blt.n	80018c6 <WriteMem+0x76>


	}

}
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	371c      	adds	r7, #28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	40005400 	.word	0x40005400

08001900 <WriteCommand>:

void WriteCommand(uint16_t DevAddress, uint8_t command)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	460a      	mov	r2, r1
 800190a:	80fb      	strh	r3, [r7, #6]
 800190c:	4613      	mov	r3, r2
 800190e:	717b      	strb	r3, [r7, #5]
	I2C1->CR2 |= (DevAddress<<1);			//Slave Adress for I2C Display
 8001910:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <WriteCommand+0x84>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	88fa      	ldrh	r2, [r7, #6]
 8001916:	0052      	lsls	r2, r2, #1
 8001918:	4611      	mov	r1, r2
 800191a:	4a1a      	ldr	r2, [pc, #104]	; (8001984 <WriteCommand+0x84>)
 800191c:	430b      	orrs	r3, r1
 800191e:	6053      	str	r3, [r2, #4]
	I2C1->CR2 &= ~(0xFF<<16);					//clear NBYTES
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <WriteCommand+0x84>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	4a17      	ldr	r2, [pc, #92]	; (8001984 <WriteCommand+0x84>)
 8001926:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800192a:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= (2<<16);						//max 255 Bytes of Data
 800192c:	4b15      	ldr	r3, [pc, #84]	; (8001984 <WriteCommand+0x84>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	4a14      	ldr	r2, [pc, #80]	; (8001984 <WriteCommand+0x84>)
 8001932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001936:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_AUTOEND;				//Stop condition automatically after transfer
 8001938:	4b12      	ldr	r3, [pc, #72]	; (8001984 <WriteCommand+0x84>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	4a11      	ldr	r2, [pc, #68]	; (8001984 <WriteCommand+0x84>)
 800193e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001942:	6053      	str	r3, [r2, #4]
	I2C1->CR2 |= I2C_CR2_START;					//Start
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <WriteCommand+0x84>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4a0e      	ldr	r2, [pc, #56]	; (8001984 <WriteCommand+0x84>)
 800194a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800194e:	6053      	str	r3, [r2, #4]

	while((I2C1->ISR & I2C_ISR_TXIS)==0);
 8001950:	bf00      	nop
 8001952:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <WriteCommand+0x84>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d0f9      	beq.n	8001952 <WriteCommand+0x52>
	I2C1->TXDR = 0x00;
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <WriteCommand+0x84>)
 8001960:	2200      	movs	r2, #0
 8001962:	629a      	str	r2, [r3, #40]	; 0x28
	while((I2C1->ISR & I2C_ISR_TXIS)==0);
 8001964:	bf00      	nop
 8001966:	4b07      	ldr	r3, [pc, #28]	; (8001984 <WriteCommand+0x84>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d0f9      	beq.n	8001966 <WriteCommand+0x66>
	I2C1->TXDR = command;
 8001972:	4a04      	ldr	r2, [pc, #16]	; (8001984 <WriteCommand+0x84>)
 8001974:	797b      	ldrb	r3, [r7, #5]
 8001976:	6293      	str	r3, [r2, #40]	; 0x28

}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	40005400 	.word	0x40005400

08001988 <ssd1306_Init>:



uint8_t ssd1306_Init(void)
{	
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	/* Init LCD */
	WriteCommand(SSD1306_I2C_ADDR,0xAE); //display off
 800198c:	21ae      	movs	r1, #174	; 0xae
 800198e:	203c      	movs	r0, #60	; 0x3c
 8001990:	f7ff ffb6 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x20); //Set Memory Addressing Mode
 8001994:	2120      	movs	r1, #32
 8001996:	203c      	movs	r0, #60	; 0x3c
 8001998:	f7ff ffb2 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800199c:	2110      	movs	r1, #16
 800199e:	203c      	movs	r0, #60	; 0x3c
 80019a0:	f7ff ffae 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80019a4:	21b0      	movs	r1, #176	; 0xb0
 80019a6:	203c      	movs	r0, #60	; 0x3c
 80019a8:	f7ff ffaa 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xC8); //Set COM Output Scan Direction
 80019ac:	21c8      	movs	r1, #200	; 0xc8
 80019ae:	203c      	movs	r0, #60	; 0x3c
 80019b0:	f7ff ffa6 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x00); //---set low column address
 80019b4:	2100      	movs	r1, #0
 80019b6:	203c      	movs	r0, #60	; 0x3c
 80019b8:	f7ff ffa2 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x10); //---set high column address
 80019bc:	2110      	movs	r1, #16
 80019be:	203c      	movs	r0, #60	; 0x3c
 80019c0:	f7ff ff9e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x40); //--set start line address
 80019c4:	2140      	movs	r1, #64	; 0x40
 80019c6:	203c      	movs	r0, #60	; 0x3c
 80019c8:	f7ff ff9a 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x81); //--set contrast control register
 80019cc:	2181      	movs	r1, #129	; 0x81
 80019ce:	203c      	movs	r0, #60	; 0x3c
 80019d0:	f7ff ff96 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xFF);
 80019d4:	21ff      	movs	r1, #255	; 0xff
 80019d6:	203c      	movs	r0, #60	; 0x3c
 80019d8:	f7ff ff92 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xA1); //--set segment re-map 0 to 127
 80019dc:	21a1      	movs	r1, #161	; 0xa1
 80019de:	203c      	movs	r0, #60	; 0x3c
 80019e0:	f7ff ff8e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xA6); //--set normal display
 80019e4:	21a6      	movs	r1, #166	; 0xa6
 80019e6:	203c      	movs	r0, #60	; 0x3c
 80019e8:	f7ff ff8a 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xA8); //--set multiplex ratio(1 to 64)
 80019ec:	21a8      	movs	r1, #168	; 0xa8
 80019ee:	203c      	movs	r0, #60	; 0x3c
 80019f0:	f7ff ff86 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x3F); //
 80019f4:	213f      	movs	r1, #63	; 0x3f
 80019f6:	203c      	movs	r0, #60	; 0x3c
 80019f8:	f7ff ff82 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80019fc:	21a4      	movs	r1, #164	; 0xa4
 80019fe:	203c      	movs	r0, #60	; 0x3c
 8001a00:	f7ff ff7e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xD3); //-set display offset
 8001a04:	21d3      	movs	r1, #211	; 0xd3
 8001a06:	203c      	movs	r0, #60	; 0x3c
 8001a08:	f7ff ff7a 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x00); //-not offset
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	203c      	movs	r0, #60	; 0x3c
 8001a10:	f7ff ff76 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xD5); //--set display clock divide ratio/oscillator frequency
 8001a14:	21d5      	movs	r1, #213	; 0xd5
 8001a16:	203c      	movs	r0, #60	; 0x3c
 8001a18:	f7ff ff72 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xF0); //--set divide ratio
 8001a1c:	21f0      	movs	r1, #240	; 0xf0
 8001a1e:	203c      	movs	r0, #60	; 0x3c
 8001a20:	f7ff ff6e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xD9); //--set pre-charge period
 8001a24:	21d9      	movs	r1, #217	; 0xd9
 8001a26:	203c      	movs	r0, #60	; 0x3c
 8001a28:	f7ff ff6a 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x22); //
 8001a2c:	2122      	movs	r1, #34	; 0x22
 8001a2e:	203c      	movs	r0, #60	; 0x3c
 8001a30:	f7ff ff66 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xDA); //--set com pins hardware configuration
 8001a34:	21da      	movs	r1, #218	; 0xda
 8001a36:	203c      	movs	r0, #60	; 0x3c
 8001a38:	f7ff ff62 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x12);
 8001a3c:	2112      	movs	r1, #18
 8001a3e:	203c      	movs	r0, #60	; 0x3c
 8001a40:	f7ff ff5e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xDB); //--set vcomh
 8001a44:	21db      	movs	r1, #219	; 0xdb
 8001a46:	203c      	movs	r0, #60	; 0x3c
 8001a48:	f7ff ff5a 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x20); //0x20,0.77xVcc
 8001a4c:	2120      	movs	r1, #32
 8001a4e:	203c      	movs	r0, #60	; 0x3c
 8001a50:	f7ff ff56 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x8D); //--set DC-DC enable
 8001a54:	218d      	movs	r1, #141	; 0x8d
 8001a56:	203c      	movs	r0, #60	; 0x3c
 8001a58:	f7ff ff52 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0x14); //
 8001a5c:	2114      	movs	r1, #20
 8001a5e:	203c      	movs	r0, #60	; 0x3c
 8001a60:	f7ff ff4e 	bl	8001900 <WriteCommand>
	WriteCommand(SSD1306_I2C_ADDR,0xAF); //--turn on SSD1306 panel
 8001a64:	21af      	movs	r1, #175	; 0xaf
 8001a66:	203c      	movs	r0, #60	; 0x3c
 8001a68:	f7ff ff4a 	bl	8001900 <WriteCommand>
	
	ssd1306_Fill(Black);
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f000 f811 	bl	8001a94 <ssd1306_Fill>
	
	/* Update screen */
	ssd1306_UpdateScreen();
 8001a72:	f000 f833 	bl	8001adc <ssd1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001a76:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <ssd1306_Init+0x108>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001a7c:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <ssd1306_Init+0x108>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001a82:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <ssd1306_Init+0x108>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001a88:	2301      	movs	r3, #1
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000770 	.word	0x20000770

08001a94 <ssd1306_Fill>:

void ssd1306_Fill(SSD1306_COLOR color) 
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	e00d      	b.n	8001ac0 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <ssd1306_Fill+0x1a>
 8001aaa:	2100      	movs	r1, #0
 8001aac:	e000      	b.n	8001ab0 <ssd1306_Fill+0x1c>
 8001aae:	21ff      	movs	r1, #255	; 0xff
 8001ab0:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <ssd1306_Fill+0x44>)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	460a      	mov	r2, r1
 8001ab8:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ac6:	d3ed      	bcc.n	8001aa4 <ssd1306_Fill+0x10>
	}
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	20000370 	.word	0x20000370

08001adc <ssd1306_UpdateScreen>:

void ssd1306_UpdateScreen(void) 
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	71fb      	strb	r3, [r7, #7]
 8001ae6:	e01a      	b.n	8001b1e <ssd1306_UpdateScreen+0x42>
		WriteCommand(SSD1306_I2C_ADDR,0xB0 + i);
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	3b50      	subs	r3, #80	; 0x50
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	4619      	mov	r1, r3
 8001af0:	203c      	movs	r0, #60	; 0x3c
 8001af2:	f7ff ff05 	bl	8001900 <WriteCommand>
		WriteCommand(SSD1306_I2C_ADDR,0x00);
 8001af6:	2100      	movs	r1, #0
 8001af8:	203c      	movs	r0, #60	; 0x3c
 8001afa:	f7ff ff01 	bl	8001900 <WriteCommand>
		WriteCommand(SSD1306_I2C_ADDR,0x10);
 8001afe:	2110      	movs	r1, #16
 8001b00:	203c      	movs	r0, #60	; 0x3c
 8001b02:	f7ff fefd 	bl	8001900 <WriteCommand>

		WriteMem(SSD1306_I2C_ADDR , 0x40, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH);
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	01db      	lsls	r3, r3, #7
 8001b0a:	4a09      	ldr	r2, [pc, #36]	; (8001b30 <ssd1306_UpdateScreen+0x54>)
 8001b0c:	441a      	add	r2, r3
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	2140      	movs	r1, #64	; 0x40
 8001b12:	203c      	movs	r0, #60	; 0x3c
 8001b14:	f7ff fe9c 	bl	8001850 <WriteMem>
	for (i = 0; i < 8; i++) {
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	71fb      	strb	r3, [r7, #7]
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b07      	cmp	r3, #7
 8001b22:	d9e1      	bls.n	8001ae8 <ssd1306_UpdateScreen+0xc>
	}
}
 8001b24:	bf00      	nop
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000370 	.word	0x20000370

08001b34 <ssd1306_DrawPixel>:
    	WriteMem(SSD1306_I2C_ADDR , 0x40, &beuth[SSD1306_WIDTH * i], SSD1306_WIDTH);
	}
}

void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	71bb      	strb	r3, [r7, #6]
 8001b42:	4613      	mov	r3, r2
 8001b44:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	db48      	blt.n	8001be0 <ssd1306_DrawPixel+0xac>
 8001b4e:	79bb      	ldrb	r3, [r7, #6]
 8001b50:	2b3f      	cmp	r3, #63	; 0x3f
 8001b52:	d845      	bhi.n	8001be0 <ssd1306_DrawPixel+0xac>
	{
		return;
	}
	
	if (SSD1306.Inverted) 
 8001b54:	4b25      	ldr	r3, [pc, #148]	; (8001bec <ssd1306_DrawPixel+0xb8>)
 8001b56:	791b      	ldrb	r3, [r3, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d006      	beq.n	8001b6a <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 8001b5c:	797b      	ldrb	r3, [r7, #5]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	bf0c      	ite	eq
 8001b62:	2301      	moveq	r3, #1
 8001b64:	2300      	movne	r3, #0
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	717b      	strb	r3, [r7, #5]
	}
	
	if (color == White)
 8001b6a:	797b      	ldrb	r3, [r7, #5]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d11a      	bne.n	8001ba6 <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b70:	79fa      	ldrb	r2, [r7, #7]
 8001b72:	79bb      	ldrb	r3, [r7, #6]
 8001b74:	08db      	lsrs	r3, r3, #3
 8001b76:	b2d8      	uxtb	r0, r3
 8001b78:	4603      	mov	r3, r0
 8001b7a:	01db      	lsls	r3, r3, #7
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a1c      	ldr	r2, [pc, #112]	; (8001bf0 <ssd1306_DrawPixel+0xbc>)
 8001b80:	5cd3      	ldrb	r3, [r2, r3]
 8001b82:	b25a      	sxtb	r2, r3
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b90:	b25b      	sxtb	r3, r3
 8001b92:	4313      	orrs	r3, r2
 8001b94:	b259      	sxtb	r1, r3
 8001b96:	79fa      	ldrb	r2, [r7, #7]
 8001b98:	4603      	mov	r3, r0
 8001b9a:	01db      	lsls	r3, r3, #7
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b2c9      	uxtb	r1, r1
 8001ba0:	4a13      	ldr	r2, [pc, #76]	; (8001bf0 <ssd1306_DrawPixel+0xbc>)
 8001ba2:	54d1      	strb	r1, [r2, r3]
 8001ba4:	e01d      	b.n	8001be2 <ssd1306_DrawPixel+0xae>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ba6:	79fa      	ldrb	r2, [r7, #7]
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	08db      	lsrs	r3, r3, #3
 8001bac:	b2d8      	uxtb	r0, r3
 8001bae:	4603      	mov	r3, r0
 8001bb0:	01db      	lsls	r3, r3, #7
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <ssd1306_DrawPixel+0xbc>)
 8001bb6:	5cd3      	ldrb	r3, [r2, r3]
 8001bb8:	b25a      	sxtb	r2, r3
 8001bba:	79bb      	ldrb	r3, [r7, #6]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	b25b      	sxtb	r3, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	b25b      	sxtb	r3, r3
 8001bcc:	4013      	ands	r3, r2
 8001bce:	b259      	sxtb	r1, r3
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	01db      	lsls	r3, r3, #7
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b2c9      	uxtb	r1, r1
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <ssd1306_DrawPixel+0xbc>)
 8001bdc:	54d1      	strb	r1, [r2, r3]
 8001bde:	e000      	b.n	8001be2 <ssd1306_DrawPixel+0xae>
		return;
 8001be0:	bf00      	nop
	}
}
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	20000770 	.word	0x20000770
 8001bf0:	20000370 	.word	0x20000370

08001bf4 <ssd1306_WriteChar>:

char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b089      	sub	sp, #36	; 0x24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4604      	mov	r4, r0
 8001bfc:	1d38      	adds	r0, r7, #4
 8001bfe:	e880 0006 	stmia.w	r0, {r1, r2}
 8001c02:	461a      	mov	r2, r3
 8001c04:	4623      	mov	r3, r4
 8001c06:	73fb      	strb	r3, [r7, #15]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001c0c:	4b38      	ldr	r3, [pc, #224]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c0e:	881b      	ldrh	r3, [r3, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	793b      	ldrb	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	2b7f      	cmp	r3, #127	; 0x7f
 8001c18:	dc06      	bgt.n	8001c28 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001c1a:	4b35      	ldr	r3, [pc, #212]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c1c:	885b      	ldrh	r3, [r3, #2]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	797b      	ldrb	r3, [r7, #5]
 8001c22:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001c24:	2b3f      	cmp	r3, #63	; 0x3f
 8001c26:	dd01      	ble.n	8001c2c <ssd1306_WriteChar+0x38>
	{
		return 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	e05d      	b.n	8001ce8 <ssd1306_WriteChar+0xf4>
	}
	
	for (i = 0; i < Font.FontHeight; i++)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
 8001c30:	e04c      	b.n	8001ccc <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001c32:	68ba      	ldr	r2, [r7, #8]
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
 8001c36:	3b20      	subs	r3, #32
 8001c38:	7979      	ldrb	r1, [r7, #5]
 8001c3a:	fb01 f303 	mul.w	r3, r1, r3
 8001c3e:	4619      	mov	r1, r3
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	440b      	add	r3, r1
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	4413      	add	r3, r2
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	e034      	b.n	8001cbc <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d012      	beq.n	8001c88 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001c62:	4b23      	ldr	r3, [pc, #140]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b2d8      	uxtb	r0, r3
 8001c70:	4b1f      	ldr	r3, [pc, #124]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c72:	885b      	ldrh	r3, [r3, #2]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	4413      	add	r3, r2
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	7bba      	ldrb	r2, [r7, #14]
 8001c80:	4619      	mov	r1, r3
 8001c82:	f7ff ff57 	bl	8001b34 <ssd1306_DrawPixel>
 8001c86:	e016      	b.n	8001cb6 <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001c88:	4b19      	ldr	r3, [pc, #100]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	b2d8      	uxtb	r0, r3
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001c98:	885b      	ldrh	r3, [r3, #2]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	b2d9      	uxtb	r1, r3
 8001ca4:	7bbb      	ldrb	r3, [r7, #14]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	bf0c      	ite	eq
 8001caa:	2301      	moveq	r3, #1
 8001cac:	2300      	movne	r3, #0
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	f7ff ff3f 	bl	8001b34 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	793b      	ldrb	r3, [r7, #4]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d3c5      	bcc.n	8001c52 <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	61fb      	str	r3, [r7, #28]
 8001ccc:	797b      	ldrb	r3, [r7, #5]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d3ad      	bcc.n	8001c32 <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	SSD1306.CurrentX += Font.FontWidth;
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001cd8:	881a      	ldrh	r2, [r3, #0]
 8001cda:	793b      	ldrb	r3, [r7, #4]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	4413      	add	r3, r2
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <ssd1306_WriteChar+0xfc>)
 8001ce4:	801a      	strh	r2, [r3, #0]
	
	return ch;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3724      	adds	r7, #36	; 0x24
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}
 8001cf0:	20000770 	.word	0x20000770

08001cf4 <ssd1306_WriteString>:

char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	1d38      	adds	r0, r7, #4
 8001cfe:	e880 0006 	stmia.w	r0, {r1, r2}
 8001d02:	70fb      	strb	r3, [r7, #3]
	while (*str) 
 8001d04:	e012      	b.n	8001d2c <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	7818      	ldrb	r0, [r3, #0]
 8001d0a:	78fb      	ldrb	r3, [r7, #3]
 8001d0c:	1d3a      	adds	r2, r7, #4
 8001d0e:	ca06      	ldmia	r2, {r1, r2}
 8001d10:	f7ff ff70 	bl	8001bf4 <ssd1306_WriteChar>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d002      	beq.n	8001d26 <ssd1306_WriteString+0x32>
		{
			return *str;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	e008      	b.n	8001d38 <ssd1306_WriteString+0x44>
		}
		
		str++;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
	while (*str) 
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1e8      	bne.n	8001d06 <ssd1306_WriteString+0x12>
	}
	
	return *str;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	781b      	ldrb	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <ssd1306_SetCursor>:

void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	460a      	mov	r2, r1
 8001d4a:	71fb      	strb	r3, [r7, #7]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <ssd1306_SetCursor+0x2c>)
 8001d56:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001d58:	79bb      	ldrb	r3, [r7, #6]
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <ssd1306_SetCursor+0x2c>)
 8001d5e:	805a      	strh	r2, [r3, #2]
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	20000770 	.word	0x20000770

08001d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <HAL_MspInit+0x44>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	4a0e      	ldr	r2, [pc, #56]	; (8001db4 <HAL_MspInit+0x44>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6193      	str	r3, [r2, #24]
 8001d82:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <HAL_MspInit+0x44>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HAL_MspInit+0x44>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	4a08      	ldr	r2, [pc, #32]	; (8001db4 <HAL_MspInit+0x44>)
 8001d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d98:	61d3      	str	r3, [r2, #28]
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_MspInit+0x44>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001da6:	2007      	movs	r0, #7
 8001da8:	f001 fff2 	bl	8003d90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000

08001db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dbc:	e7fe      	b.n	8001dbc <NMI_Handler+0x4>

08001dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc2:	e7fe      	b.n	8001dc2 <HardFault_Handler+0x4>

08001dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc8:	e7fe      	b.n	8001dc8 <MemManage_Handler+0x4>

08001dca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dce:	e7fe      	b.n	8001dce <BusFault_Handler+0x4>

08001dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <UsageFault_Handler+0x4>

08001dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e04:	f000 fb4e 	bl	80024a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e10:	4802      	ldr	r0, [pc, #8]	; (8001e1c <ADC1_2_IRQHandler+0x10>)
 8001e12:	f000 ff2f 	bl	8002c74 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000200 	.word	0x20000200

08001e20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e24:	4802      	ldr	r0, [pc, #8]	; (8001e30 <TIM2_IRQHandler+0x10>)
 8001e26:	f004 fb53 	bl	80064d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000077c 	.word	0x2000077c

08001e34 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001e38:	4802      	ldr	r0, [pc, #8]	; (8001e44 <I2C1_EV_IRQHandler+0x10>)
 8001e3a:	f002 fa36 	bl	80042aa <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200002d8 	.word	0x200002d8

08001e48 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001e4c:	4802      	ldr	r0, [pc, #8]	; (8001e58 <ADC3_IRQHandler+0x10>)
 8001e4e:	f000 ff11 	bl	8002c74 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	2000026c 	.word	0x2000026c

08001e5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return 1;
 8001e60:	2301      	movs	r3, #1
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <_kill>:

int _kill(int pid, int sig)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e76:	f006 f935 	bl	80080e4 <__errno>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2216      	movs	r2, #22
 8001e7e:	601a      	str	r2, [r3, #0]
  return -1;
 8001e80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <_exit>:

void _exit (int status)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff ffe7 	bl	8001e6c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e9e:	e7fe      	b.n	8001e9e <_exit+0x12>

08001ea0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	e00a      	b.n	8001ec8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001eb2:	f3af 8000 	nop.w
 8001eb6:	4601      	mov	r1, r0
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	1c5a      	adds	r2, r3, #1
 8001ebc:	60ba      	str	r2, [r7, #8]
 8001ebe:	b2ca      	uxtb	r2, r1
 8001ec0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697a      	ldr	r2, [r7, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	dbf0      	blt.n	8001eb2 <_read+0x12>
  }

  return len;
 8001ed0:	687b      	ldr	r3, [r7, #4]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3718      	adds	r7, #24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	e009      	b.n	8001f00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	60ba      	str	r2, [r7, #8]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	3301      	adds	r3, #1
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	dbf1      	blt.n	8001eec <_write+0x12>
  }
  return len;
 8001f08:	687b      	ldr	r3, [r7, #4]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <_close>:

int _close(int file)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
 8001f32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f3a:	605a      	str	r2, [r3, #4]
  return 0;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <_isatty>:

int _isatty(int file)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f52:	2301      	movs	r3, #1
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3714      	adds	r7, #20
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f84:	4a14      	ldr	r2, [pc, #80]	; (8001fd8 <_sbrk+0x5c>)
 8001f86:	4b15      	ldr	r3, [pc, #84]	; (8001fdc <_sbrk+0x60>)
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f90:	4b13      	ldr	r3, [pc, #76]	; (8001fe0 <_sbrk+0x64>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d102      	bne.n	8001f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <_sbrk+0x64>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <_sbrk+0x68>)
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9e:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d207      	bcs.n	8001fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fac:	f006 f89a 	bl	80080e4 <__errno>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fba:	e009      	b.n	8001fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <_sbrk+0x64>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fc2:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <_sbrk+0x64>)
 8001fcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20010000 	.word	0x20010000
 8001fdc:	00000400 	.word	0x00000400
 8001fe0:	20000778 	.word	0x20000778
 8001fe4:	20000c80 	.word	0x20000c80

08001fe8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <SystemInit+0x20>)
 8001fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff2:	4a05      	ldr	r2, [pc, #20]	; (8002008 <SystemInit+0x20>)
 8001ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002012:	f107 0310 	add.w	r3, r7, #16
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002020:	1d3b      	adds	r3, r7, #4
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800202a:	4b1e      	ldr	r3, [pc, #120]	; (80020a4 <MX_TIM2_Init+0x98>)
 800202c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002030:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 60-1;
 8002032:	4b1c      	ldr	r3, [pc, #112]	; (80020a4 <MX_TIM2_Init+0x98>)
 8002034:	223b      	movs	r2, #59	; 0x3b
 8002036:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002038:	4b1a      	ldr	r3, [pc, #104]	; (80020a4 <MX_TIM2_Init+0x98>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 800203e:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <MX_TIM2_Init+0x98>)
 8002040:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002044:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002046:	4b17      	ldr	r3, [pc, #92]	; (80020a4 <MX_TIM2_Init+0x98>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204c:	4b15      	ldr	r3, [pc, #84]	; (80020a4 <MX_TIM2_Init+0x98>)
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002052:	4814      	ldr	r0, [pc, #80]	; (80020a4 <MX_TIM2_Init+0x98>)
 8002054:	f003 fff8 	bl	8006048 <HAL_TIM_Base_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800205e:	f7ff fb99 	bl	8001794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002062:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002066:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002068:	f107 0310 	add.w	r3, r7, #16
 800206c:	4619      	mov	r1, r3
 800206e:	480d      	ldr	r0, [pc, #52]	; (80020a4 <MX_TIM2_Init+0x98>)
 8002070:	f004 fc84 	bl	800697c <HAL_TIM_ConfigClockSource>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800207a:	f7ff fb8b 	bl	8001794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	4619      	mov	r1, r3
 800208a:	4806      	ldr	r0, [pc, #24]	; (80020a4 <MX_TIM2_Init+0x98>)
 800208c:	f005 fa78 	bl	8007580 <HAL_TIMEx_MasterConfigSynchronization>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002096:	f7ff fb7d 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	3720      	adds	r7, #32
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	2000077c 	.word	0x2000077c

080020a8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	; 0x28
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ae:	f107 031c 	add.w	r3, r7, #28
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020ba:	463b      	mov	r3, r7
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
 80020c8:	615a      	str	r2, [r3, #20]
 80020ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020cc:	4b21      	ldr	r3, [pc, #132]	; (8002154 <MX_TIM4_Init+0xac>)
 80020ce:	4a22      	ldr	r2, [pc, #136]	; (8002158 <MX_TIM4_Init+0xb0>)
 80020d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 60-1;
 80020d2:	4b20      	ldr	r3, [pc, #128]	; (8002154 <MX_TIM4_Init+0xac>)
 80020d4:	223b      	movs	r2, #59	; 0x3b
 80020d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d8:	4b1e      	ldr	r3, [pc, #120]	; (8002154 <MX_TIM4_Init+0xac>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 140-1;
 80020de:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <MX_TIM4_Init+0xac>)
 80020e0:	228b      	movs	r2, #139	; 0x8b
 80020e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e4:	4b1b      	ldr	r3, [pc, #108]	; (8002154 <MX_TIM4_Init+0xac>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ea:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <MX_TIM4_Init+0xac>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020f0:	4818      	ldr	r0, [pc, #96]	; (8002154 <MX_TIM4_Init+0xac>)
 80020f2:	f004 f87d 	bl	80061f0 <HAL_TIM_PWM_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80020fc:	f7ff fb4a 	bl	8001794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002104:	2300      	movs	r3, #0
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002108:	f107 031c 	add.w	r3, r7, #28
 800210c:	4619      	mov	r1, r3
 800210e:	4811      	ldr	r0, [pc, #68]	; (8002154 <MX_TIM4_Init+0xac>)
 8002110:	f005 fa36 	bl	8007580 <HAL_TIMEx_MasterConfigSynchronization>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800211a:	f7ff fb3b 	bl	8001794 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800211e:	2360      	movs	r3, #96	; 0x60
 8002120:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800212e:	463b      	mov	r3, r7
 8002130:	2200      	movs	r2, #0
 8002132:	4619      	mov	r1, r3
 8002134:	4807      	ldr	r0, [pc, #28]	; (8002154 <MX_TIM4_Init+0xac>)
 8002136:	f004 fb0d 	bl	8006754 <HAL_TIM_PWM_ConfigChannel>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002140:	f7ff fb28 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002144:	4803      	ldr	r0, [pc, #12]	; (8002154 <MX_TIM4_Init+0xac>)
 8002146:	f000 f84d 	bl	80021e4 <HAL_TIM_MspPostInit>

}
 800214a:	bf00      	nop
 800214c:	3728      	adds	r7, #40	; 0x28
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20000838 	.word	0x20000838
 8002158:	40000800 	.word	0x40000800

0800215c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800216c:	d113      	bne.n	8002196 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <HAL_TIM_Base_MspInit+0x44>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	4a0b      	ldr	r2, [pc, #44]	; (80021a0 <HAL_TIM_Base_MspInit+0x44>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	61d3      	str	r3, [r2, #28]
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <HAL_TIM_Base_MspInit+0x44>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	201c      	movs	r0, #28
 800218c:	f001 fe0b 	bl	8003da6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002190:	201c      	movs	r0, #28
 8002192:	f001 fe24 	bl	8003dde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000

080021a4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0a      	ldr	r2, [pc, #40]	; (80021dc <HAL_TIM_PWM_MspInit+0x38>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d10b      	bne.n	80021ce <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	4a09      	ldr	r2, [pc, #36]	; (80021e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	61d3      	str	r3, [r2, #28]
 80021c2:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <HAL_TIM_PWM_MspInit+0x3c>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40000800 	.word	0x40000800
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 030c 	add.w	r3, r7, #12
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a11      	ldr	r2, [pc, #68]	; (8002248 <HAL_TIM_MspPostInit+0x64>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d11b      	bne.n	800223e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_TIM_MspPostInit+0x68>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_TIM_MspPostInit+0x68>)
 800220c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002210:	6153      	str	r3, [r2, #20]
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_TIM_MspPostInit+0x68>)
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800221e:	2340      	movs	r3, #64	; 0x40
 8002220:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800222e:	2302      	movs	r3, #2
 8002230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002232:	f107 030c 	add.w	r3, r7, #12
 8002236:	4619      	mov	r1, r3
 8002238:	4805      	ldr	r0, [pc, #20]	; (8002250 <HAL_TIM_MspPostInit+0x6c>)
 800223a:	f001 fdeb 	bl	8003e14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800223e:	bf00      	nop
 8002240:	3720      	adds	r7, #32
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40000800 	.word	0x40000800
 800224c:	40021000 	.word	0x40021000
 8002250:	48000400 	.word	0x48000400

08002254 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_USART2_UART_Init+0x58>)
 800225a:	4a15      	ldr	r2, [pc, #84]	; (80022b0 <MX_USART2_UART_Init+0x5c>)
 800225c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800225e:	4b13      	ldr	r3, [pc, #76]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002260:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002264:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_USART2_UART_Init+0x58>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_USART2_UART_Init+0x58>)
 800227a:	220c      	movs	r2, #12
 800227c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MX_USART2_UART_Init+0x58>)
 800228c:	2200      	movs	r2, #0
 800228e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002292:	2200      	movs	r2, #0
 8002294:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_USART2_UART_Init+0x58>)
 8002298:	f005 fa26 	bl	80076e8 <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022a2:	f7ff fa77 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200008f4 	.word	0x200008f4
 80022b0:	40004400 	.word	0x40004400

080022b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	; 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a17      	ldr	r2, [pc, #92]	; (8002330 <HAL_UART_MspInit+0x7c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d128      	bne.n	8002328 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	4a16      	ldr	r2, [pc, #88]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e0:	61d3      	str	r3, [r2, #28]
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ea:	613b      	str	r3, [r7, #16]
 80022ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ee:	4b11      	ldr	r3, [pc, #68]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	4a10      	ldr	r2, [pc, #64]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022f8:	6153      	str	r3, [r2, #20]
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_UART_MspInit+0x80>)
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002306:	230c      	movs	r3, #12
 8002308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002316:	2307      	movs	r3, #7
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231a:	f107 0314 	add.w	r3, r7, #20
 800231e:	4619      	mov	r1, r3
 8002320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002324:	f001 fd76 	bl	8003e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002328:	bf00      	nop
 800232a:	3728      	adds	r7, #40	; 0x28
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40004400 	.word	0x40004400
 8002334:	40021000 	.word	0x40021000

08002338 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800233c:	4b0f      	ldr	r3, [pc, #60]	; (800237c <MX_USB_PCD_Init+0x44>)
 800233e:	4a10      	ldr	r2, [pc, #64]	; (8002380 <MX_USB_PCD_Init+0x48>)
 8002340:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <MX_USB_PCD_Init+0x44>)
 8002344:	2208      	movs	r2, #8
 8002346:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002348:	4b0c      	ldr	r3, [pc, #48]	; (800237c <MX_USB_PCD_Init+0x44>)
 800234a:	2202      	movs	r2, #2
 800234c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <MX_USB_PCD_Init+0x44>)
 8002350:	2202      	movs	r2, #2
 8002352:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002354:	4b09      	ldr	r3, [pc, #36]	; (800237c <MX_USB_PCD_Init+0x44>)
 8002356:	2200      	movs	r2, #0
 8002358:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800235a:	4b08      	ldr	r3, [pc, #32]	; (800237c <MX_USB_PCD_Init+0x44>)
 800235c:	2200      	movs	r2, #0
 800235e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <MX_USB_PCD_Init+0x44>)
 8002362:	2200      	movs	r2, #0
 8002364:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002366:	4805      	ldr	r0, [pc, #20]	; (800237c <MX_USB_PCD_Init+0x44>)
 8002368:	f002 f8f4 	bl	8004554 <HAL_PCD_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8002372:	f7ff fa0f 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000097c 	.word	0x2000097c
 8002380:	40005c00 	.word	0x40005c00

08002384 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  if(pcdHandle->Instance==USB)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <HAL_PCD_MspInit+0x38>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d10b      	bne.n	80023ae <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <HAL_PCD_MspInit+0x3c>)
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	4a09      	ldr	r2, [pc, #36]	; (80023c0 <HAL_PCD_MspInit+0x3c>)
 800239c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80023a0:	61d3      	str	r3, [r2, #28]
 80023a2:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <HAL_PCD_MspInit+0x3c>)
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40005c00 	.word	0x40005c00
 80023c0:	40021000 	.word	0x40021000

080023c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80023c8:	f7ff fe0e 	bl	8001fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023cc:	480c      	ldr	r0, [pc, #48]	; (8002400 <LoopForever+0x6>)
  ldr r1, =_edata
 80023ce:	490d      	ldr	r1, [pc, #52]	; (8002404 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023d0:	4a0d      	ldr	r2, [pc, #52]	; (8002408 <LoopForever+0xe>)
  movs r3, #0
 80023d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d4:	e002      	b.n	80023dc <LoopCopyDataInit>

080023d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023da:	3304      	adds	r3, #4

080023dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e0:	d3f9      	bcc.n	80023d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023e2:	4a0a      	ldr	r2, [pc, #40]	; (800240c <LoopForever+0x12>)
  ldr r4, =_ebss
 80023e4:	4c0a      	ldr	r4, [pc, #40]	; (8002410 <LoopForever+0x16>)
  movs r3, #0
 80023e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e8:	e001      	b.n	80023ee <LoopFillZerobss>

080023ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023ec:	3204      	adds	r2, #4

080023ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f0:	d3fb      	bcc.n	80023ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023f2:	f005 fe7d 	bl	80080f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023f6:	f7ff f8e9 	bl	80015cc <main>

080023fa <LoopForever>:

LoopForever:
    b LoopForever
 80023fa:	e7fe      	b.n	80023fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002404:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002408:	0800c0cc 	.word	0x0800c0cc
  ldr r2, =_sbss
 800240c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002410:	20000c7c 	.word	0x20000c7c

08002414 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002414:	e7fe      	b.n	8002414 <ADC4_IRQHandler>
	...

08002418 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800241c:	4b08      	ldr	r3, [pc, #32]	; (8002440 <HAL_Init+0x28>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a07      	ldr	r2, [pc, #28]	; (8002440 <HAL_Init+0x28>)
 8002422:	f043 0310 	orr.w	r3, r3, #16
 8002426:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002428:	2003      	movs	r0, #3
 800242a:	f001 fcb1 	bl	8003d90 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800242e:	2000      	movs	r0, #0
 8002430:	f000 f808 	bl	8002444 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002434:	f7ff fc9c 	bl	8001d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40022000 	.word	0x40022000

08002444 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800244c:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_InitTick+0x54>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_InitTick+0x58>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4619      	mov	r1, r3
 8002456:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800245a:	fbb3 f3f1 	udiv	r3, r3, r1
 800245e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002462:	4618      	mov	r0, r3
 8002464:	f001 fcc9 	bl	8003dfa <HAL_SYSTICK_Config>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e00e      	b.n	8002490 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b0f      	cmp	r3, #15
 8002476:	d80a      	bhi.n	800248e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002478:	2200      	movs	r2, #0
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	f001 fc91 	bl	8003da6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002484:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <HAL_InitTick+0x5c>)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	e000      	b.n	8002490 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000008 	.word	0x20000008
 800249c:	20000010 	.word	0x20000010
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <HAL_IncTick+0x20>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <HAL_IncTick+0x24>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4413      	add	r3, r2
 80024b4:	4a04      	ldr	r2, [pc, #16]	; (80024c8 <HAL_IncTick+0x24>)
 80024b6:	6013      	str	r3, [r2, #0]
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	20000010 	.word	0x20000010
 80024c8:	20000c68 	.word	0x20000c68

080024cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <HAL_GetTick+0x14>)
 80024d2:	681b      	ldr	r3, [r3, #0]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000c68 	.word	0x20000c68

080024e4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024ec:	f7ff ffee 	bl	80024cc <HAL_GetTick>
 80024f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fc:	d005      	beq.n	800250a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024fe:	4b0a      	ldr	r3, [pc, #40]	; (8002528 <HAL_Delay+0x44>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800250a:	bf00      	nop
 800250c:	f7ff ffde 	bl	80024cc <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	429a      	cmp	r2, r3
 800251a:	d8f7      	bhi.n	800250c <HAL_Delay+0x28>
  {
  }
}
 800251c:	bf00      	nop
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000010 	.word	0x20000010

0800252c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <HAL_ADC_GetState>:
  *           " if (HAL_IS_BIT_SET(HAL_ADC_GetState(hadc1), HAL_ADC_STATE_AWD1)    ) "
  * @param  hadc ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Return ADC state */
  return hadc->State;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b0a2      	sub	sp, #136	; 0x88
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  __IO uint32_t wait_loop_index = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e210      	b.n	80029c4 <HAL_ADC_Init+0x444>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	f003 0310 	and.w	r3, r3, #16
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f040 808e 	bne.w	80026d2 <HAL_ADC_Init+0x152>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d169      	bne.n	8002692 <HAL_ADC_Init+0x112>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a92      	ldr	r2, [pc, #584]	; (8002824 <HAL_ADC_Init+0x2a4>)
 80025dc:	651a      	str	r2, [r3, #80]	; 0x50
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a91      	ldr	r2, [pc, #580]	; (8002828 <HAL_ADC_Init+0x2a8>)
 80025e2:	655a      	str	r2, [r3, #84]	; 0x54
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a91      	ldr	r2, [pc, #580]	; (800282c <HAL_ADC_Init+0x2ac>)
 80025e8:	659a      	str	r2, [r3, #88]	; 0x58
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a90      	ldr	r2, [pc, #576]	; (8002830 <HAL_ADC_Init+0x2b0>)
 80025ee:	65da      	str	r2, [r3, #92]	; 0x5c
    hadc->InjectedConvCpltCallback      = HAL_ADCEx_InjectedConvCpltCallback;       /* Legacy weak callback */
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a90      	ldr	r2, [pc, #576]	; (8002834 <HAL_ADC_Init+0x2b4>)
 80025f4:	661a      	str	r2, [r3, #96]	; 0x60
    
    if (hadc->MspInitCallback == NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d102      	bne.n	8002604 <HAL_ADC_Init+0x84>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a8d      	ldr	r2, [pc, #564]	; (8002838 <HAL_ADC_Init+0x2b8>)
 8002602:	665a      	str	r2, [r3, #100]	; 0x64
    }
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d13b      	bne.n	8002692 <HAL_ADC_Init+0x112>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f001 fa82 	bl	8003b24 <ADC_Disable>
 8002620:	4603      	mov	r3, r0
 8002622:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	2b00      	cmp	r3, #0
 8002630:	d12f      	bne.n	8002692 <HAL_ADC_Init+0x112>
 8002632:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002636:	2b00      	cmp	r3, #0
 8002638:	d12b      	bne.n	8002692 <HAL_ADC_Init+0x112>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002642:	f023 0302 	bic.w	r3, r3, #2
 8002646:	f043 0202 	orr.w	r2, r3, #2
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800265c:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800266c:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800266e:	4b73      	ldr	r3, [pc, #460]	; (800283c <HAL_ADC_Init+0x2bc>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a73      	ldr	r2, [pc, #460]	; (8002840 <HAL_ADC_Init+0x2c0>)
 8002674:	fba2 2303 	umull	r2, r3, r2, r3
 8002678:	0c9a      	lsrs	r2, r3, #18
 800267a:	4613      	mov	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4413      	add	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002684:	e002      	b.n	800268c <HAL_ADC_Init+0x10c>
          {
            wait_loop_index--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	3b01      	subs	r3, #1
 800268a:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f9      	bne.n	8002686 <HAL_ADC_Init+0x106>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d007      	beq.n	80026b0 <HAL_ADC_Init+0x130>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80026aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026ae:	d110      	bne.n	80026d2 <HAL_ADC_Init+0x152>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	f023 0312 	bic.w	r3, r3, #18
 80026b8:	f043 0210 	orr.w	r2, r3, #16
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c4:	f043 0201 	orr.w	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f003 0310 	and.w	r3, r3, #16
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f040 8165 	bne.w	80029aa <HAL_ADC_Init+0x42a>
 80026e0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f040 8160 	bne.w	80029aa <HAL_ADC_Init+0x42a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f040 8158 	bne.w	80029aa <HAL_ADC_Init+0x42a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002702:	f043 0202 	orr.w	r2, r3, #2
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002712:	d004      	beq.n	800271e <HAL_ADC_Init+0x19e>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a4a      	ldr	r2, [pc, #296]	; (8002844 <HAL_ADC_Init+0x2c4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d101      	bne.n	8002722 <HAL_ADC_Init+0x1a2>
 800271e:	4b4a      	ldr	r3, [pc, #296]	; (8002848 <HAL_ADC_Init+0x2c8>)
 8002720:	e000      	b.n	8002724 <HAL_ADC_Init+0x1a4>
 8002722:	4b4a      	ldr	r3, [pc, #296]	; (800284c <HAL_ADC_Init+0x2cc>)
 8002724:	67fb      	str	r3, [r7, #124]	; 0x7c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800272e:	d102      	bne.n	8002736 <HAL_ADC_Init+0x1b6>
 8002730:	4b44      	ldr	r3, [pc, #272]	; (8002844 <HAL_ADC_Init+0x2c4>)
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	e01a      	b.n	800276c <HAL_ADC_Init+0x1ec>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a42      	ldr	r2, [pc, #264]	; (8002844 <HAL_ADC_Init+0x2c4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d103      	bne.n	8002748 <HAL_ADC_Init+0x1c8>
 8002740:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	e011      	b.n	800276c <HAL_ADC_Init+0x1ec>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a40      	ldr	r2, [pc, #256]	; (8002850 <HAL_ADC_Init+0x2d0>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d102      	bne.n	8002758 <HAL_ADC_Init+0x1d8>
 8002752:	4b40      	ldr	r3, [pc, #256]	; (8002854 <HAL_ADC_Init+0x2d4>)
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	e009      	b.n	800276c <HAL_ADC_Init+0x1ec>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a3d      	ldr	r2, [pc, #244]	; (8002854 <HAL_ADC_Init+0x2d4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d102      	bne.n	8002768 <HAL_ADC_Init+0x1e8>
 8002762:	4b3b      	ldr	r3, [pc, #236]	; (8002850 <HAL_ADC_Init+0x2d0>)
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	e001      	b.n	800276c <HAL_ADC_Init+0x1ec>
 8002768:	2300      	movs	r3, #0
 800276a:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d108      	bne.n	800278c <HAL_ADC_Init+0x20c>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_ADC_Init+0x20c>
 8002788:	2301      	movs	r3, #1
 800278a:	e000      	b.n	800278e <HAL_ADC_Init+0x20e>
 800278c:	2300      	movs	r3, #0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d11c      	bne.n	80027cc <HAL_ADC_Init+0x24c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002792:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002794:	2b00      	cmp	r3, #0
 8002796:	d010      	beq.n	80027ba <HAL_ADC_Init+0x23a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d107      	bne.n	80027b4 <HAL_ADC_Init+0x234>
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_Init+0x234>
 80027b0:	2301      	movs	r3, #1
 80027b2:	e000      	b.n	80027b6 <HAL_ADC_Init+0x236>
 80027b4:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d108      	bne.n	80027cc <HAL_ADC_Init+0x24c>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80027ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027ca:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	7e5b      	ldrb	r3, [r3, #25]
 80027d0:	035b      	lsls	r3, r3, #13
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027d6:	2a01      	cmp	r2, #1
 80027d8:	d002      	beq.n	80027e0 <HAL_ADC_Init+0x260>
 80027da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027de:	e000      	b.n	80027e2 <HAL_ADC_Init+0x262>
 80027e0:	2200      	movs	r2, #0
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80027f4:	4313      	orrs	r3, r2
 80027f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d137      	bne.n	8002874 <HAL_ADC_Init+0x2f4>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	7e5b      	ldrb	r3, [r3, #25]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d125      	bne.n	8002858 <HAL_ADC_Init+0x2d8>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	3b01      	subs	r3, #1
 8002812:	045a      	lsls	r2, r3, #17
 8002814:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002818:	4313      	orrs	r3, r2
 800281a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002822:	e027      	b.n	8002874 <HAL_ADC_Init+0x2f4>
 8002824:	08001515 	.word	0x08001515
 8002828:	0800252d 	.word	0x0800252d
 800282c:	08002541 	.word	0x08002541
 8002830:	08002555 	.word	0x08002555
 8002834:	08003249 	.word	0x08003249
 8002838:	08001201 	.word	0x08001201
 800283c:	20000008 	.word	0x20000008
 8002840:	431bde83 	.word	0x431bde83
 8002844:	50000100 	.word	0x50000100
 8002848:	50000300 	.word	0x50000300
 800284c:	50000700 	.word	0x50000700
 8002850:	50000400 	.word	0x50000400
 8002854:	50000500 	.word	0x50000500
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002860:	f043 0220 	orr.w	r2, r3, #32
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286c:	f043 0201 	orr.w	r2, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002878:	2b01      	cmp	r3, #1
 800287a:	d048      	beq.n	800290e <HAL_ADC_Init+0x38e>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a52      	ldr	r2, [pc, #328]	; (80029cc <HAL_ADC_Init+0x44c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d004      	beq.n	8002890 <HAL_ADC_Init+0x310>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a51      	ldr	r2, [pc, #324]	; (80029d0 <HAL_ADC_Init+0x450>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d132      	bne.n	80028f6 <HAL_ADC_Init+0x376>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002898:	d02a      	beq.n	80028f0 <HAL_ADC_Init+0x370>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028a2:	d022      	beq.n	80028ea <HAL_ADC_Init+0x36a>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a8:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80028ac:	d01a      	beq.n	80028e4 <HAL_ADC_Init+0x364>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80028b6:	d012      	beq.n	80028de <HAL_ADC_Init+0x35e>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80028c0:	d00a      	beq.n	80028d8 <HAL_ADC_Init+0x358>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c6:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80028ca:	d002      	beq.n	80028d2 <HAL_ADC_Init+0x352>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	e015      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028d2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80028d6:	e012      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028d8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80028dc:	e00f      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028de:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80028e2:	e00c      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028e8:	e009      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028ea:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80028ee:	e006      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028f0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80028f4:	e003      	b.n	80028fe <HAL_ADC_Init+0x37e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002902:	4313      	orrs	r3, r2
 8002904:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002908:	4313      	orrs	r3, r2
 800290a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 030c 	and.w	r3, r3, #12
 8002918:	2b00      	cmp	r3, #0
 800291a:	d116      	bne.n	800294a <HAL_ADC_Init+0x3ca>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800292a:	f023 0302 	bic.w	r3, r3, #2
 800292e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	7e1b      	ldrb	r3, [r3, #24]
 8002934:	039a      	lsls	r2, r3, #14
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4313      	orrs	r3, r2
 8002940:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002944:	4313      	orrs	r3, r2
 8002946:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	4b20      	ldr	r3, [pc, #128]	; (80029d4 <HAL_ADC_Init+0x454>)
 8002952:	4013      	ands	r3, r2
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6812      	ldr	r2, [r2, #0]
 8002958:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800295c:	430b      	orrs	r3, r1
 800295e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d10c      	bne.n	8002982 <HAL_ADC_Init+0x402>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f023 010f 	bic.w	r1, r3, #15
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	1e5a      	subs	r2, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	631a      	str	r2, [r3, #48]	; 0x30
 8002980:	e007      	b.n	8002992 <HAL_ADC_Init+0x412>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 020f 	bic.w	r2, r2, #15
 8002990:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f023 0303 	bic.w	r3, r3, #3
 80029a0:	f043 0201 	orr.w	r2, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	641a      	str	r2, [r3, #64]	; 0x40
 80029a8:	e00a      	b.n	80029c0 <HAL_ADC_Init+0x440>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f023 0312 	bic.w	r3, r3, #18
 80029b2:	f043 0210 	orr.w	r2, r3, #16
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80029ba:	2301      	movs	r3, #1
 80029bc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80029c0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3788      	adds	r7, #136	; 0x88
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	50000400 	.word	0x50000400
 80029d0:	50000500 	.word	0x50000500
 80029d4:	fff0c007 	.word	0xfff0c007

080029d8 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 8123 	bne.w	8002c3a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_Start_IT+0x2a>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e11e      	b.n	8002c40 <HAL_ADC_Start_IT+0x268>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f001 f826 	bl	8003a5c <ADC_Enable>
 8002a10:	4603      	mov	r3, r0
 8002a12:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f040 810a 	bne.w	8002c30 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a38:	d004      	beq.n	8002a44 <HAL_ADC_Start_IT+0x6c>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a82      	ldr	r2, [pc, #520]	; (8002c48 <HAL_ADC_Start_IT+0x270>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d106      	bne.n	8002a52 <HAL_ADC_Start_IT+0x7a>
 8002a44:	4b81      	ldr	r3, [pc, #516]	; (8002c4c <HAL_ADC_Start_IT+0x274>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f003 031f 	and.w	r3, r3, #31
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d010      	beq.n	8002a72 <HAL_ADC_Start_IT+0x9a>
 8002a50:	e005      	b.n	8002a5e <HAL_ADC_Start_IT+0x86>
 8002a52:	4b7f      	ldr	r3, [pc, #508]	; (8002c50 <HAL_ADC_Start_IT+0x278>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d009      	beq.n	8002a72 <HAL_ADC_Start_IT+0x9a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a66:	d004      	beq.n	8002a72 <HAL_ADC_Start_IT+0x9a>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a79      	ldr	r2, [pc, #484]	; (8002c54 <HAL_ADC_Start_IT+0x27c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d115      	bne.n	8002a9e <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d036      	beq.n	8002afa <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002a9c:	e02d      	b.n	8002afa <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab2:	d004      	beq.n	8002abe <HAL_ADC_Start_IT+0xe6>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a63      	ldr	r2, [pc, #396]	; (8002c48 <HAL_ADC_Start_IT+0x270>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d10a      	bne.n	8002ad4 <HAL_ADC_Start_IT+0xfc>
 8002abe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf14      	ite	ne
 8002acc:	2301      	movne	r3, #1
 8002ace:	2300      	moveq	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e008      	b.n	8002ae6 <HAL_ADC_Start_IT+0x10e>
 8002ad4:	4b5f      	ldr	r3, [pc, #380]	; (8002c54 <HAL_ADC_Start_IT+0x27c>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	bf14      	ite	ne
 8002ae0:	2301      	movne	r3, #1
 8002ae2:	2300      	moveq	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d007      	beq.n	8002afa <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002af2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b06:	d106      	bne.n	8002b16 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f023 0206 	bic.w	r2, r3, #6
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	645a      	str	r2, [r3, #68]	; 0x44
 8002b14:	e002      	b.n	8002b1c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	221c      	movs	r2, #28
 8002b2a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d110      	bne.n	8002b56 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0204 	bic.w	r2, r2, #4
 8002b42:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0208 	orr.w	r2, r2, #8
 8002b52:	605a      	str	r2, [r3, #4]
          break;
 8002b54:	e008      	b.n	8002b68 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 020c 	orr.w	r2, r2, #12
 8002b64:	605a      	str	r2, [r3, #4]
          break;
 8002b66:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d107      	bne.n	8002b80 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0210 	bic.w	r2, r2, #16
 8002b7e:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b88:	d004      	beq.n	8002b94 <HAL_ADC_Start_IT+0x1bc>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a2e      	ldr	r2, [pc, #184]	; (8002c48 <HAL_ADC_Start_IT+0x270>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d106      	bne.n	8002ba2 <HAL_ADC_Start_IT+0x1ca>
 8002b94:	4b2d      	ldr	r3, [pc, #180]	; (8002c4c <HAL_ADC_Start_IT+0x274>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 031f 	and.w	r3, r3, #31
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d03e      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002ba0:	e005      	b.n	8002bae <HAL_ADC_Start_IT+0x1d6>
 8002ba2:	4b2b      	ldr	r3, [pc, #172]	; (8002c50 <HAL_ADC_Start_IT+0x278>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d037      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bb6:	d004      	beq.n	8002bc2 <HAL_ADC_Start_IT+0x1ea>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a22      	ldr	r2, [pc, #136]	; (8002c48 <HAL_ADC_Start_IT+0x270>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d106      	bne.n	8002bd0 <HAL_ADC_Start_IT+0x1f8>
 8002bc2:	4b22      	ldr	r3, [pc, #136]	; (8002c4c <HAL_ADC_Start_IT+0x274>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 031f 	and.w	r3, r3, #31
 8002bca:	2b05      	cmp	r3, #5
 8002bcc:	d027      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002bce:	e005      	b.n	8002bdc <HAL_ADC_Start_IT+0x204>
 8002bd0:	4b1f      	ldr	r3, [pc, #124]	; (8002c50 <HAL_ADC_Start_IT+0x278>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	2b05      	cmp	r3, #5
 8002bda:	d020      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002be4:	d004      	beq.n	8002bf0 <HAL_ADC_Start_IT+0x218>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a17      	ldr	r2, [pc, #92]	; (8002c48 <HAL_ADC_Start_IT+0x270>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d106      	bne.n	8002bfe <HAL_ADC_Start_IT+0x226>
 8002bf0:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_ADC_Start_IT+0x274>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 031f 	and.w	r3, r3, #31
 8002bf8:	2b09      	cmp	r3, #9
 8002bfa:	d010      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002bfc:	e005      	b.n	8002c0a <HAL_ADC_Start_IT+0x232>
 8002bfe:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <HAL_ADC_Start_IT+0x278>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 031f 	and.w	r3, r3, #31
 8002c06:	2b09      	cmp	r3, #9
 8002c08:	d009      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c12:	d004      	beq.n	8002c1e <HAL_ADC_Start_IT+0x246>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0e      	ldr	r2, [pc, #56]	; (8002c54 <HAL_ADC_Start_IT+0x27c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d10f      	bne.n	8002c3e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0204 	orr.w	r2, r2, #4
 8002c2c:	609a      	str	r2, [r3, #8]
 8002c2e:	e006      	b.n	8002c3e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c38:	e001      	b.n	8002c3e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	50000100 	.word	0x50000100
 8002c4c:	50000300 	.word	0x50000300
 8002c50:	50000700 	.word	0x50000700
 8002c54:	50000400 	.word	0x50000400

08002c58 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
	...

08002c74 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002c84:	2300      	movs	r3, #0
 8002c86:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d004      	beq.n	8002cac <HAL_ADC_IRQHandler+0x38>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10b      	bne.n	8002cc4 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 80bd 	beq.w	8002e32 <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 80b7 	beq.w	8002e32 <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	f003 0310 	and.w	r3, r3, #16
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d105      	bne.n	8002cdc <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ce4:	d004      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0x7c>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a90      	ldr	r2, [pc, #576]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d106      	bne.n	8002cfe <HAL_ADC_IRQHandler+0x8a>
 8002cf0:	4b8f      	ldr	r3, [pc, #572]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d03e      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002cfc:	e005      	b.n	8002d0a <HAL_ADC_IRQHandler+0x96>
 8002cfe:	4b8d      	ldr	r3, [pc, #564]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 031f 	and.w	r3, r3, #31
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d037      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d12:	d004      	beq.n	8002d1e <HAL_ADC_IRQHandler+0xaa>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a84      	ldr	r2, [pc, #528]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d106      	bne.n	8002d2c <HAL_ADC_IRQHandler+0xb8>
 8002d1e:	4b84      	ldr	r3, [pc, #528]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 031f 	and.w	r3, r3, #31
 8002d26:	2b05      	cmp	r3, #5
 8002d28:	d027      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d2a:	e005      	b.n	8002d38 <HAL_ADC_IRQHandler+0xc4>
 8002d2c:	4b81      	ldr	r3, [pc, #516]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 031f 	and.w	r3, r3, #31
 8002d34:	2b05      	cmp	r3, #5
 8002d36:	d020      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d40:	d004      	beq.n	8002d4c <HAL_ADC_IRQHandler+0xd8>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a79      	ldr	r2, [pc, #484]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d106      	bne.n	8002d5a <HAL_ADC_IRQHandler+0xe6>
 8002d4c:	4b78      	ldr	r3, [pc, #480]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 031f 	and.w	r3, r3, #31
 8002d54:	2b09      	cmp	r3, #9
 8002d56:	d010      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d58:	e005      	b.n	8002d66 <HAL_ADC_IRQHandler+0xf2>
 8002d5a:	4b76      	ldr	r3, [pc, #472]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 031f 	and.w	r3, r3, #31
 8002d62:	2b09      	cmp	r3, #9
 8002d64:	d009      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d6e:	d004      	beq.n	8002d7a <HAL_ADC_IRQHandler+0x106>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a70      	ldr	r2, [pc, #448]	; (8002f38 <HAL_ADC_IRQHandler+0x2c4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d104      	bne.n	8002d84 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	e00f      	b.n	8002da4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d8c:	d004      	beq.n	8002d98 <HAL_ADC_IRQHandler+0x124>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a66      	ldr	r2, [pc, #408]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d102      	bne.n	8002d9e <HAL_ADC_IRQHandler+0x12a>
 8002d98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d9c:	e000      	b.n	8002da0 <HAL_ADC_IRQHandler+0x12c>
 8002d9e:	4b66      	ldr	r3, [pc, #408]	; (8002f38 <HAL_ADC_IRQHandler+0x2c4>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d137      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d132      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d02d      	beq.n	8002e22 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d11a      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 020c 	bic.w	r2, r2, #12
 8002de2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d112      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f043 0201 	orr.w	r2, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40
 8002e08:	e00b      	b.n	8002e22 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f043 0210 	orr.w	r2, r3, #16
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1a:	f043 0201 	orr.w	r2, r3, #1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	645a      	str	r2, [r3, #68]	; 0x44
    /* Conversion complete callback */
    /* Note: into callback, to determine if conversion has been triggered     */
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	4798      	blx	r3
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	220c      	movs	r2, #12
 8002e30:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	f003 0320 	and.w	r3, r3, #32
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d004      	beq.n	8002e46 <HAL_ADC_IRQHandler+0x1d2>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 0320 	and.w	r3, r3, #32
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10b      	bne.n	8002e5e <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 8138 	beq.w	80030c2 <HAL_ADC_IRQHandler+0x44e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 8132 	beq.w	80030c2 <HAL_ADC_IRQHandler+0x44e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e72:	d004      	beq.n	8002e7e <HAL_ADC_IRQHandler+0x20a>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2c      	ldr	r2, [pc, #176]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d106      	bne.n	8002e8c <HAL_ADC_IRQHandler+0x218>
 8002e7e:	4b2c      	ldr	r3, [pc, #176]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 031f 	and.w	r3, r3, #31
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d03e      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002e8a:	e005      	b.n	8002e98 <HAL_ADC_IRQHandler+0x224>
 8002e8c:	4b29      	ldr	r3, [pc, #164]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d037      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ea0:	d004      	beq.n	8002eac <HAL_ADC_IRQHandler+0x238>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a21      	ldr	r2, [pc, #132]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d106      	bne.n	8002eba <HAL_ADC_IRQHandler+0x246>
 8002eac:	4b20      	ldr	r3, [pc, #128]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	2b05      	cmp	r3, #5
 8002eb6:	d027      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002eb8:	e005      	b.n	8002ec6 <HAL_ADC_IRQHandler+0x252>
 8002eba:	4b1e      	ldr	r3, [pc, #120]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	2b05      	cmp	r3, #5
 8002ec4:	d020      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ece:	d004      	beq.n	8002eda <HAL_ADC_IRQHandler+0x266>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a15      	ldr	r2, [pc, #84]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d106      	bne.n	8002ee8 <HAL_ADC_IRQHandler+0x274>
 8002eda:	4b15      	ldr	r3, [pc, #84]	; (8002f30 <HAL_ADC_IRQHandler+0x2bc>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 031f 	and.w	r3, r3, #31
 8002ee2:	2b09      	cmp	r3, #9
 8002ee4:	d010      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002ee6:	e005      	b.n	8002ef4 <HAL_ADC_IRQHandler+0x280>
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_ADC_IRQHandler+0x2c0>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 031f 	and.w	r3, r3, #31
 8002ef0:	2b09      	cmp	r3, #9
 8002ef2:	d009      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002efc:	d004      	beq.n	8002f08 <HAL_ADC_IRQHandler+0x294>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a0d      	ldr	r2, [pc, #52]	; (8002f38 <HAL_ADC_IRQHandler+0x2c4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d104      	bne.n	8002f12 <HAL_ADC_IRQHandler+0x29e>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	e017      	b.n	8002f42 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f1a:	d004      	beq.n	8002f26 <HAL_ADC_IRQHandler+0x2b2>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a02      	ldr	r2, [pc, #8]	; (8002f2c <HAL_ADC_IRQHandler+0x2b8>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d10a      	bne.n	8002f3c <HAL_ADC_IRQHandler+0x2c8>
 8002f26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f2a:	e008      	b.n	8002f3e <HAL_ADC_IRQHandler+0x2ca>
 8002f2c:	50000100 	.word	0x50000100
 8002f30:	50000300 	.word	0x50000300
 8002f34:	50000700 	.word	0x50000700
 8002f38:	50000400 	.word	0x50000400
 8002f3c:	4b93      	ldr	r3, [pc, #588]	; (800318c <HAL_ADC_IRQHandler+0x518>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f48:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f040 80b0 	bne.w	80030b2 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00d      	beq.n	8002f78 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 80a3 	bne.w	80030b2 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f040 809d 	bne.w	80030b2 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 8097 	beq.w	80030b2 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f8c:	d004      	beq.n	8002f98 <HAL_ADC_IRQHandler+0x324>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a7f      	ldr	r2, [pc, #508]	; (8003190 <HAL_ADC_IRQHandler+0x51c>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d106      	bne.n	8002fa6 <HAL_ADC_IRQHandler+0x332>
 8002f98:	4b7e      	ldr	r3, [pc, #504]	; (8003194 <HAL_ADC_IRQHandler+0x520>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 031f 	and.w	r3, r3, #31
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d03e      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8002fa4:	e005      	b.n	8002fb2 <HAL_ADC_IRQHandler+0x33e>
 8002fa6:	4b7c      	ldr	r3, [pc, #496]	; (8003198 <HAL_ADC_IRQHandler+0x524>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 031f 	and.w	r3, r3, #31
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d037      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fba:	d004      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x352>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a73      	ldr	r2, [pc, #460]	; (8003190 <HAL_ADC_IRQHandler+0x51c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d106      	bne.n	8002fd4 <HAL_ADC_IRQHandler+0x360>
 8002fc6:	4b73      	ldr	r3, [pc, #460]	; (8003194 <HAL_ADC_IRQHandler+0x520>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 031f 	and.w	r3, r3, #31
 8002fce:	2b06      	cmp	r3, #6
 8002fd0:	d027      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8002fd2:	e005      	b.n	8002fe0 <HAL_ADC_IRQHandler+0x36c>
 8002fd4:	4b70      	ldr	r3, [pc, #448]	; (8003198 <HAL_ADC_IRQHandler+0x524>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 031f 	and.w	r3, r3, #31
 8002fdc:	2b06      	cmp	r3, #6
 8002fde:	d020      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fe8:	d004      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x380>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a68      	ldr	r2, [pc, #416]	; (8003190 <HAL_ADC_IRQHandler+0x51c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d106      	bne.n	8003002 <HAL_ADC_IRQHandler+0x38e>
 8002ff4:	4b67      	ldr	r3, [pc, #412]	; (8003194 <HAL_ADC_IRQHandler+0x520>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	2b07      	cmp	r3, #7
 8002ffe:	d010      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8003000:	e005      	b.n	800300e <HAL_ADC_IRQHandler+0x39a>
 8003002:	4b65      	ldr	r3, [pc, #404]	; (8003198 <HAL_ADC_IRQHandler+0x524>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 031f 	and.w	r3, r3, #31
 800300a:	2b07      	cmp	r3, #7
 800300c:	d009      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003016:	d004      	beq.n	8003022 <HAL_ADC_IRQHandler+0x3ae>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a5b      	ldr	r2, [pc, #364]	; (800318c <HAL_ADC_IRQHandler+0x518>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d104      	bne.n	800302c <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	617b      	str	r3, [r7, #20]
 800302a:	e00f      	b.n	800304c <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003034:	d004      	beq.n	8003040 <HAL_ADC_IRQHandler+0x3cc>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a55      	ldr	r2, [pc, #340]	; (8003190 <HAL_ADC_IRQHandler+0x51c>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d102      	bne.n	8003046 <HAL_ADC_IRQHandler+0x3d2>
 8003040:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003044:	e000      	b.n	8003048 <HAL_ADC_IRQHandler+0x3d4>
 8003046:	4b51      	ldr	r3, [pc, #324]	; (800318c <HAL_ADC_IRQHandler+0x518>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d12d      	bne.n	80030b2 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b00      	cmp	r3, #0
 8003062:	d11a      	bne.n	800309a <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003072:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d112      	bne.n	80030b2 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	f043 0201 	orr.w	r2, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	641a      	str	r2, [r3, #64]	; 0x40
 8003098:	e00b      	b.n	80030b2 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f043 0210 	orr.w	r2, r3, #16
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030aa:	f043 0201 	orr.w	r2, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Conversion complete callback */
    /* Note: into callback, to determine if conversion has been triggered     */
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2260      	movs	r2, #96	; 0x60
 80030c0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d012      	beq.n	80030f2 <HAL_ADC_IRQHandler+0x47e>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00d      	beq.n	80030f2 <HAL_ADC_IRQHandler+0x47e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	4798      	blx	r3
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2280      	movs	r2, #128	; 0x80
 80030f0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d012      	beq.n	8003122 <HAL_ADC_IRQHandler+0x4ae>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00d      	beq.n	8003122 <HAL_ADC_IRQHandler+0x4ae>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f8ac 	bl	8003270 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003120:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003128:	2b00      	cmp	r3, #0
 800312a:	d012      	beq.n	8003152 <HAL_ADC_IRQHandler+0x4de>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <HAL_ADC_IRQHandler+0x4de>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f89e 	bl	8003284 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003150:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	d050      	beq.n	80031fe <HAL_ADC_IRQHandler+0x58a>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f003 0310 	and.w	r3, r3, #16
 8003162:	2b00      	cmp	r3, #0
 8003164:	d04b      	beq.n	80031fe <HAL_ADC_IRQHandler+0x58a>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800316a:	2b01      	cmp	r3, #1
 800316c:	d102      	bne.n	8003174 <HAL_ADC_IRQHandler+0x500>
    {
      overrun_error = 1U;
 800316e:	2301      	movs	r3, #1
 8003170:	61fb      	str	r3, [r7, #28]
 8003172:	e02d      	b.n	80031d0 <HAL_ADC_IRQHandler+0x55c>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800317c:	d004      	beq.n	8003188 <HAL_ADC_IRQHandler+0x514>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a03      	ldr	r2, [pc, #12]	; (8003190 <HAL_ADC_IRQHandler+0x51c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d109      	bne.n	800319c <HAL_ADC_IRQHandler+0x528>
 8003188:	4b02      	ldr	r3, [pc, #8]	; (8003194 <HAL_ADC_IRQHandler+0x520>)
 800318a:	e008      	b.n	800319e <HAL_ADC_IRQHandler+0x52a>
 800318c:	50000400 	.word	0x50000400
 8003190:	50000100 	.word	0x50000100
 8003194:	50000300 	.word	0x50000300
 8003198:	50000700 	.word	0x50000700
 800319c:	4b29      	ldr	r3, [pc, #164]	; (8003244 <HAL_ADC_IRQHandler+0x5d0>)
 800319e:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 031f 	and.w	r3, r3, #31
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d109      	bne.n	80031c0 <HAL_ADC_IRQHandler+0x54c>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d10a      	bne.n	80031d0 <HAL_ADC_IRQHandler+0x55c>
        {
          overrun_error = 1U;  
 80031ba:	2301      	movs	r3, #1
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	e007      	b.n	80031d0 <HAL_ADC_IRQHandler+0x55c>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_ADC_IRQHandler+0x55c>
        {
          overrun_error = 1U;  
 80031cc:	2301      	movs	r3, #1
 80031ce:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d10f      	bne.n	80031f6 <HAL_ADC_IRQHandler+0x582>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	f043 0202 	orr.w	r2, r3, #2
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	4798      	blx	r3
      HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2210      	movs	r2, #16
 80031fc:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003204:	2b00      	cmp	r3, #0
 8003206:	d018      	beq.n	800323a <HAL_ADC_IRQHandler+0x5c6>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800320e:	2b00      	cmp	r3, #0
 8003210:	d013      	beq.n	800323a <HAL_ADC_IRQHandler+0x5c6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	f043 0208 	orr.w	r2, r3, #8
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003232:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f811 	bl	800325c <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800323a:	bf00      	nop
 800323c:	3720      	adds	r7, #32
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	50000700 	.word	0x50000700

08003248 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003298:	b480      	push	{r7}
 800329a:	b0a3      	sub	sp, #140	; 0x8c
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x22>
 80032b6:	2302      	movs	r3, #2
 80032b8:	e2ce      	b.n	8003858 <HAL_ADC_ConfigChannel+0x5c0>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f040 82b2 	bne.w	8003836 <HAL_ADC_ConfigChannel+0x59e>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d81c      	bhi.n	8003314 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4413      	add	r3, r2
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	461a      	mov	r2, r3
 80032ee:	231f      	movs	r3, #31
 80032f0:	4093      	lsls	r3, r2
 80032f2:	43db      	mvns	r3, r3
 80032f4:	4019      	ands	r1, r3
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4413      	add	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	fa00 f203 	lsl.w	r2, r0, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	631a      	str	r2, [r3, #48]	; 0x30
 8003312:	e063      	b.n	80033dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b09      	cmp	r3, #9
 800331a:	d81e      	bhi.n	800335a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	3b1e      	subs	r3, #30
 8003330:	221f      	movs	r2, #31
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43db      	mvns	r3, r3
 8003338:	4019      	ands	r1, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	4413      	add	r3, r2
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	3b1e      	subs	r3, #30
 800334c:	fa00 f203 	lsl.w	r2, r0, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	635a      	str	r2, [r3, #52]	; 0x34
 8003358:	e040      	b.n	80033dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b0e      	cmp	r3, #14
 8003360:	d81e      	bhi.n	80033a0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	3b3c      	subs	r3, #60	; 0x3c
 8003376:	221f      	movs	r2, #31
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43db      	mvns	r3, r3
 800337e:	4019      	ands	r1, r3
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	6818      	ldr	r0, [r3, #0]
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	4413      	add	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	3b3c      	subs	r3, #60	; 0x3c
 8003392:	fa00 f203 	lsl.w	r2, r0, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	639a      	str	r2, [r3, #56]	; 0x38
 800339e:	e01d      	b.n	80033dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	4413      	add	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	3b5a      	subs	r3, #90	; 0x5a
 80033b4:	221f      	movs	r2, #31
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43db      	mvns	r3, r3
 80033bc:	4019      	ands	r1, r3
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	6818      	ldr	r0, [r3, #0]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	4413      	add	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	3b5a      	subs	r3, #90	; 0x5a
 80033d0:	fa00 f203 	lsl.w	r2, r0, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 030c 	and.w	r3, r3, #12
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f040 80e9 	bne.w	80035be <HAL_ADC_ConfigChannel+0x326>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b09      	cmp	r3, #9
 80033f2:	d91c      	bls.n	800342e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6999      	ldr	r1, [r3, #24]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	4613      	mov	r3, r2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4413      	add	r3, r2
 8003404:	3b1e      	subs	r3, #30
 8003406:	2207      	movs	r2, #7
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	43db      	mvns	r3, r3
 800340e:	4019      	ands	r1, r3
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	6898      	ldr	r0, [r3, #8]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	3b1e      	subs	r3, #30
 8003420:	fa00 f203 	lsl.w	r2, r0, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	619a      	str	r2, [r3, #24]
 800342c:	e019      	b.n	8003462 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6959      	ldr	r1, [r3, #20]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4613      	mov	r3, r2
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	4413      	add	r3, r2
 800343e:	2207      	movs	r2, #7
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	4019      	ands	r1, r3
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	6898      	ldr	r0, [r3, #8]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4613      	mov	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	4413      	add	r3, r2
 8003456:	fa00 f203 	lsl.w	r2, r0, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	695a      	ldr	r2, [r3, #20]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	08db      	lsrs	r3, r3, #3
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	3b01      	subs	r3, #1
 8003482:	2b03      	cmp	r3, #3
 8003484:	d852      	bhi.n	800352c <HAL_ADC_ConfigChannel+0x294>
 8003486:	a201      	add	r2, pc, #4	; (adr r2, 800348c <HAL_ADC_ConfigChannel+0x1f4>)
 8003488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348c:	0800349d 	.word	0x0800349d
 8003490:	080034c1 	.word	0x080034c1
 8003494:	080034e5 	.word	0x080034e5
 8003498:	08003509 	.word	0x08003509
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034a2:	4b9c      	ldr	r3, [pc, #624]	; (8003714 <HAL_ADC_ConfigChannel+0x47c>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	6812      	ldr	r2, [r2, #0]
 80034aa:	0691      	lsls	r1, r2, #26
 80034ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80034b0:	430a      	orrs	r2, r1
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80034bc:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80034be:	e081      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x32c>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80034c6:	4b93      	ldr	r3, [pc, #588]	; (8003714 <HAL_ADC_ConfigChannel+0x47c>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	0691      	lsls	r1, r2, #26
 80034d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80034d4:	430a      	orrs	r2, r1
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80034e0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80034e2:	e06f      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x32c>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80034ea:	4b8a      	ldr	r3, [pc, #552]	; (8003714 <HAL_ADC_ConfigChannel+0x47c>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	0691      	lsls	r1, r2, #26
 80034f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80034f8:	430a      	orrs	r2, r1
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003504:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003506:	e05d      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x32c>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800350e:	4b81      	ldr	r3, [pc, #516]	; (8003714 <HAL_ADC_ConfigChannel+0x47c>)
 8003510:	4013      	ands	r3, r2
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	0691      	lsls	r1, r2, #26
 8003518:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800351c:	430a      	orrs	r2, r1
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003528:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800352a:	e04b      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x32c>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003532:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	069b      	lsls	r3, r3, #26
 800353c:	429a      	cmp	r2, r3
 800353e:	d107      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x2b8>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800354e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003556:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	069b      	lsls	r3, r3, #26
 8003560:	429a      	cmp	r2, r3
 8003562:	d107      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x2dc>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003572:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800357a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	069b      	lsls	r3, r3, #26
 8003584:	429a      	cmp	r2, r3
 8003586:	d107      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x300>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003596:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	069b      	lsls	r3, r3, #26
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d10a      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x32a>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80035ba:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80035bc:	e001      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x32a>
    }

  }
 80035be:	bf00      	nop
 80035c0:	e000      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x32c>
      break;
 80035c2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d108      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x34c>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d101      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x34c>
 80035e0:	2301      	movs	r3, #1
 80035e2:	e000      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x34e>
 80035e4:	2300      	movs	r3, #0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f040 8130 	bne.w	800384c <HAL_ADC_ConfigChannel+0x5b4>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d00f      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x37c>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2201      	movs	r2, #1
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43da      	mvns	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	400a      	ands	r2, r1
 800360e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003612:	e049      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x410>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2201      	movs	r2, #1
 8003622:	409a      	lsls	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b09      	cmp	r3, #9
 8003634:	d91c      	bls.n	8003670 <HAL_ADC_ConfigChannel+0x3d8>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6999      	ldr	r1, [r3, #24]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	4413      	add	r3, r2
 8003646:	3b1b      	subs	r3, #27
 8003648:	2207      	movs	r2, #7
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43db      	mvns	r3, r3
 8003650:	4019      	ands	r1, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	6898      	ldr	r0, [r3, #8]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4613      	mov	r3, r2
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	4413      	add	r3, r2
 8003660:	3b1b      	subs	r3, #27
 8003662:	fa00 f203 	lsl.w	r2, r0, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	619a      	str	r2, [r3, #24]
 800366e:	e01b      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x410>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6959      	ldr	r1, [r3, #20]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	1c5a      	adds	r2, r3, #1
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	2207      	movs	r2, #7
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	43db      	mvns	r3, r3
 800368a:	4019      	ands	r1, r3
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	6898      	ldr	r0, [r3, #8]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	1c5a      	adds	r2, r3, #1
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	fa00 f203 	lsl.w	r2, r0, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036b0:	d004      	beq.n	80036bc <HAL_ADC_ConfigChannel+0x424>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a18      	ldr	r2, [pc, #96]	; (8003718 <HAL_ADC_ConfigChannel+0x480>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d101      	bne.n	80036c0 <HAL_ADC_ConfigChannel+0x428>
 80036bc:	4b17      	ldr	r3, [pc, #92]	; (800371c <HAL_ADC_ConfigChannel+0x484>)
 80036be:	e000      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x42a>
 80036c0:	4b17      	ldr	r3, [pc, #92]	; (8003720 <HAL_ADC_ConfigChannel+0x488>)
 80036c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b10      	cmp	r3, #16
 80036ca:	d105      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x440>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80036cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d015      	beq.n	8003704 <HAL_ADC_ConfigChannel+0x46c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80036dc:	2b11      	cmp	r3, #17
 80036de:	d105      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x454>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80036e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00b      	beq.n	8003704 <HAL_ADC_ConfigChannel+0x46c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80036f0:	2b12      	cmp	r3, #18
 80036f2:	f040 80ab 	bne.w	800384c <HAL_ADC_ConfigChannel+0x5b4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80036f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f040 80a4 	bne.w	800384c <HAL_ADC_ConfigChannel+0x5b4>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800370c:	d10a      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x48c>
 800370e:	4b02      	ldr	r3, [pc, #8]	; (8003718 <HAL_ADC_ConfigChannel+0x480>)
 8003710:	613b      	str	r3, [r7, #16]
 8003712:	e022      	b.n	800375a <HAL_ADC_ConfigChannel+0x4c2>
 8003714:	83fff000 	.word	0x83fff000
 8003718:	50000100 	.word	0x50000100
 800371c:	50000300 	.word	0x50000300
 8003720:	50000700 	.word	0x50000700
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a4e      	ldr	r2, [pc, #312]	; (8003864 <HAL_ADC_ConfigChannel+0x5cc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d103      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x49e>
 800372e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	e011      	b.n	800375a <HAL_ADC_ConfigChannel+0x4c2>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a4b      	ldr	r2, [pc, #300]	; (8003868 <HAL_ADC_ConfigChannel+0x5d0>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d102      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x4ae>
 8003740:	4b4a      	ldr	r3, [pc, #296]	; (800386c <HAL_ADC_ConfigChannel+0x5d4>)
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	e009      	b.n	800375a <HAL_ADC_ConfigChannel+0x4c2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a48      	ldr	r2, [pc, #288]	; (800386c <HAL_ADC_ConfigChannel+0x5d4>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d102      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x4be>
 8003750:	4b45      	ldr	r3, [pc, #276]	; (8003868 <HAL_ADC_ConfigChannel+0x5d0>)
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	e001      	b.n	800375a <HAL_ADC_ConfigChannel+0x4c2>
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	2b01      	cmp	r3, #1
 8003766:	d108      	bne.n	800377a <HAL_ADC_ConfigChannel+0x4e2>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_ADC_ConfigChannel+0x4e2>
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_ADC_ConfigChannel+0x4e4>
 800377a:	2300      	movs	r3, #0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d150      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x58a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003780:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003782:	2b00      	cmp	r3, #0
 8003784:	d010      	beq.n	80037a8 <HAL_ADC_ConfigChannel+0x510>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 0303 	and.w	r3, r3, #3
 800378e:	2b01      	cmp	r3, #1
 8003790:	d107      	bne.n	80037a2 <HAL_ADC_ConfigChannel+0x50a>
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_ADC_ConfigChannel+0x50a>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x50c>
 80037a2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d13c      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x58a>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d11d      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x554>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037b8:	d118      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x554>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80037ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80037c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037c4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037c6:	4b2a      	ldr	r3, [pc, #168]	; (8003870 <HAL_ADC_ConfigChannel+0x5d8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a2a      	ldr	r2, [pc, #168]	; (8003874 <HAL_ADC_ConfigChannel+0x5dc>)
 80037cc:	fba2 2303 	umull	r2, r3, r2, r3
 80037d0:	0c9a      	lsrs	r2, r3, #18
 80037d2:	4613      	mov	r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	4413      	add	r3, r2
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80037dc:	e002      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x54c>
          {
            wait_loop_index--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	3b01      	subs	r3, #1
 80037e2:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1f9      	bne.n	80037de <HAL_ADC_ConfigChannel+0x546>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80037ea:	e02e      	b.n	800384a <HAL_ADC_ConfigChannel+0x5b2>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2b11      	cmp	r3, #17
 80037f2:	d10b      	bne.n	800380c <HAL_ADC_ConfigChannel+0x574>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037fc:	d106      	bne.n	800380c <HAL_ADC_ConfigChannel+0x574>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80037fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003806:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003808:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800380a:	e01e      	b.n	800384a <HAL_ADC_ConfigChannel+0x5b2>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b12      	cmp	r3, #18
 8003812:	d11a      	bne.n	800384a <HAL_ADC_ConfigChannel+0x5b2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003814:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800381c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800381e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003820:	e013      	b.n	800384a <HAL_ADC_ConfigChannel+0x5b2>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f043 0220 	orr.w	r2, r3, #32
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8003834:	e00a      	b.n	800384c <HAL_ADC_ConfigChannel+0x5b4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	f043 0220 	orr.w	r2, r3, #32
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8003848:	e000      	b.n	800384c <HAL_ADC_ConfigChannel+0x5b4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800384a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003854:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8003858:	4618      	mov	r0, r3
 800385a:	378c      	adds	r7, #140	; 0x8c
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	50000100 	.word	0x50000100
 8003868:	50000400 	.word	0x50000400
 800386c:	50000500 	.word	0x50000500
 8003870:	20000008 	.word	0x20000008
 8003874:	431bde83 	.word	0x431bde83

08003878 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003878:	b480      	push	{r7}
 800387a:	b0a1      	sub	sp, #132	; 0x84
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003882:	2300      	movs	r3, #0
 8003884:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003890:	d102      	bne.n	8003898 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003892:	4b6d      	ldr	r3, [pc, #436]	; (8003a48 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	e01a      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a6a      	ldr	r2, [pc, #424]	; (8003a48 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d103      	bne.n	80038aa <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80038a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	e011      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a67      	ldr	r2, [pc, #412]	; (8003a4c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d102      	bne.n	80038ba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80038b4:	4b66      	ldr	r3, [pc, #408]	; (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	e009      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a64      	ldr	r2, [pc, #400]	; (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d102      	bne.n	80038ca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80038c4:	4b61      	ldr	r3, [pc, #388]	; (8003a4c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e001      	b.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80038ca:	2300      	movs	r3, #0
 80038cc:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0b0      	b.n	8003a3a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d101      	bne.n	80038e6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80038e2:	2302      	movs	r3, #2
 80038e4:	e0a9      	b.n	8003a3a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f040 808d 	bne.w	8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	f040 8086 	bne.w	8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003914:	d004      	beq.n	8003920 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a4b      	ldr	r2, [pc, #300]	; (8003a48 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d101      	bne.n	8003924 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003920:	4b4c      	ldr	r3, [pc, #304]	; (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003922:	e000      	b.n	8003926 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003924:	4b4c      	ldr	r3, [pc, #304]	; (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003926:	67bb      	str	r3, [r7, #120]	; 0x78
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d040      	beq.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003930:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	6859      	ldr	r1, [r3, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003942:	035b      	lsls	r3, r3, #13
 8003944:	430b      	orrs	r3, r1
 8003946:	431a      	orrs	r2, r3
 8003948:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800394a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d108      	bne.n	800396c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003968:	2301      	movs	r3, #1
 800396a:	e000      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800396c:	2300      	movs	r3, #0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d15c      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b01      	cmp	r3, #1
 800397c:	d107      	bne.n	800398e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b01      	cmp	r3, #1
 8003988:	d101      	bne.n	800398e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800398a:	2301      	movs	r3, #1
 800398c:	e000      	b.n	8003990 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800398e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003990:	2b00      	cmp	r3, #0
 8003992:	d14b      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003994:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800399c:	f023 030f 	bic.w	r3, r3, #15
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	6811      	ldr	r1, [r2, #0]
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	6892      	ldr	r2, [r2, #8]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	431a      	orrs	r2, r3
 80039ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039ae:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80039b0:	e03c      	b.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80039b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039bc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d108      	bne.n	80039de <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d101      	bne.n	80039de <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80039de:	2300      	movs	r3, #0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d123      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d107      	bne.n	8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003a00:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d112      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003a06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a0e:	f023 030f 	bic.w	r3, r3, #15
 8003a12:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003a14:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a16:	e009      	b.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	f043 0220 	orr.w	r2, r3, #32
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003a2a:	e000      	b.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a2c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003a36:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
} 
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3784      	adds	r7, #132	; 0x84
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	50000100 	.word	0x50000100
 8003a4c:	50000400 	.word	0x50000400
 8003a50:	50000500 	.word	0x50000500
 8003a54:	50000300 	.word	0x50000300
 8003a58:	50000700 	.word	0x50000700

08003a5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <ADC_Enable+0x2c>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <ADC_Enable+0x2c>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <ADC_Enable+0x2e>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d143      	bne.n	8003b16 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	4b22      	ldr	r3, [pc, #136]	; (8003b20 <ADC_Enable+0xc4>)
 8003a96:	4013      	ands	r3, r2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00d      	beq.n	8003ab8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f043 0210 	orr.w	r2, r3, #16
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aac:	f043 0201 	orr.w	r2, r3, #1
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e02f      	b.n	8003b18 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003ac8:	f7fe fd00 	bl	80024cc <HAL_GetTick>
 8003acc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ace:	e01b      	b.n	8003b08 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ad0:	f7fe fcfc 	bl	80024cc <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d914      	bls.n	8003b08 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d00d      	beq.n	8003b08 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af0:	f043 0210 	orr.w	r2, r3, #16
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	f043 0201 	orr.w	r2, r3, #1
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e007      	b.n	8003b18 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d1dc      	bne.n	8003ad0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	8000003f 	.word	0x8000003f

08003b24 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d108      	bne.n	8003b50 <ADC_Disable+0x2c>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <ADC_Disable+0x2c>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <ADC_Disable+0x2e>
 8003b50:	2300      	movs	r3, #0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d047      	beq.n	8003be6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 030d 	and.w	r3, r3, #13
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d10f      	bne.n	8003b84 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0202 	orr.w	r2, r2, #2
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003b7c:	f7fe fca6 	bl	80024cc <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003b82:	e029      	b.n	8003bd8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	f043 0210 	orr.w	r2, r3, #16
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f043 0201 	orr.w	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e023      	b.n	8003be8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ba0:	f7fe fc94 	bl	80024cc <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d914      	bls.n	8003bd8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d10d      	bne.n	8003bd8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	f043 0210 	orr.w	r2, r3, #16
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bcc:	f043 0201 	orr.w	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e007      	b.n	8003be8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d0dc      	beq.n	8003ba0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f003 0307 	and.w	r3, r3, #7
 8003bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c00:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <__NVIC_SetPriorityGrouping+0x44>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c22:	4a04      	ldr	r2, [pc, #16]	; (8003c34 <__NVIC_SetPriorityGrouping+0x44>)
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	60d3      	str	r3, [r2, #12]
}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	e000ed00 	.word	0xe000ed00

08003c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c3c:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <__NVIC_GetPriorityGrouping+0x18>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	0a1b      	lsrs	r3, r3, #8
 8003c42:	f003 0307 	and.w	r3, r3, #7
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	e000ed00 	.word	0xe000ed00

08003c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	db0b      	blt.n	8003c7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	f003 021f 	and.w	r2, r3, #31
 8003c6c:	4907      	ldr	r1, [pc, #28]	; (8003c8c <__NVIC_EnableIRQ+0x38>)
 8003c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c72:	095b      	lsrs	r3, r3, #5
 8003c74:	2001      	movs	r0, #1
 8003c76:	fa00 f202 	lsl.w	r2, r0, r2
 8003c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c7e:	bf00      	nop
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	e000e100 	.word	0xe000e100

08003c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	6039      	str	r1, [r7, #0]
 8003c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	db0a      	blt.n	8003cba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	490c      	ldr	r1, [pc, #48]	; (8003cdc <__NVIC_SetPriority+0x4c>)
 8003caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cae:	0112      	lsls	r2, r2, #4
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cb8:	e00a      	b.n	8003cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	4908      	ldr	r1, [pc, #32]	; (8003ce0 <__NVIC_SetPriority+0x50>)
 8003cc0:	79fb      	ldrb	r3, [r7, #7]
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	3b04      	subs	r3, #4
 8003cc8:	0112      	lsls	r2, r2, #4
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	440b      	add	r3, r1
 8003cce:	761a      	strb	r2, [r3, #24]
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	e000e100 	.word	0xe000e100
 8003ce0:	e000ed00 	.word	0xe000ed00

08003ce4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b089      	sub	sp, #36	; 0x24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f1c3 0307 	rsb	r3, r3, #7
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	bf28      	it	cs
 8003d02:	2304      	movcs	r3, #4
 8003d04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3304      	adds	r3, #4
 8003d0a:	2b06      	cmp	r3, #6
 8003d0c:	d902      	bls.n	8003d14 <NVIC_EncodePriority+0x30>
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	3b03      	subs	r3, #3
 8003d12:	e000      	b.n	8003d16 <NVIC_EncodePriority+0x32>
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d18:	f04f 32ff 	mov.w	r2, #4294967295
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d22:	43da      	mvns	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	401a      	ands	r2, r3
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	fa01 f303 	lsl.w	r3, r1, r3
 8003d36:	43d9      	mvns	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d3c:	4313      	orrs	r3, r2
         );
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3724      	adds	r7, #36	; 0x24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
	...

08003d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d5c:	d301      	bcc.n	8003d62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e00f      	b.n	8003d82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d62:	4a0a      	ldr	r2, [pc, #40]	; (8003d8c <SysTick_Config+0x40>)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d6a:	210f      	movs	r1, #15
 8003d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d70:	f7ff ff8e 	bl	8003c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d74:	4b05      	ldr	r3, [pc, #20]	; (8003d8c <SysTick_Config+0x40>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d7a:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <SysTick_Config+0x40>)
 8003d7c:	2207      	movs	r2, #7
 8003d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	e000e010 	.word	0xe000e010

08003d90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f7ff ff29 	bl	8003bf0 <__NVIC_SetPriorityGrouping>
}
 8003d9e:	bf00      	nop
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b086      	sub	sp, #24
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	4603      	mov	r3, r0
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003db8:	f7ff ff3e 	bl	8003c38 <__NVIC_GetPriorityGrouping>
 8003dbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	68b9      	ldr	r1, [r7, #8]
 8003dc2:	6978      	ldr	r0, [r7, #20]
 8003dc4:	f7ff ff8e 	bl	8003ce4 <NVIC_EncodePriority>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dce:	4611      	mov	r1, r2
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff ff5d 	bl	8003c90 <__NVIC_SetPriority>
}
 8003dd6:	bf00      	nop
 8003dd8:	3718      	adds	r7, #24
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b082      	sub	sp, #8
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	4603      	mov	r3, r0
 8003de6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff ff31 	bl	8003c54 <__NVIC_EnableIRQ>
}
 8003df2:	bf00      	nop
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7ff ffa2 	bl	8003d4c <SysTick_Config>
 8003e08:	4603      	mov	r3, r0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e22:	e160      	b.n	80040e6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	2101      	movs	r1, #1
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e30:	4013      	ands	r3, r2
 8003e32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 8152 	beq.w	80040e0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 0303 	and.w	r3, r3, #3
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d005      	beq.n	8003e54 <HAL_GPIO_Init+0x40>
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 0303 	and.w	r3, r3, #3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d130      	bne.n	8003eb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	2203      	movs	r2, #3
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68da      	ldr	r2, [r3, #12]
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	43db      	mvns	r3, r3
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4013      	ands	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	091b      	lsrs	r3, r3, #4
 8003ea0:	f003 0201 	and.w	r2, r3, #1
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d017      	beq.n	8003ef2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	2203      	movs	r2, #3
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d123      	bne.n	8003f46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	08da      	lsrs	r2, r3, #3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	3208      	adds	r2, #8
 8003f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	220f      	movs	r2, #15
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	08da      	lsrs	r2, r3, #3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3208      	adds	r2, #8
 8003f40:	6939      	ldr	r1, [r7, #16]
 8003f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	2203      	movs	r2, #3
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f003 0203 	and.w	r2, r3, #3
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 80ac 	beq.w	80040e0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f88:	4b5e      	ldr	r3, [pc, #376]	; (8004104 <HAL_GPIO_Init+0x2f0>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	4a5d      	ldr	r2, [pc, #372]	; (8004104 <HAL_GPIO_Init+0x2f0>)
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	6193      	str	r3, [r2, #24]
 8003f94:	4b5b      	ldr	r3, [pc, #364]	; (8004104 <HAL_GPIO_Init+0x2f0>)
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	60bb      	str	r3, [r7, #8]
 8003f9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003fa0:	4a59      	ldr	r2, [pc, #356]	; (8004108 <HAL_GPIO_Init+0x2f4>)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	089b      	lsrs	r3, r3, #2
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f003 0303 	and.w	r3, r3, #3
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	220f      	movs	r2, #15
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003fca:	d025      	beq.n	8004018 <HAL_GPIO_Init+0x204>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a4f      	ldr	r2, [pc, #316]	; (800410c <HAL_GPIO_Init+0x2f8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d01f      	beq.n	8004014 <HAL_GPIO_Init+0x200>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a4e      	ldr	r2, [pc, #312]	; (8004110 <HAL_GPIO_Init+0x2fc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d019      	beq.n	8004010 <HAL_GPIO_Init+0x1fc>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a4d      	ldr	r2, [pc, #308]	; (8004114 <HAL_GPIO_Init+0x300>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d013      	beq.n	800400c <HAL_GPIO_Init+0x1f8>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a4c      	ldr	r2, [pc, #304]	; (8004118 <HAL_GPIO_Init+0x304>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d00d      	beq.n	8004008 <HAL_GPIO_Init+0x1f4>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a4b      	ldr	r2, [pc, #300]	; (800411c <HAL_GPIO_Init+0x308>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d007      	beq.n	8004004 <HAL_GPIO_Init+0x1f0>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a4a      	ldr	r2, [pc, #296]	; (8004120 <HAL_GPIO_Init+0x30c>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d101      	bne.n	8004000 <HAL_GPIO_Init+0x1ec>
 8003ffc:	2306      	movs	r3, #6
 8003ffe:	e00c      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004000:	2307      	movs	r3, #7
 8004002:	e00a      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004004:	2305      	movs	r3, #5
 8004006:	e008      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004008:	2304      	movs	r3, #4
 800400a:	e006      	b.n	800401a <HAL_GPIO_Init+0x206>
 800400c:	2303      	movs	r3, #3
 800400e:	e004      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004010:	2302      	movs	r3, #2
 8004012:	e002      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004014:	2301      	movs	r3, #1
 8004016:	e000      	b.n	800401a <HAL_GPIO_Init+0x206>
 8004018:	2300      	movs	r3, #0
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	f002 0203 	and.w	r2, r2, #3
 8004020:	0092      	lsls	r2, r2, #2
 8004022:	4093      	lsls	r3, r2
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800402a:	4937      	ldr	r1, [pc, #220]	; (8004108 <HAL_GPIO_Init+0x2f4>)
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	089b      	lsrs	r3, r3, #2
 8004030:	3302      	adds	r3, #2
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004038:	4b3a      	ldr	r3, [pc, #232]	; (8004124 <HAL_GPIO_Init+0x310>)
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	43db      	mvns	r3, r3
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4013      	ands	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4313      	orrs	r3, r2
 800405a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800405c:	4a31      	ldr	r2, [pc, #196]	; (8004124 <HAL_GPIO_Init+0x310>)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004062:	4b30      	ldr	r3, [pc, #192]	; (8004124 <HAL_GPIO_Init+0x310>)
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	43db      	mvns	r3, r3
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4013      	ands	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4313      	orrs	r3, r2
 8004084:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004086:	4a27      	ldr	r2, [pc, #156]	; (8004124 <HAL_GPIO_Init+0x310>)
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800408c:	4b25      	ldr	r3, [pc, #148]	; (8004124 <HAL_GPIO_Init+0x310>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	43db      	mvns	r3, r3
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040b0:	4a1c      	ldr	r2, [pc, #112]	; (8004124 <HAL_GPIO_Init+0x310>)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040b6:	4b1b      	ldr	r3, [pc, #108]	; (8004124 <HAL_GPIO_Init+0x310>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	43db      	mvns	r3, r3
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4013      	ands	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <HAL_GPIO_Init+0x310>)
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	3301      	adds	r3, #1
 80040e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	fa22 f303 	lsr.w	r3, r2, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f47f ae97 	bne.w	8003e24 <HAL_GPIO_Init+0x10>
  }
}
 80040f6:	bf00      	nop
 80040f8:	bf00      	nop
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr
 8004104:	40021000 	.word	0x40021000
 8004108:	40010000 	.word	0x40010000
 800410c:	48000400 	.word	0x48000400
 8004110:	48000800 	.word	0x48000800
 8004114:	48000c00 	.word	0x48000c00
 8004118:	48001000 	.word	0x48001000
 800411c:	48001400 	.word	0x48001400
 8004120:	48001800 	.word	0x48001800
 8004124:	40010400 	.word	0x40010400

08004128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	460b      	mov	r3, r1
 8004132:	807b      	strh	r3, [r7, #2]
 8004134:	4613      	mov	r3, r2
 8004136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004138:	787b      	ldrb	r3, [r7, #1]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800413e:	887a      	ldrh	r2, [r7, #2]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004144:	e002      	b.n	800414c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	460b      	mov	r3, r1
 8004162:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800416a:	887a      	ldrh	r2, [r7, #2]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4013      	ands	r3, r2
 8004170:	041a      	lsls	r2, r3, #16
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	43d9      	mvns	r1, r3
 8004176:	887b      	ldrh	r3, [r7, #2]
 8004178:	400b      	ands	r3, r1
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	619a      	str	r2, [r3, #24]
}
 8004180:	bf00      	nop
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e081      	b.n	80042a2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd f944 	bl	8001440 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2224      	movs	r2, #36	; 0x24
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0201 	bic.w	r2, r2, #1
 80041ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d107      	bne.n	8004206 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004202:	609a      	str	r2, [r3, #8]
 8004204:	e006      	b.n	8004214 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004212:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d104      	bne.n	8004226 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004224:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004234:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004238:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004248:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691a      	ldr	r2, [r3, #16]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69d9      	ldr	r1, [r3, #28]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1a      	ldr	r2, [r3, #32]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	68f9      	ldr	r1, [r7, #12]
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	4798      	blx	r3
  }
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042de:	b480      	push	{r7}
 80042e0:	b083      	sub	sp, #12
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
 80042e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b20      	cmp	r3, #32
 80042f2:	d138      	bne.n	8004366 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80042fe:	2302      	movs	r3, #2
 8004300:	e032      	b.n	8004368 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2224      	movs	r2, #36	; 0x24
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0201 	bic.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004330:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6819      	ldr	r1, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f042 0201 	orr.w	r2, r2, #1
 8004350:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	e000      	b.n	8004368 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004366:	2302      	movs	r3, #2
  }
}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b20      	cmp	r3, #32
 8004388:	d139      	bne.n	80043fe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004394:	2302      	movs	r3, #2
 8004396:	e033      	b.n	8004400 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2224      	movs	r2, #36	; 0x24
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0201 	bic.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043c6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	021b      	lsls	r3, r3, #8
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	e000      	b.n	8004400 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80043fe:	2302      	movs	r3, #2
  }
}
 8004400:	4618      	mov	r0, r3
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e08f      	b.n	8004542 <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b05      	cmp	r3, #5
 800442c:	d101      	bne.n	8004432 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e087      	b.n	8004542 <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d101      	bne.n	8004442 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07f      	b.n	8004542 <HAL_OPAMP_Init+0x136>
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	2b80      	cmp	r3, #128	; 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004448:	4b40      	ldr	r3, [pc, #256]	; (800454c <HAL_OPAMP_Init+0x140>)
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	4a3f      	ldr	r2, [pc, #252]	; (800454c <HAL_OPAMP_Init+0x140>)
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	6193      	str	r3, [r2, #24]
 8004454:	4b3d      	ldr	r3, [pc, #244]	; (800454c <HAL_OPAMP_Init+0x140>)
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
 800445e:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <HAL_OPAMP_Init+0x68>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7fd f9b9 	bl	80017ec <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b40      	cmp	r3, #64	; 0x40
 8004480:	d003      	beq.n	800448a <HAL_OPAMP_Init+0x7e>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b60      	cmp	r3, #96	; 0x60
 8004488:	d125      	bne.n	80044d6 <HAL_OPAMP_Init+0xca>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	4b2f      	ldr	r3, [pc, #188]	; (8004550 <HAL_OPAMP_Init+0x144>)
 8004492:	4013      	ands	r3, r2
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6851      	ldr	r1, [r2, #4]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	68d2      	ldr	r2, [r2, #12]
 800449c:	4311      	orrs	r1, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6912      	ldr	r2, [r2, #16]
 80044a2:	4311      	orrs	r1, r2
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6992      	ldr	r2, [r2, #24]
 80044a8:	4311      	orrs	r1, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	69d2      	ldr	r2, [r2, #28]
 80044ae:	4311      	orrs	r1, r2
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6a12      	ldr	r2, [r2, #32]
 80044b4:	4311      	orrs	r1, r2
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044ba:	4311      	orrs	r1, r2
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80044c0:	04d2      	lsls	r2, r2, #19
 80044c2:	4311      	orrs	r1, r2
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044c8:	0612      	lsls	r2, r2, #24
 80044ca:	4311      	orrs	r1, r2
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6812      	ldr	r2, [r2, #0]
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	e02a      	b.n	800452c <HAL_OPAMP_Init+0x120>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	4b1c      	ldr	r3, [pc, #112]	; (8004550 <HAL_OPAMP_Init+0x144>)
 80044de:	4013      	ands	r3, r2
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6851      	ldr	r1, [r2, #4]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6892      	ldr	r2, [r2, #8]
 80044e8:	4311      	orrs	r1, r2
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68d2      	ldr	r2, [r2, #12]
 80044ee:	4311      	orrs	r1, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6912      	ldr	r2, [r2, #16]
 80044f4:	4311      	orrs	r1, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6952      	ldr	r2, [r2, #20]
 80044fa:	4311      	orrs	r1, r2
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6992      	ldr	r2, [r2, #24]
 8004500:	4311      	orrs	r1, r2
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	69d2      	ldr	r2, [r2, #28]
 8004506:	4311      	orrs	r1, r2
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6a12      	ldr	r2, [r2, #32]
 800450c:	4311      	orrs	r1, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004512:	4311      	orrs	r1, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004518:	04d2      	lsls	r2, r2, #19
 800451a:	4311      	orrs	r1, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004520:	0612      	lsls	r2, r2, #24
 8004522:	4311      	orrs	r1, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6812      	ldr	r2, [r2, #0]
 8004528:	430b      	orrs	r3, r1
 800452a:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d103      	bne.n	8004540 <HAL_OPAMP_Init+0x134>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8004540:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40021000 	.word	0x40021000
 8004550:	e0003811 	.word	0xe0003811

08004554 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004556:	b08b      	sub	sp, #44	; 0x2c
 8004558:	af06      	add	r7, sp, #24
 800455a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e0c4      	b.n	80046f0 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d106      	bne.n	8004580 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7fd ff02 	bl	8002384 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2203      	movs	r2, #3
 8004584:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f003 fd6c 	bl	800806a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004592:	2300      	movs	r3, #0
 8004594:	73fb      	strb	r3, [r7, #15]
 8004596:	e040      	b.n	800461a <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	6879      	ldr	r1, [r7, #4]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	4613      	mov	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4413      	add	r3, r2
 80045a4:	00db      	lsls	r3, r3, #3
 80045a6:	440b      	add	r3, r1
 80045a8:	3301      	adds	r3, #1
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	4613      	mov	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4413      	add	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	440b      	add	r3, r1
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	4613      	mov	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	440b      	add	r3, r1
 80045d2:	3303      	adds	r3, #3
 80045d4:	2200      	movs	r2, #0
 80045d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045d8:	7bfa      	ldrb	r2, [r7, #15]
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	4613      	mov	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	4413      	add	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	440b      	add	r3, r1
 80045e6:	3338      	adds	r3, #56	; 0x38
 80045e8:	2200      	movs	r2, #0
 80045ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80045ec:	7bfa      	ldrb	r2, [r7, #15]
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	4613      	mov	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	00db      	lsls	r3, r3, #3
 80045f8:	440b      	add	r3, r1
 80045fa:	333c      	adds	r3, #60	; 0x3c
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004600:	7bfa      	ldrb	r2, [r7, #15]
 8004602:	6879      	ldr	r1, [r7, #4]
 8004604:	4613      	mov	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4413      	add	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	440b      	add	r3, r1
 800460e:	3340      	adds	r3, #64	; 0x40
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004614:	7bfb      	ldrb	r3, [r7, #15]
 8004616:	3301      	adds	r3, #1
 8004618:	73fb      	strb	r3, [r7, #15]
 800461a:	7bfa      	ldrb	r2, [r7, #15]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	429a      	cmp	r2, r3
 8004622:	d3b9      	bcc.n	8004598 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004624:	2300      	movs	r3, #0
 8004626:	73fb      	strb	r3, [r7, #15]
 8004628:	e044      	b.n	80046b4 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800462a:	7bfa      	ldrb	r2, [r7, #15]
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4413      	add	r3, r2
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	440b      	add	r3, r1
 8004638:	f203 1369 	addw	r3, r3, #361	; 0x169
 800463c:	2200      	movs	r2, #0
 800463e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004640:	7bfa      	ldrb	r2, [r7, #15]
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	440b      	add	r3, r1
 800464e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004652:	7bfa      	ldrb	r2, [r7, #15]
 8004654:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004656:	7bfa      	ldrb	r2, [r7, #15]
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	4613      	mov	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	440b      	add	r3, r1
 8004664:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800466c:	7bfa      	ldrb	r2, [r7, #15]
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	440b      	add	r3, r1
 800467a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004682:	7bfa      	ldrb	r2, [r7, #15]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	4413      	add	r3, r2
 800468c:	00db      	lsls	r3, r3, #3
 800468e:	440b      	add	r3, r1
 8004690:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004698:	7bfa      	ldrb	r2, [r7, #15]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	440b      	add	r3, r1
 80046a6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80046aa:	2200      	movs	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
 80046b0:	3301      	adds	r3, #1
 80046b2:	73fb      	strb	r3, [r7, #15]
 80046b4:	7bfa      	ldrb	r2, [r7, #15]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d3b5      	bcc.n	800462a <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	687e      	ldr	r6, [r7, #4]
 80046c6:	466d      	mov	r5, sp
 80046c8:	f106 0410 	add.w	r4, r6, #16
 80046cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	602b      	str	r3, [r5, #0]
 80046d4:	1d33      	adds	r3, r6, #4
 80046d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046d8:	6838      	ldr	r0, [r7, #0]
 80046da:	f003 fce1 	bl	80080a0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80046fe:	af00      	add	r7, sp, #0
 8004700:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004704:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004708:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800470a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800470e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d102      	bne.n	800471e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	f001 b83a 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800471e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004722:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 816f 	beq.w	8004a12 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004734:	4bb5      	ldr	r3, [pc, #724]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b04      	cmp	r3, #4
 800473e:	d00c      	beq.n	800475a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004740:	4bb2      	ldr	r3, [pc, #712]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 030c 	and.w	r3, r3, #12
 8004748:	2b08      	cmp	r3, #8
 800474a:	d15c      	bne.n	8004806 <HAL_RCC_OscConfig+0x10e>
 800474c:	4baf      	ldr	r3, [pc, #700]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004758:	d155      	bne.n	8004806 <HAL_RCC_OscConfig+0x10e>
 800475a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800475e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004762:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004766:	fa93 f3a3 	rbit	r3, r3
 800476a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800476e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004772:	fab3 f383 	clz	r3, r3
 8004776:	b2db      	uxtb	r3, r3
 8004778:	095b      	lsrs	r3, r3, #5
 800477a:	b2db      	uxtb	r3, r3
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b01      	cmp	r3, #1
 8004784:	d102      	bne.n	800478c <HAL_RCC_OscConfig+0x94>
 8004786:	4ba1      	ldr	r3, [pc, #644]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	e015      	b.n	80047b8 <HAL_RCC_OscConfig+0xc0>
 800478c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004790:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004794:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004798:	fa93 f3a3 	rbit	r3, r3
 800479c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80047a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047a4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80047a8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80047ac:	fa93 f3a3 	rbit	r3, r3
 80047b0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80047b4:	4b95      	ldr	r3, [pc, #596]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80047bc:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80047c0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80047c4:	fa92 f2a2 	rbit	r2, r2
 80047c8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80047cc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80047d0:	fab2 f282 	clz	r2, r2
 80047d4:	b2d2      	uxtb	r2, r2
 80047d6:	f042 0220 	orr.w	r2, r2, #32
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	f002 021f 	and.w	r2, r2, #31
 80047e0:	2101      	movs	r1, #1
 80047e2:	fa01 f202 	lsl.w	r2, r1, r2
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 8111 	beq.w	8004a10 <HAL_RCC_OscConfig+0x318>
 80047ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047f2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f040 8108 	bne.w	8004a10 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	f000 bfc6 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004806:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800480a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004816:	d106      	bne.n	8004826 <HAL_RCC_OscConfig+0x12e>
 8004818:	4b7c      	ldr	r3, [pc, #496]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a7b      	ldr	r2, [pc, #492]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800481e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004822:	6013      	str	r3, [r2, #0]
 8004824:	e036      	b.n	8004894 <HAL_RCC_OscConfig+0x19c>
 8004826:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800482a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d10c      	bne.n	8004850 <HAL_RCC_OscConfig+0x158>
 8004836:	4b75      	ldr	r3, [pc, #468]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a74      	ldr	r2, [pc, #464]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800483c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	4b72      	ldr	r3, [pc, #456]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a71      	ldr	r2, [pc, #452]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004848:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	e021      	b.n	8004894 <HAL_RCC_OscConfig+0x19c>
 8004850:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004854:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004860:	d10c      	bne.n	800487c <HAL_RCC_OscConfig+0x184>
 8004862:	4b6a      	ldr	r3, [pc, #424]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a69      	ldr	r2, [pc, #420]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	4b67      	ldr	r3, [pc, #412]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a66      	ldr	r2, [pc, #408]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	e00b      	b.n	8004894 <HAL_RCC_OscConfig+0x19c>
 800487c:	4b63      	ldr	r3, [pc, #396]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a62      	ldr	r2, [pc, #392]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004882:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004886:	6013      	str	r3, [r2, #0]
 8004888:	4b60      	ldr	r3, [pc, #384]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a5f      	ldr	r2, [pc, #380]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 800488e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004892:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004894:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004898:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d059      	beq.n	8004958 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd fe12 	bl	80024cc <HAL_GetTick>
 80048a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ac:	e00a      	b.n	80048c4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048ae:	f7fd fe0d 	bl	80024cc <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b64      	cmp	r3, #100	; 0x64
 80048bc:	d902      	bls.n	80048c4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	f000 bf67 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 80048c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048c8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048cc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80048d0:	fa93 f3a3 	rbit	r3, r3
 80048d4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80048d8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048dc:	fab3 f383 	clz	r3, r3
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	f043 0301 	orr.w	r3, r3, #1
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d102      	bne.n	80048f6 <HAL_RCC_OscConfig+0x1fe>
 80048f0:	4b46      	ldr	r3, [pc, #280]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	e015      	b.n	8004922 <HAL_RCC_OscConfig+0x22a>
 80048f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048fa:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800490a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800490e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004912:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004916:	fa93 f3a3 	rbit	r3, r3
 800491a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800491e:	4b3b      	ldr	r3, [pc, #236]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004922:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004926:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800492a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800492e:	fa92 f2a2 	rbit	r2, r2
 8004932:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004936:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800493a:	fab2 f282 	clz	r2, r2
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	f042 0220 	orr.w	r2, r2, #32
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	f002 021f 	and.w	r2, r2, #31
 800494a:	2101      	movs	r1, #1
 800494c:	fa01 f202 	lsl.w	r2, r1, r2
 8004950:	4013      	ands	r3, r2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0ab      	beq.n	80048ae <HAL_RCC_OscConfig+0x1b6>
 8004956:	e05c      	b.n	8004a12 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004958:	f7fd fdb8 	bl	80024cc <HAL_GetTick>
 800495c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004960:	e00a      	b.n	8004978 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004962:	f7fd fdb3 	bl	80024cc <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	; 0x64
 8004970:	d902      	bls.n	8004978 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	f000 bf0d 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 8004978:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800497c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004980:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004984:	fa93 f3a3 	rbit	r3, r3
 8004988:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 800498c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004990:	fab3 f383 	clz	r3, r3
 8004994:	b2db      	uxtb	r3, r3
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	b2db      	uxtb	r3, r3
 800499a:	f043 0301 	orr.w	r3, r3, #1
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d102      	bne.n	80049aa <HAL_RCC_OscConfig+0x2b2>
 80049a4:	4b19      	ldr	r3, [pc, #100]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	e015      	b.n	80049d6 <HAL_RCC_OscConfig+0x2de>
 80049aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049ae:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80049b6:	fa93 f3a3 	rbit	r3, r3
 80049ba:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80049be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049c2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80049c6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80049ca:	fa93 f3a3 	rbit	r3, r3
 80049ce:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80049d2:	4b0e      	ldr	r3, [pc, #56]	; (8004a0c <HAL_RCC_OscConfig+0x314>)
 80049d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049da:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80049de:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80049e2:	fa92 f2a2 	rbit	r2, r2
 80049e6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80049ea:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80049ee:	fab2 f282 	clz	r2, r2
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	f042 0220 	orr.w	r2, r2, #32
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	f002 021f 	and.w	r2, r2, #31
 80049fe:	2101      	movs	r1, #1
 8004a00:	fa01 f202 	lsl.w	r2, r1, r2
 8004a04:	4013      	ands	r3, r2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ab      	bne.n	8004962 <HAL_RCC_OscConfig+0x26a>
 8004a0a:	e002      	b.n	8004a12 <HAL_RCC_OscConfig+0x31a>
 8004a0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a16:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 817f 	beq.w	8004d26 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004a28:	4ba7      	ldr	r3, [pc, #668]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f003 030c 	and.w	r3, r3, #12
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00c      	beq.n	8004a4e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004a34:	4ba4      	ldr	r3, [pc, #656]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d173      	bne.n	8004b28 <HAL_RCC_OscConfig+0x430>
 8004a40:	4ba1      	ldr	r3, [pc, #644]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a4c:	d16c      	bne.n	8004b28 <HAL_RCC_OscConfig+0x430>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a54:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004a58:	fa93 f3a3 	rbit	r3, r3
 8004a5c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004a60:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a64:	fab3 f383 	clz	r3, r3
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	095b      	lsrs	r3, r3, #5
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d102      	bne.n	8004a7e <HAL_RCC_OscConfig+0x386>
 8004a78:	4b93      	ldr	r3, [pc, #588]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	e013      	b.n	8004aa6 <HAL_RCC_OscConfig+0x3ae>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a84:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004a88:	fa93 f3a3 	rbit	r3, r3
 8004a8c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004a90:	2302      	movs	r3, #2
 8004a92:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004a96:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004a9a:	fa93 f3a3 	rbit	r3, r3
 8004a9e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004aa2:	4b89      	ldr	r3, [pc, #548]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004aac:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004ab0:	fa92 f2a2 	rbit	r2, r2
 8004ab4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004ab8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004abc:	fab2 f282 	clz	r2, r2
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	f042 0220 	orr.w	r2, r2, #32
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	f002 021f 	and.w	r2, r2, #31
 8004acc:	2101      	movs	r1, #1
 8004ace:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00a      	beq.n	8004aee <HAL_RCC_OscConfig+0x3f6>
 8004ad8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004adc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d002      	beq.n	8004aee <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	f000 be52 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aee:	4b76      	ldr	r3, [pc, #472]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004afa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	21f8      	movs	r1, #248	; 0xf8
 8004b04:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b08:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004b0c:	fa91 f1a1 	rbit	r1, r1
 8004b10:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004b14:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004b18:	fab1 f181 	clz	r1, r1
 8004b1c:	b2c9      	uxtb	r1, r1
 8004b1e:	408b      	lsls	r3, r1
 8004b20:	4969      	ldr	r1, [pc, #420]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b26:	e0fe      	b.n	8004d26 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b2c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 8088 	beq.w	8004c4a <HAL_RCC_OscConfig+0x552>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b40:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004b44:	fa93 f3a3 	rbit	r3, r3
 8004b48:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004b4c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b50:	fab3 f383 	clz	r3, r3
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b5a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	461a      	mov	r2, r3
 8004b62:	2301      	movs	r3, #1
 8004b64:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b66:	f7fd fcb1 	bl	80024cc <HAL_GetTick>
 8004b6a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b70:	f7fd fcac 	bl	80024cc <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d902      	bls.n	8004b86 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	f000 be06 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 8004b86:	2302      	movs	r3, #2
 8004b88:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004b98:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b9c:	fab3 f383 	clz	r3, r3
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	095b      	lsrs	r3, r3, #5
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d102      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x4be>
 8004bb0:	4b45      	ldr	r3, [pc, #276]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	e013      	b.n	8004bde <HAL_RCC_OscConfig+0x4e6>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004bc0:	fa93 f3a3 	rbit	r3, r3
 8004bc4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004bc8:	2302      	movs	r3, #2
 8004bca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004bce:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004bd2:	fa93 f3a3 	rbit	r3, r3
 8004bd6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004bda:	4b3b      	ldr	r3, [pc, #236]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	2202      	movs	r2, #2
 8004be0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004be4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004be8:	fa92 f2a2 	rbit	r2, r2
 8004bec:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004bf0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004bf4:	fab2 f282 	clz	r2, r2
 8004bf8:	b2d2      	uxtb	r2, r2
 8004bfa:	f042 0220 	orr.w	r2, r2, #32
 8004bfe:	b2d2      	uxtb	r2, r2
 8004c00:	f002 021f 	and.w	r2, r2, #31
 8004c04:	2101      	movs	r1, #1
 8004c06:	fa01 f202 	lsl.w	r2, r1, r2
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0af      	beq.n	8004b70 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c10:	4b2d      	ldr	r3, [pc, #180]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c1c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	21f8      	movs	r1, #248	; 0xf8
 8004c26:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004c2e:	fa91 f1a1 	rbit	r1, r1
 8004c32:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004c36:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004c3a:	fab1 f181 	clz	r1, r1
 8004c3e:	b2c9      	uxtb	r1, r1
 8004c40:	408b      	lsls	r3, r1
 8004c42:	4921      	ldr	r1, [pc, #132]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	600b      	str	r3, [r1, #0]
 8004c48:	e06d      	b.n	8004d26 <HAL_RCC_OscConfig+0x62e>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c50:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004c54:	fa93 f3a3 	rbit	r3, r3
 8004c58:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004c5c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c60:	fab3 f383 	clz	r3, r3
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004c6a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	461a      	mov	r2, r3
 8004c72:	2300      	movs	r3, #0
 8004c74:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c76:	f7fd fc29 	bl	80024cc <HAL_GetTick>
 8004c7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c7e:	e00a      	b.n	8004c96 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c80:	f7fd fc24 	bl	80024cc <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d902      	bls.n	8004c96 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	f000 bd7e 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 8004c96:	2302      	movs	r3, #2
 8004c98:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c9c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004ca0:	fa93 f3a3 	rbit	r3, r3
 8004ca4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004ca8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cac:	fab3 f383 	clz	r3, r3
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	095b      	lsrs	r3, r3, #5
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	f043 0301 	orr.w	r3, r3, #1
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <HAL_RCC_OscConfig+0x5d4>
 8004cc0:	4b01      	ldr	r3, [pc, #4]	; (8004cc8 <HAL_RCC_OscConfig+0x5d0>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	e016      	b.n	8004cf4 <HAL_RCC_OscConfig+0x5fc>
 8004cc6:	bf00      	nop
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	2302      	movs	r3, #2
 8004cce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004cd6:	fa93 f3a3 	rbit	r3, r3
 8004cda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004cde:	2302      	movs	r3, #2
 8004ce0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004ce4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004ce8:	fa93 f3a3 	rbit	r3, r3
 8004cec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004cf0:	4bbf      	ldr	r3, [pc, #764]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004cfa:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004cfe:	fa92 f2a2 	rbit	r2, r2
 8004d02:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004d06:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004d0a:	fab2 f282 	clz	r2, r2
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	f042 0220 	orr.w	r2, r2, #32
 8004d14:	b2d2      	uxtb	r2, r2
 8004d16:	f002 021f 	and.w	r2, r2, #31
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1ac      	bne.n	8004c80 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0308 	and.w	r3, r3, #8
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 8113 	beq.w	8004f62 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d40:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d07c      	beq.n	8004e46 <HAL_RCC_OscConfig+0x74e>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d56:	fa93 f3a3 	rbit	r3, r3
 8004d5a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004d5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d62:	fab3 f383 	clz	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4ba2      	ldr	r3, [pc, #648]	; (8004ff4 <HAL_RCC_OscConfig+0x8fc>)
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	461a      	mov	r2, r3
 8004d72:	2301      	movs	r3, #1
 8004d74:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d76:	f7fd fba9 	bl	80024cc <HAL_GetTick>
 8004d7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d7e:	e00a      	b.n	8004d96 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d80:	f7fd fba4 	bl	80024cc <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d902      	bls.n	8004d96 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	f000 bcfe 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 8004d96:	2302      	movs	r3, #2
 8004d98:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004da0:	fa93 f2a3 	rbit	r2, r3
 8004da4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004da8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004db2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004db6:	2202      	movs	r2, #2
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	fa93 f2a3 	rbit	r2, r3
 8004dc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dd6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004dda:	2202      	movs	r2, #2
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004de2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	fa93 f2a3 	rbit	r2, r3
 8004dec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004df0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004df4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004df6:	4b7e      	ldr	r3, [pc, #504]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004df8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dfe:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e02:	2102      	movs	r1, #2
 8004e04:	6019      	str	r1, [r3, #0]
 8004e06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e0a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	fa93 f1a3 	rbit	r1, r3
 8004e14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e18:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004e1c:	6019      	str	r1, [r3, #0]
  return result;
 8004e1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e22:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	fab3 f383 	clz	r3, r3
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 031f 	and.w	r3, r3, #31
 8004e38:	2101      	movs	r1, #1
 8004e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3e:	4013      	ands	r3, r2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d09d      	beq.n	8004d80 <HAL_RCC_OscConfig+0x688>
 8004e44:	e08d      	b.n	8004f62 <HAL_RCC_OscConfig+0x86a>
 8004e46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e4a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004e4e:	2201      	movs	r2, #1
 8004e50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e56:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	fa93 f2a3 	rbit	r2, r3
 8004e60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e64:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004e68:	601a      	str	r2, [r3, #0]
  return result;
 8004e6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e6e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004e72:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e74:	fab3 f383 	clz	r3, r3
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	4b5d      	ldr	r3, [pc, #372]	; (8004ff4 <HAL_RCC_OscConfig+0x8fc>)
 8004e7e:	4413      	add	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	461a      	mov	r2, r3
 8004e84:	2300      	movs	r3, #0
 8004e86:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e88:	f7fd fb20 	bl	80024cc <HAL_GetTick>
 8004e8c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e90:	e00a      	b.n	8004ea8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e92:	f7fd fb1b 	bl	80024cc <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d902      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	f000 bc75 	b.w	8005792 <HAL_RCC_OscConfig+0x109a>
 8004ea8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eac:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eb8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	fa93 f2a3 	rbit	r2, r3
 8004ec2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ec6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ed0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004edc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	fa93 f2a3 	rbit	r2, r3
 8004ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ef4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004ef8:	2202      	movs	r2, #2
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f00:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	fa93 f2a3 	rbit	r2, r3
 8004f0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f0e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004f12:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f14:	4b36      	ldr	r3, [pc, #216]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004f16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f1c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004f20:	2102      	movs	r1, #2
 8004f22:	6019      	str	r1, [r3, #0]
 8004f24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f28:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	fa93 f1a3 	rbit	r1, r3
 8004f32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f36:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004f3a:	6019      	str	r1, [r3, #0]
  return result;
 8004f3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f40:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	fab3 f383 	clz	r3, r3
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	f003 031f 	and.w	r3, r3, #31
 8004f56:	2101      	movs	r1, #1
 8004f58:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d197      	bne.n	8004e92 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f000 81a5 	beq.w	80052c2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f7e:	4b1c      	ldr	r3, [pc, #112]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f8a:	4b19      	ldr	r3, [pc, #100]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	4a18      	ldr	r2, [pc, #96]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f94:	61d3      	str	r3, [r2, #28]
 8004f96:	4b16      	ldr	r3, [pc, #88]	; (8004ff0 <HAL_RCC_OscConfig+0x8f8>)
 8004f98:	69db      	ldr	r3, [r3, #28]
 8004f9a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004f9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fa2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fb0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb8:	4b0f      	ldr	r3, [pc, #60]	; (8004ff8 <HAL_RCC_OscConfig+0x900>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d121      	bne.n	8005008 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <HAL_RCC_OscConfig+0x900>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a0b      	ldr	r2, [pc, #44]	; (8004ff8 <HAL_RCC_OscConfig+0x900>)
 8004fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fce:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fd0:	f7fd fa7c 	bl	80024cc <HAL_GetTick>
 8004fd4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd8:	e010      	b.n	8004ffc <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fda:	f7fd fa77 	bl	80024cc <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b64      	cmp	r3, #100	; 0x64
 8004fe8:	d908      	bls.n	8004ffc <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e3d1      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 8004fee:	bf00      	nop
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	10908120 	.word	0x10908120
 8004ff8:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ffc:	4b8d      	ldr	r3, [pc, #564]	; (8005234 <HAL_RCC_OscConfig+0xb3c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0e8      	beq.n	8004fda <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005008:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800500c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d106      	bne.n	8005026 <HAL_RCC_OscConfig+0x92e>
 8005018:	4b87      	ldr	r3, [pc, #540]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	4a86      	ldr	r2, [pc, #536]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800501e:	f043 0301 	orr.w	r3, r3, #1
 8005022:	6213      	str	r3, [r2, #32]
 8005024:	e035      	b.n	8005092 <HAL_RCC_OscConfig+0x99a>
 8005026:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800502a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10c      	bne.n	8005050 <HAL_RCC_OscConfig+0x958>
 8005036:	4b80      	ldr	r3, [pc, #512]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	4a7f      	ldr	r2, [pc, #508]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800503c:	f023 0301 	bic.w	r3, r3, #1
 8005040:	6213      	str	r3, [r2, #32]
 8005042:	4b7d      	ldr	r3, [pc, #500]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	4a7c      	ldr	r2, [pc, #496]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005048:	f023 0304 	bic.w	r3, r3, #4
 800504c:	6213      	str	r3, [r2, #32]
 800504e:	e020      	b.n	8005092 <HAL_RCC_OscConfig+0x99a>
 8005050:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005054:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2b05      	cmp	r3, #5
 800505e:	d10c      	bne.n	800507a <HAL_RCC_OscConfig+0x982>
 8005060:	4b75      	ldr	r3, [pc, #468]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	4a74      	ldr	r2, [pc, #464]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005066:	f043 0304 	orr.w	r3, r3, #4
 800506a:	6213      	str	r3, [r2, #32]
 800506c:	4b72      	ldr	r3, [pc, #456]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	4a71      	ldr	r2, [pc, #452]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005072:	f043 0301 	orr.w	r3, r3, #1
 8005076:	6213      	str	r3, [r2, #32]
 8005078:	e00b      	b.n	8005092 <HAL_RCC_OscConfig+0x99a>
 800507a:	4b6f      	ldr	r3, [pc, #444]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	4a6e      	ldr	r2, [pc, #440]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	6213      	str	r3, [r2, #32]
 8005086:	4b6c      	ldr	r3, [pc, #432]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	4a6b      	ldr	r2, [pc, #428]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800508c:	f023 0304 	bic.w	r3, r3, #4
 8005090:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005092:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005096:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 8081 	beq.w	80051a6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a4:	f7fd fa12 	bl	80024cc <HAL_GetTick>
 80050a8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ac:	e00b      	b.n	80050c6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050ae:	f7fd fa0d 	bl	80024cc <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e365      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 80050c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80050ce:	2202      	movs	r2, #2
 80050d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050d6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	fa93 f2a3 	rbit	r2, r3
 80050e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050e4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ee:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80050f2:	2202      	movs	r2, #2
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050fa:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	fa93 f2a3 	rbit	r2, r3
 8005104:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005108:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800510c:	601a      	str	r2, [r3, #0]
  return result;
 800510e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005112:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005116:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005118:	fab3 f383 	clz	r3, r3
 800511c:	b2db      	uxtb	r3, r3
 800511e:	095b      	lsrs	r3, r3, #5
 8005120:	b2db      	uxtb	r3, r3
 8005122:	f043 0302 	orr.w	r3, r3, #2
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d102      	bne.n	8005132 <HAL_RCC_OscConfig+0xa3a>
 800512c:	4b42      	ldr	r3, [pc, #264]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	e013      	b.n	800515a <HAL_RCC_OscConfig+0xa62>
 8005132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005136:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800513a:	2202      	movs	r2, #2
 800513c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005142:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	fa93 f2a3 	rbit	r2, r3
 800514c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005150:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	4b38      	ldr	r3, [pc, #224]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800515e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005162:	2102      	movs	r1, #2
 8005164:	6011      	str	r1, [r2, #0]
 8005166:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800516a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800516e:	6812      	ldr	r2, [r2, #0]
 8005170:	fa92 f1a2 	rbit	r1, r2
 8005174:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005178:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800517c:	6011      	str	r1, [r2, #0]
  return result;
 800517e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005182:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	fab2 f282 	clz	r2, r2
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	f002 021f 	and.w	r2, r2, #31
 8005198:	2101      	movs	r1, #1
 800519a:	fa01 f202 	lsl.w	r2, r1, r2
 800519e:	4013      	ands	r3, r2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d084      	beq.n	80050ae <HAL_RCC_OscConfig+0x9b6>
 80051a4:	e083      	b.n	80052ae <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a6:	f7fd f991 	bl	80024cc <HAL_GetTick>
 80051aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ae:	e00b      	b.n	80051c8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051b0:	f7fd f98c 	bl	80024cc <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e2e4      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 80051c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051cc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80051d0:	2202      	movs	r2, #2
 80051d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051d8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	fa93 f2a3 	rbit	r2, r3
 80051e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051e6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80051ea:	601a      	str	r2, [r3, #0]
 80051ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051f0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80051f4:	2202      	movs	r2, #2
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051fc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	fa93 f2a3 	rbit	r2, r3
 8005206:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800520a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800520e:	601a      	str	r2, [r3, #0]
  return result;
 8005210:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005214:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005218:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800521a:	fab3 f383 	clz	r3, r3
 800521e:	b2db      	uxtb	r3, r3
 8005220:	095b      	lsrs	r3, r3, #5
 8005222:	b2db      	uxtb	r3, r3
 8005224:	f043 0302 	orr.w	r3, r3, #2
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d106      	bne.n	800523c <HAL_RCC_OscConfig+0xb44>
 800522e:	4b02      	ldr	r3, [pc, #8]	; (8005238 <HAL_RCC_OscConfig+0xb40>)
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	e017      	b.n	8005264 <HAL_RCC_OscConfig+0xb6c>
 8005234:	40007000 	.word	0x40007000
 8005238:	40021000 	.word	0x40021000
 800523c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005240:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005244:	2202      	movs	r2, #2
 8005246:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005248:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800524c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	fa93 f2a3 	rbit	r2, r3
 8005256:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800525a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	4bb3      	ldr	r3, [pc, #716]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005268:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800526c:	2102      	movs	r1, #2
 800526e:	6011      	str	r1, [r2, #0]
 8005270:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005274:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005278:	6812      	ldr	r2, [r2, #0]
 800527a:	fa92 f1a2 	rbit	r1, r2
 800527e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005282:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005286:	6011      	str	r1, [r2, #0]
  return result;
 8005288:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800528c:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005290:	6812      	ldr	r2, [r2, #0]
 8005292:	fab2 f282 	clz	r2, r2
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	f002 021f 	and.w	r2, r2, #31
 80052a2:	2101      	movs	r1, #1
 80052a4:	fa01 f202 	lsl.w	r2, r1, r2
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d180      	bne.n	80051b0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052ae:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d105      	bne.n	80052c2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052b6:	4b9e      	ldr	r3, [pc, #632]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	4a9d      	ldr	r2, [pc, #628]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 80052bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052c0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 825e 	beq.w	8005790 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d4:	4b96      	ldr	r3, [pc, #600]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f003 030c 	and.w	r3, r3, #12
 80052dc:	2b08      	cmp	r3, #8
 80052de:	f000 821f 	beq.w	8005720 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	f040 8170 	bne.w	80055d4 <HAL_RCC_OscConfig+0xedc>
 80052f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052f8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80052fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005300:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005302:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005306:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	fa93 f2a3 	rbit	r2, r3
 8005310:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005314:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005318:	601a      	str	r2, [r3, #0]
  return result;
 800531a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800531e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005322:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005324:	fab3 f383 	clz	r3, r3
 8005328:	b2db      	uxtb	r3, r3
 800532a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800532e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	461a      	mov	r2, r3
 8005336:	2300      	movs	r3, #0
 8005338:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533a:	f7fd f8c7 	bl	80024cc <HAL_GetTick>
 800533e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005342:	e009      	b.n	8005358 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005344:	f7fd f8c2 	bl	80024cc <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d901      	bls.n	8005358 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e21c      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 8005358:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800535c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005360:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005364:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005366:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800536a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	fa93 f2a3 	rbit	r2, r3
 8005374:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005378:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800537c:	601a      	str	r2, [r3, #0]
  return result;
 800537e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005382:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005386:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005388:	fab3 f383 	clz	r3, r3
 800538c:	b2db      	uxtb	r3, r3
 800538e:	095b      	lsrs	r3, r3, #5
 8005390:	b2db      	uxtb	r3, r3
 8005392:	f043 0301 	orr.w	r3, r3, #1
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	d102      	bne.n	80053a2 <HAL_RCC_OscConfig+0xcaa>
 800539c:	4b64      	ldr	r3, [pc, #400]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	e027      	b.n	80053f2 <HAL_RCC_OscConfig+0xcfa>
 80053a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053a6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80053aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053b4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	fa93 f2a3 	rbit	r2, r3
 80053be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053c2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053cc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80053d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053da:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	fa93 f2a3 	rbit	r2, r3
 80053e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053e8:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	4b50      	ldr	r3, [pc, #320]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053f6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80053fa:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80053fe:	6011      	str	r1, [r2, #0]
 8005400:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005404:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005408:	6812      	ldr	r2, [r2, #0]
 800540a:	fa92 f1a2 	rbit	r1, r2
 800540e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005412:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005416:	6011      	str	r1, [r2, #0]
  return result;
 8005418:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800541c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005420:	6812      	ldr	r2, [r2, #0]
 8005422:	fab2 f282 	clz	r2, r2
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	f042 0220 	orr.w	r2, r2, #32
 800542c:	b2d2      	uxtb	r2, r2
 800542e:	f002 021f 	and.w	r2, r2, #31
 8005432:	2101      	movs	r1, #1
 8005434:	fa01 f202 	lsl.w	r2, r1, r2
 8005438:	4013      	ands	r3, r2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d182      	bne.n	8005344 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800543e:	4b3c      	ldr	r3, [pc, #240]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 8005440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005442:	f023 020f 	bic.w	r2, r3, #15
 8005446:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800544a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	4937      	ldr	r1, [pc, #220]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 8005454:	4313      	orrs	r3, r2
 8005456:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005458:	4b35      	ldr	r3, [pc, #212]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005460:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005464:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6a19      	ldr	r1, [r3, #32]
 800546c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005470:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	69db      	ldr	r3, [r3, #28]
 8005478:	430b      	orrs	r3, r1
 800547a:	492d      	ldr	r1, [pc, #180]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 800547c:	4313      	orrs	r3, r2
 800547e:	604b      	str	r3, [r1, #4]
 8005480:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005484:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800548c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800548e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005492:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	fa93 f2a3 	rbit	r2, r3
 800549c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054a0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80054a4:	601a      	str	r2, [r3, #0]
  return result;
 80054a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054aa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80054ae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054b0:	fab3 f383 	clz	r3, r3
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	461a      	mov	r2, r3
 80054c2:	2301      	movs	r3, #1
 80054c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054c6:	f7fd f801 	bl	80024cc <HAL_GetTick>
 80054ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054ce:	e009      	b.n	80054e4 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d0:	f7fc fffc 	bl	80024cc <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e156      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 80054e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054e8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80054ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054f6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	fa93 f2a3 	rbit	r2, r3
 8005500:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005504:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005508:	601a      	str	r2, [r3, #0]
  return result;
 800550a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800550e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005512:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005514:	fab3 f383 	clz	r3, r3
 8005518:	b2db      	uxtb	r3, r3
 800551a:	095b      	lsrs	r3, r3, #5
 800551c:	b2db      	uxtb	r3, r3
 800551e:	f043 0301 	orr.w	r3, r3, #1
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b01      	cmp	r3, #1
 8005526:	d105      	bne.n	8005534 <HAL_RCC_OscConfig+0xe3c>
 8005528:	4b01      	ldr	r3, [pc, #4]	; (8005530 <HAL_RCC_OscConfig+0xe38>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	e02a      	b.n	8005584 <HAL_RCC_OscConfig+0xe8c>
 800552e:	bf00      	nop
 8005530:	40021000 	.word	0x40021000
 8005534:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005538:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800553c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005540:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005542:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005546:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	fa93 f2a3 	rbit	r2, r3
 8005550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005554:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800555e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005562:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005566:	601a      	str	r2, [r3, #0]
 8005568:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800556c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	fa93 f2a3 	rbit	r2, r3
 8005576:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800557a:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	4b86      	ldr	r3, [pc, #536]	; (800579c <HAL_RCC_OscConfig+0x10a4>)
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005588:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800558c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005590:	6011      	str	r1, [r2, #0]
 8005592:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005596:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	fa92 f1a2 	rbit	r1, r2
 80055a0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80055a4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80055a8:	6011      	str	r1, [r2, #0]
  return result;
 80055aa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80055ae:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	fab2 f282 	clz	r2, r2
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	f042 0220 	orr.w	r2, r2, #32
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	f002 021f 	and.w	r2, r2, #31
 80055c4:	2101      	movs	r1, #1
 80055c6:	fa01 f202 	lsl.w	r2, r1, r2
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f43f af7f 	beq.w	80054d0 <HAL_RCC_OscConfig+0xdd8>
 80055d2:	e0dd      	b.n	8005790 <HAL_RCC_OscConfig+0x1098>
 80055d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055d8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80055dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80055e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055e6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	fa93 f2a3 	rbit	r2, r3
 80055f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055f4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80055f8:	601a      	str	r2, [r3, #0]
  return result;
 80055fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055fe:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005602:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005604:	fab3 f383 	clz	r3, r3
 8005608:	b2db      	uxtb	r3, r3
 800560a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800560e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	461a      	mov	r2, r3
 8005616:	2300      	movs	r3, #0
 8005618:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561a:	f7fc ff57 	bl	80024cc <HAL_GetTick>
 800561e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005622:	e009      	b.n	8005638 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005624:	f7fc ff52 	bl	80024cc <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e0ac      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
 8005638:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800563c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005640:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005644:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005646:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800564a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	fa93 f2a3 	rbit	r2, r3
 8005654:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005658:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800565c:	601a      	str	r2, [r3, #0]
  return result;
 800565e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005662:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005666:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005668:	fab3 f383 	clz	r3, r3
 800566c:	b2db      	uxtb	r3, r3
 800566e:	095b      	lsrs	r3, r3, #5
 8005670:	b2db      	uxtb	r3, r3
 8005672:	f043 0301 	orr.w	r3, r3, #1
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b01      	cmp	r3, #1
 800567a:	d102      	bne.n	8005682 <HAL_RCC_OscConfig+0xf8a>
 800567c:	4b47      	ldr	r3, [pc, #284]	; (800579c <HAL_RCC_OscConfig+0x10a4>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	e027      	b.n	80056d2 <HAL_RCC_OscConfig+0xfda>
 8005682:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005686:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800568a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800568e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005690:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005694:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	fa93 f2a3 	rbit	r2, r3
 800569e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056a2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056ac:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80056b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056ba:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	fa93 f2a3 	rbit	r2, r3
 80056c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056c8:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	4b33      	ldr	r3, [pc, #204]	; (800579c <HAL_RCC_OscConfig+0x10a4>)
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80056d6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80056da:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80056de:	6011      	str	r1, [r2, #0]
 80056e0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80056e4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80056e8:	6812      	ldr	r2, [r2, #0]
 80056ea:	fa92 f1a2 	rbit	r1, r2
 80056ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80056f2:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80056f6:	6011      	str	r1, [r2, #0]
  return result;
 80056f8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80056fc:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005700:	6812      	ldr	r2, [r2, #0]
 8005702:	fab2 f282 	clz	r2, r2
 8005706:	b2d2      	uxtb	r2, r2
 8005708:	f042 0220 	orr.w	r2, r2, #32
 800570c:	b2d2      	uxtb	r2, r2
 800570e:	f002 021f 	and.w	r2, r2, #31
 8005712:	2101      	movs	r1, #1
 8005714:	fa01 f202 	lsl.w	r2, r1, r2
 8005718:	4013      	ands	r3, r2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d182      	bne.n	8005624 <HAL_RCC_OscConfig+0xf2c>
 800571e:	e037      	b.n	8005790 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005720:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005724:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d101      	bne.n	8005734 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e02e      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005734:	4b19      	ldr	r3, [pc, #100]	; (800579c <HAL_RCC_OscConfig+0x10a4>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800573c:	4b17      	ldr	r3, [pc, #92]	; (800579c <HAL_RCC_OscConfig+0x10a4>)
 800573e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005740:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005744:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005748:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800574c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005750:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	429a      	cmp	r2, r3
 800575a:	d117      	bne.n	800578c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800575c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005760:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005764:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005768:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005770:	429a      	cmp	r2, r3
 8005772:	d10b      	bne.n	800578c <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8005774:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005778:	f003 020f 	and.w	r2, r3, #15
 800577c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005780:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005788:	429a      	cmp	r2, r3
 800578a:	d001      	beq.n	8005790 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	40021000 	.word	0x40021000

080057a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b09e      	sub	sp, #120	; 0x78
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e162      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057b8:	4b90      	ldr	r3, [pc, #576]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d910      	bls.n	80057e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c6:	4b8d      	ldr	r3, [pc, #564]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f023 0207 	bic.w	r2, r3, #7
 80057ce:	498b      	ldr	r1, [pc, #556]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d6:	4b89      	ldr	r3, [pc, #548]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e14a      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057f4:	4b82      	ldr	r3, [pc, #520]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	497f      	ldr	r1, [pc, #508]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 8005802:	4313      	orrs	r3, r2
 8005804:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 80dc 	beq.w	80059cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d13c      	bne.n	8005896 <HAL_RCC_ClockConfig+0xf6>
 800581c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005820:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005822:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005824:	fa93 f3a3 	rbit	r3, r3
 8005828:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800582a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582c:	fab3 f383 	clz	r3, r3
 8005830:	b2db      	uxtb	r3, r3
 8005832:	095b      	lsrs	r3, r3, #5
 8005834:	b2db      	uxtb	r3, r3
 8005836:	f043 0301 	orr.w	r3, r3, #1
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b01      	cmp	r3, #1
 800583e:	d102      	bne.n	8005846 <HAL_RCC_ClockConfig+0xa6>
 8005840:	4b6f      	ldr	r3, [pc, #444]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	e00f      	b.n	8005866 <HAL_RCC_ClockConfig+0xc6>
 8005846:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800584a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800584e:	fa93 f3a3 	rbit	r3, r3
 8005852:	667b      	str	r3, [r7, #100]	; 0x64
 8005854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005858:	663b      	str	r3, [r7, #96]	; 0x60
 800585a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800585c:	fa93 f3a3 	rbit	r3, r3
 8005860:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005862:	4b67      	ldr	r3, [pc, #412]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005866:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800586a:	65ba      	str	r2, [r7, #88]	; 0x58
 800586c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800586e:	fa92 f2a2 	rbit	r2, r2
 8005872:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005874:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005876:	fab2 f282 	clz	r2, r2
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	f042 0220 	orr.w	r2, r2, #32
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	f002 021f 	and.w	r2, r2, #31
 8005886:	2101      	movs	r1, #1
 8005888:	fa01 f202 	lsl.w	r2, r1, r2
 800588c:	4013      	ands	r3, r2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d17b      	bne.n	800598a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e0f3      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2b02      	cmp	r3, #2
 800589c:	d13c      	bne.n	8005918 <HAL_RCC_ClockConfig+0x178>
 800589e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058a6:	fa93 f3a3 	rbit	r3, r3
 80058aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80058ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ae:	fab3 f383 	clz	r3, r3
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	095b      	lsrs	r3, r3, #5
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d102      	bne.n	80058c8 <HAL_RCC_ClockConfig+0x128>
 80058c2:	4b4f      	ldr	r3, [pc, #316]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	e00f      	b.n	80058e8 <HAL_RCC_ClockConfig+0x148>
 80058c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058d0:	fa93 f3a3 	rbit	r3, r3
 80058d4:	647b      	str	r3, [r7, #68]	; 0x44
 80058d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058da:	643b      	str	r3, [r7, #64]	; 0x40
 80058dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058de:	fa93 f3a3 	rbit	r3, r3
 80058e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058e4:	4b46      	ldr	r3, [pc, #280]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80058ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058f0:	fa92 f2a2 	rbit	r2, r2
 80058f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80058f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058f8:	fab2 f282 	clz	r2, r2
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	f042 0220 	orr.w	r2, r2, #32
 8005902:	b2d2      	uxtb	r2, r2
 8005904:	f002 021f 	and.w	r2, r2, #31
 8005908:	2101      	movs	r1, #1
 800590a:	fa01 f202 	lsl.w	r2, r1, r2
 800590e:	4013      	ands	r3, r2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d13a      	bne.n	800598a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e0b2      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
 8005918:	2302      	movs	r3, #2
 800591a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591e:	fa93 f3a3 	rbit	r3, r3
 8005922:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005926:	fab3 f383 	clz	r3, r3
 800592a:	b2db      	uxtb	r3, r3
 800592c:	095b      	lsrs	r3, r3, #5
 800592e:	b2db      	uxtb	r3, r3
 8005930:	f043 0301 	orr.w	r3, r3, #1
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b01      	cmp	r3, #1
 8005938:	d102      	bne.n	8005940 <HAL_RCC_ClockConfig+0x1a0>
 800593a:	4b31      	ldr	r3, [pc, #196]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	e00d      	b.n	800595c <HAL_RCC_ClockConfig+0x1bc>
 8005940:	2302      	movs	r3, #2
 8005942:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005946:	fa93 f3a3 	rbit	r3, r3
 800594a:	627b      	str	r3, [r7, #36]	; 0x24
 800594c:	2302      	movs	r3, #2
 800594e:	623b      	str	r3, [r7, #32]
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	fa93 f3a3 	rbit	r3, r3
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	4b29      	ldr	r3, [pc, #164]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	2202      	movs	r2, #2
 800595e:	61ba      	str	r2, [r7, #24]
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	fa92 f2a2 	rbit	r2, r2
 8005966:	617a      	str	r2, [r7, #20]
  return result;
 8005968:	697a      	ldr	r2, [r7, #20]
 800596a:	fab2 f282 	clz	r2, r2
 800596e:	b2d2      	uxtb	r2, r2
 8005970:	f042 0220 	orr.w	r2, r2, #32
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	f002 021f 	and.w	r2, r2, #31
 800597a:	2101      	movs	r1, #1
 800597c:	fa01 f202 	lsl.w	r2, r1, r2
 8005980:	4013      	ands	r3, r2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e079      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800598a:	4b1d      	ldr	r3, [pc, #116]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f023 0203 	bic.w	r2, r3, #3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	491a      	ldr	r1, [pc, #104]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 8005998:	4313      	orrs	r3, r2
 800599a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800599c:	f7fc fd96 	bl	80024cc <HAL_GetTick>
 80059a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059a2:	e00a      	b.n	80059ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a4:	f7fc fd92 	bl	80024cc <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e061      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ba:	4b11      	ldr	r3, [pc, #68]	; (8005a00 <HAL_RCC_ClockConfig+0x260>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f003 020c 	and.w	r2, r3, #12
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d1eb      	bne.n	80059a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059cc:	4b0b      	ldr	r3, [pc, #44]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d214      	bcs.n	8005a04 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059da:	4b08      	ldr	r3, [pc, #32]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f023 0207 	bic.w	r2, r3, #7
 80059e2:	4906      	ldr	r1, [pc, #24]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059ea:	4b04      	ldr	r3, [pc, #16]	; (80059fc <HAL_RCC_ClockConfig+0x25c>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0307 	and.w	r3, r3, #7
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d005      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e040      	b.n	8005a7e <HAL_RCC_ClockConfig+0x2de>
 80059fc:	40022000 	.word	0x40022000
 8005a00:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d008      	beq.n	8005a22 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a10:	4b1d      	ldr	r3, [pc, #116]	; (8005a88 <HAL_RCC_ClockConfig+0x2e8>)
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	491a      	ldr	r1, [pc, #104]	; (8005a88 <HAL_RCC_ClockConfig+0x2e8>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0308 	and.w	r3, r3, #8
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a2e:	4b16      	ldr	r3, [pc, #88]	; (8005a88 <HAL_RCC_ClockConfig+0x2e8>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	4912      	ldr	r1, [pc, #72]	; (8005a88 <HAL_RCC_ClockConfig+0x2e8>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005a42:	f000 f829 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8005a46:	4601      	mov	r1, r0
 8005a48:	4b0f      	ldr	r3, [pc, #60]	; (8005a88 <HAL_RCC_ClockConfig+0x2e8>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a50:	22f0      	movs	r2, #240	; 0xf0
 8005a52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	fa92 f2a2 	rbit	r2, r2
 8005a5a:	60fa      	str	r2, [r7, #12]
  return result;
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	fab2 f282 	clz	r2, r2
 8005a62:	b2d2      	uxtb	r2, r2
 8005a64:	40d3      	lsrs	r3, r2
 8005a66:	4a09      	ldr	r2, [pc, #36]	; (8005a8c <HAL_RCC_ClockConfig+0x2ec>)
 8005a68:	5cd3      	ldrb	r3, [r2, r3]
 8005a6a:	fa21 f303 	lsr.w	r3, r1, r3
 8005a6e:	4a08      	ldr	r2, [pc, #32]	; (8005a90 <HAL_RCC_ClockConfig+0x2f0>)
 8005a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005a72:	4b08      	ldr	r3, [pc, #32]	; (8005a94 <HAL_RCC_ClockConfig+0x2f4>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fc fce4 	bl	8002444 <HAL_InitTick>
  
  return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3778      	adds	r7, #120	; 0x78
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	0800bcb0 	.word	0x0800bcb0
 8005a90:	20000008 	.word	0x20000008
 8005a94:	2000000c 	.word	0x2000000c

08005a98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b08b      	sub	sp, #44	; 0x2c
 8005a9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61fb      	str	r3, [r7, #28]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61bb      	str	r3, [r7, #24]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24
 8005aaa:	2300      	movs	r3, #0
 8005aac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005ab2:	4b2a      	ldr	r3, [pc, #168]	; (8005b5c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	f003 030c 	and.w	r3, r3, #12
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d002      	beq.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x30>
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d003      	beq.n	8005ace <HAL_RCC_GetSysClockFreq+0x36>
 8005ac6:	e03f      	b.n	8005b48 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005ac8:	4b25      	ldr	r3, [pc, #148]	; (8005b60 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005aca:	623b      	str	r3, [r7, #32]
      break;
 8005acc:	e03f      	b.n	8005b4e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005ad4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005ad8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	fa92 f2a2 	rbit	r2, r2
 8005ae0:	607a      	str	r2, [r7, #4]
  return result;
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	fab2 f282 	clz	r2, r2
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	40d3      	lsrs	r3, r2
 8005aec:	4a1d      	ldr	r2, [pc, #116]	; (8005b64 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005aee:	5cd3      	ldrb	r3, [r2, r3]
 8005af0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005af2:	4b1a      	ldr	r3, [pc, #104]	; (8005b5c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	220f      	movs	r2, #15
 8005afc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	fa92 f2a2 	rbit	r2, r2
 8005b04:	60fa      	str	r2, [r7, #12]
  return result;
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	fab2 f282 	clz	r2, r2
 8005b0c:	b2d2      	uxtb	r2, r2
 8005b0e:	40d3      	lsrs	r3, r2
 8005b10:	4a15      	ldr	r2, [pc, #84]	; (8005b68 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005b12:	5cd3      	ldrb	r3, [r2, r3]
 8005b14:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d008      	beq.n	8005b32 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b20:	4a0f      	ldr	r2, [pc, #60]	; (8005b60 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	fb02 f303 	mul.w	r3, r2, r3
 8005b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b30:	e007      	b.n	8005b42 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b32:	4a0b      	ldr	r2, [pc, #44]	; (8005b60 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b34:	69bb      	ldr	r3, [r7, #24]
 8005b36:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	fb02 f303 	mul.w	r3, r2, r3
 8005b40:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b44:	623b      	str	r3, [r7, #32]
      break;
 8005b46:	e002      	b.n	8005b4e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b48:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b4a:	623b      	str	r3, [r7, #32]
      break;
 8005b4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	372c      	adds	r7, #44	; 0x2c
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	40021000 	.word	0x40021000
 8005b60:	007a1200 	.word	0x007a1200
 8005b64:	0800bcc8 	.word	0x0800bcc8
 8005b68:	0800bcd8 	.word	0x0800bcd8

08005b6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b70:	4b03      	ldr	r3, [pc, #12]	; (8005b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b72:	681b      	ldr	r3, [r3, #0]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	20000008 	.word	0x20000008

08005b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005b8a:	f7ff ffef 	bl	8005b6c <HAL_RCC_GetHCLKFreq>
 8005b8e:	4601      	mov	r1, r0
 8005b90:	4b0b      	ldr	r3, [pc, #44]	; (8005bc0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b98:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005b9c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	fa92 f2a2 	rbit	r2, r2
 8005ba4:	603a      	str	r2, [r7, #0]
  return result;
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	fab2 f282 	clz	r2, r2
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	40d3      	lsrs	r3, r2
 8005bb0:	4a04      	ldr	r2, [pc, #16]	; (8005bc4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005bb2:	5cd3      	ldrb	r3, [r2, r3]
 8005bb4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40021000 	.word	0x40021000
 8005bc4:	0800bcc0 	.word	0x0800bcc0

08005bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005bce:	f7ff ffcd 	bl	8005b6c <HAL_RCC_GetHCLKFreq>
 8005bd2:	4601      	mov	r1, r0
 8005bd4:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005bdc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005be0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	fa92 f2a2 	rbit	r2, r2
 8005be8:	603a      	str	r2, [r7, #0]
  return result;
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	fab2 f282 	clz	r2, r2
 8005bf0:	b2d2      	uxtb	r2, r2
 8005bf2:	40d3      	lsrs	r3, r2
 8005bf4:	4a04      	ldr	r2, [pc, #16]	; (8005c08 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005bf6:	5cd3      	ldrb	r3, [r2, r3]
 8005bf8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3708      	adds	r7, #8
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	40021000 	.word	0x40021000
 8005c08:	0800bcc0 	.word	0x0800bcc0

08005c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b092      	sub	sp, #72	; 0x48
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f000 80d4 	beq.w	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c30:	4b4e      	ldr	r3, [pc, #312]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c32:	69db      	ldr	r3, [r3, #28]
 8005c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10e      	bne.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c3c:	4b4b      	ldr	r3, [pc, #300]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c3e:	69db      	ldr	r3, [r3, #28]
 8005c40:	4a4a      	ldr	r2, [pc, #296]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c46:	61d3      	str	r3, [r2, #28]
 8005c48:	4b48      	ldr	r3, [pc, #288]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c4a:	69db      	ldr	r3, [r3, #28]
 8005c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c50:	60bb      	str	r3, [r7, #8]
 8005c52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c54:	2301      	movs	r3, #1
 8005c56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5a:	4b45      	ldr	r3, [pc, #276]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d118      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c66:	4b42      	ldr	r3, [pc, #264]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a41      	ldr	r2, [pc, #260]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c70:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c72:	f7fc fc2b 	bl	80024cc <HAL_GetTick>
 8005c76:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c78:	e008      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c7a:	f7fc fc27 	bl	80024cc <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b64      	cmp	r3, #100	; 0x64
 8005c86:	d901      	bls.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e1d6      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c8c:	4b38      	ldr	r3, [pc, #224]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0f0      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c98:	4b34      	ldr	r3, [pc, #208]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c9a:	6a1b      	ldr	r3, [r3, #32]
 8005c9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 8084 	beq.w	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d07c      	beq.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cb8:	4b2c      	ldr	r3, [pc, #176]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cca:	fa93 f3a3 	rbit	r3, r3
 8005cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cd2:	fab3 f383 	clz	r3, r3
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	461a      	mov	r2, r3
 8005cda:	4b26      	ldr	r3, [pc, #152]	; (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005cdc:	4413      	add	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cee:	fa93 f3a3 	rbit	r3, r3
 8005cf2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cf6:	fab3 f383 	clz	r3, r3
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4b1d      	ldr	r3, [pc, #116]	; (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d00:	4413      	add	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	461a      	mov	r2, r3
 8005d06:	2300      	movs	r3, #0
 8005d08:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d0a:	4a18      	ldr	r2, [pc, #96]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d0e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d04b      	beq.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d1a:	f7fc fbd7 	bl	80024cc <HAL_GetTick>
 8005d1e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d20:	e00a      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d22:	f7fc fbd3 	bl	80024cc <HAL_GetTick>
 8005d26:	4602      	mov	r2, r0
 8005d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e180      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d3e:	fa93 f3a3 	rbit	r3, r3
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24
 8005d44:	2302      	movs	r3, #2
 8005d46:	623b      	str	r3, [r7, #32]
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	fa93 f3a3 	rbit	r3, r3
 8005d4e:	61fb      	str	r3, [r7, #28]
  return result;
 8005d50:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d52:	fab3 f383 	clz	r3, r3
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	095b      	lsrs	r3, r3, #5
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	f043 0302 	orr.w	r3, r3, #2
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d108      	bne.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005d66:	4b01      	ldr	r3, [pc, #4]	; (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	e00d      	b.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005d6c:	40021000 	.word	0x40021000
 8005d70:	40007000 	.word	0x40007000
 8005d74:	10908100 	.word	0x10908100
 8005d78:	2302      	movs	r3, #2
 8005d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	fa93 f3a3 	rbit	r3, r3
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	4b9a      	ldr	r3, [pc, #616]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d88:	2202      	movs	r2, #2
 8005d8a:	613a      	str	r2, [r7, #16]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	fa92 f2a2 	rbit	r2, r2
 8005d92:	60fa      	str	r2, [r7, #12]
  return result;
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	fab2 f282 	clz	r2, r2
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005da0:	b2d2      	uxtb	r2, r2
 8005da2:	f002 021f 	and.w	r2, r2, #31
 8005da6:	2101      	movs	r1, #1
 8005da8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dac:	4013      	ands	r3, r2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0b7      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005db2:	4b8f      	ldr	r3, [pc, #572]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	498c      	ldr	r1, [pc, #560]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005dc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d105      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dcc:	4b88      	ldr	r3, [pc, #544]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	4a87      	ldr	r2, [pc, #540]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d008      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005de4:	4b82      	ldr	r3, [pc, #520]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de8:	f023 0203 	bic.w	r2, r3, #3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	497f      	ldr	r1, [pc, #508]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d008      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e02:	4b7b      	ldr	r3, [pc, #492]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	4978      	ldr	r1, [pc, #480]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0304 	and.w	r3, r3, #4
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d008      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e20:	4b73      	ldr	r3, [pc, #460]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	4970      	ldr	r1, [pc, #448]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0320 	and.w	r3, r3, #32
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d008      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e3e:	4b6c      	ldr	r3, [pc, #432]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e42:	f023 0210 	bic.w	r2, r3, #16
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	4969      	ldr	r1, [pc, #420]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d008      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005e5c:	4b64      	ldr	r3, [pc, #400]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e68:	4961      	ldr	r1, [pc, #388]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d008      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e7a:	4b5d      	ldr	r3, [pc, #372]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7e:	f023 0220 	bic.w	r2, r3, #32
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	495a      	ldr	r1, [pc, #360]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d008      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e98:	4b55      	ldr	r3, [pc, #340]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	4952      	ldr	r1, [pc, #328]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 0308 	and.w	r3, r3, #8
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d008      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005eb6:	4b4e      	ldr	r3, [pc, #312]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	494b      	ldr	r1, [pc, #300]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0310 	and.w	r3, r3, #16
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d008      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ed4:	4b46      	ldr	r3, [pc, #280]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	4943      	ldr	r1, [pc, #268]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d008      	beq.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005ef2:	4b3f      	ldr	r3, [pc, #252]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efe:	493c      	ldr	r1, [pc, #240]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d008      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f10:	4b37      	ldr	r3, [pc, #220]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f14:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1c:	4934      	ldr	r1, [pc, #208]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d008      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005f2e:	4b30      	ldr	r3, [pc, #192]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f32:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f3a:	492d      	ldr	r1, [pc, #180]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d008      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005f4c:	4b28      	ldr	r3, [pc, #160]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f58:	4925      	ldr	r1, [pc, #148]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d008      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005f6a:	4b21      	ldr	r3, [pc, #132]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	491e      	ldr	r1, [pc, #120]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d008      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005f88:	4b19      	ldr	r3, [pc, #100]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f8c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f94:	4916      	ldr	r1, [pc, #88]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d008      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005fa6:	4b12      	ldr	r3, [pc, #72]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005faa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fb2:	490f      	ldr	r1, [pc, #60]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d008      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005fc4:	4b0a      	ldr	r3, [pc, #40]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd0:	4907      	ldr	r1, [pc, #28]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d00c      	beq.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005fe2:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	e002      	b.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8005fee:	bf00      	nop
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ff6:	4913      	ldr	r1, [pc, #76]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006004:	2b00      	cmp	r3, #0
 8006006:	d008      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006008:	4b0e      	ldr	r3, [pc, #56]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006014:	490b      	ldr	r1, [pc, #44]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006016:	4313      	orrs	r3, r2
 8006018:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d008      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8006026:	4b07      	ldr	r3, [pc, #28]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006032:	4904      	ldr	r1, [pc, #16]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006034:	4313      	orrs	r3, r2
 8006036:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3748      	adds	r7, #72	; 0x48
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	40021000 	.word	0x40021000

08006048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d101      	bne.n	800605a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e054      	b.n	8006104 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d111      	bne.n	800608a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f001 fa28 	bl	80074c4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006078:	2b00      	cmp	r3, #0
 800607a:	d102      	bne.n	8006082 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a23      	ldr	r2, [pc, #140]	; (800610c <HAL_TIM_Base_Init+0xc4>)
 8006080:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2202      	movs	r2, #2
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	3304      	adds	r3, #4
 800609a:	4619      	mov	r1, r3
 800609c:	4610      	mov	r0, r2
 800609e:	f000 fdad 	bl	8006bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	0800215d 	.word	0x0800215d

08006110 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b01      	cmp	r3, #1
 8006122:	d001      	beq.n	8006128 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e04f      	b.n	80061c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68da      	ldr	r2, [r3, #12]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0201 	orr.w	r2, r2, #1
 800613e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a23      	ldr	r2, [pc, #140]	; (80061d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d01d      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006152:	d018      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1f      	ldr	r2, [pc, #124]	; (80061d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d013      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1e      	ldr	r2, [pc, #120]	; (80061dc <HAL_TIM_Base_Start_IT+0xcc>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d00e      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a1c      	ldr	r2, [pc, #112]	; (80061e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d009      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a1b      	ldr	r2, [pc, #108]	; (80061e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d004      	beq.n	8006186 <HAL_TIM_Base_Start_IT+0x76>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a19      	ldr	r2, [pc, #100]	; (80061e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d115      	bne.n	80061b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689a      	ldr	r2, [r3, #8]
 800618c:	4b17      	ldr	r3, [pc, #92]	; (80061ec <HAL_TIM_Base_Start_IT+0xdc>)
 800618e:	4013      	ands	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2b06      	cmp	r3, #6
 8006196:	d015      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0xb4>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800619e:	d011      	beq.n	80061c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0201 	orr.w	r2, r2, #1
 80061ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b0:	e008      	b.n	80061c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0201 	orr.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	e000      	b.n	80061c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	40012c00 	.word	0x40012c00
 80061d8:	40000400 	.word	0x40000400
 80061dc:	40000800 	.word	0x40000800
 80061e0:	40013400 	.word	0x40013400
 80061e4:	40014000 	.word	0x40014000
 80061e8:	40015000 	.word	0x40015000
 80061ec:	00010007 	.word	0x00010007

080061f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e054      	b.n	80062ac <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d111      	bne.n	8006232 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f001 f954 	bl	80074c4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006220:	2b00      	cmp	r3, #0
 8006222:	d102      	bne.n	800622a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a23      	ldr	r2, [pc, #140]	; (80062b4 <HAL_TIM_PWM_Init+0xc4>)
 8006228:	665a      	str	r2, [r3, #100]	; 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2202      	movs	r2, #2
 8006236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	3304      	adds	r3, #4
 8006242:	4619      	mov	r1, r3
 8006244:	4610      	mov	r0, r2
 8006246:	f000 fcd9 	bl	8006bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	080021a5 	.word	0x080021a5

080062b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d109      	bne.n	80062dc <HAL_TIM_PWM_Start+0x24>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	bf14      	ite	ne
 80062d4:	2301      	movne	r3, #1
 80062d6:	2300      	moveq	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	e03c      	b.n	8006356 <HAL_TIM_PWM_Start+0x9e>
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2b04      	cmp	r3, #4
 80062e0:	d109      	bne.n	80062f6 <HAL_TIM_PWM_Start+0x3e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	bf14      	ite	ne
 80062ee:	2301      	movne	r3, #1
 80062f0:	2300      	moveq	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	e02f      	b.n	8006356 <HAL_TIM_PWM_Start+0x9e>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d109      	bne.n	8006310 <HAL_TIM_PWM_Start+0x58>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b01      	cmp	r3, #1
 8006306:	bf14      	ite	ne
 8006308:	2301      	movne	r3, #1
 800630a:	2300      	moveq	r3, #0
 800630c:	b2db      	uxtb	r3, r3
 800630e:	e022      	b.n	8006356 <HAL_TIM_PWM_Start+0x9e>
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b0c      	cmp	r3, #12
 8006314:	d109      	bne.n	800632a <HAL_TIM_PWM_Start+0x72>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b01      	cmp	r3, #1
 8006320:	bf14      	ite	ne
 8006322:	2301      	movne	r3, #1
 8006324:	2300      	moveq	r3, #0
 8006326:	b2db      	uxtb	r3, r3
 8006328:	e015      	b.n	8006356 <HAL_TIM_PWM_Start+0x9e>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b10      	cmp	r3, #16
 800632e:	d109      	bne.n	8006344 <HAL_TIM_PWM_Start+0x8c>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b01      	cmp	r3, #1
 800633a:	bf14      	ite	ne
 800633c:	2301      	movne	r3, #1
 800633e:	2300      	moveq	r3, #0
 8006340:	b2db      	uxtb	r3, r3
 8006342:	e008      	b.n	8006356 <HAL_TIM_PWM_Start+0x9e>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b01      	cmp	r3, #1
 800634e:	bf14      	ite	ne
 8006350:	2301      	movne	r3, #1
 8006352:	2300      	moveq	r3, #0
 8006354:	b2db      	uxtb	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e0a1      	b.n	80064a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d104      	bne.n	800636e <HAL_TIM_PWM_Start+0xb6>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2202      	movs	r2, #2
 8006368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800636c:	e023      	b.n	80063b6 <HAL_TIM_PWM_Start+0xfe>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b04      	cmp	r3, #4
 8006372:	d104      	bne.n	800637e <HAL_TIM_PWM_Start+0xc6>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800637c:	e01b      	b.n	80063b6 <HAL_TIM_PWM_Start+0xfe>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b08      	cmp	r3, #8
 8006382:	d104      	bne.n	800638e <HAL_TIM_PWM_Start+0xd6>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800638c:	e013      	b.n	80063b6 <HAL_TIM_PWM_Start+0xfe>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b0c      	cmp	r3, #12
 8006392:	d104      	bne.n	800639e <HAL_TIM_PWM_Start+0xe6>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800639c:	e00b      	b.n	80063b6 <HAL_TIM_PWM_Start+0xfe>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b10      	cmp	r3, #16
 80063a2:	d104      	bne.n	80063ae <HAL_TIM_PWM_Start+0xf6>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063ac:	e003      	b.n	80063b6 <HAL_TIM_PWM_Start+0xfe>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2201      	movs	r2, #1
 80063bc:	6839      	ldr	r1, [r7, #0]
 80063be:	4618      	mov	r0, r3
 80063c0:	f001 f85a 	bl	8007478 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a38      	ldr	r2, [pc, #224]	; (80064ac <HAL_TIM_PWM_Start+0x1f4>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d018      	beq.n	8006400 <HAL_TIM_PWM_Start+0x148>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a37      	ldr	r2, [pc, #220]	; (80064b0 <HAL_TIM_PWM_Start+0x1f8>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d013      	beq.n	8006400 <HAL_TIM_PWM_Start+0x148>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a35      	ldr	r2, [pc, #212]	; (80064b4 <HAL_TIM_PWM_Start+0x1fc>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00e      	beq.n	8006400 <HAL_TIM_PWM_Start+0x148>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a34      	ldr	r2, [pc, #208]	; (80064b8 <HAL_TIM_PWM_Start+0x200>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d009      	beq.n	8006400 <HAL_TIM_PWM_Start+0x148>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a32      	ldr	r2, [pc, #200]	; (80064bc <HAL_TIM_PWM_Start+0x204>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d004      	beq.n	8006400 <HAL_TIM_PWM_Start+0x148>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a31      	ldr	r2, [pc, #196]	; (80064c0 <HAL_TIM_PWM_Start+0x208>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d101      	bne.n	8006404 <HAL_TIM_PWM_Start+0x14c>
 8006400:	2301      	movs	r3, #1
 8006402:	e000      	b.n	8006406 <HAL_TIM_PWM_Start+0x14e>
 8006404:	2300      	movs	r3, #0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d007      	beq.n	800641a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006418:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a23      	ldr	r2, [pc, #140]	; (80064ac <HAL_TIM_PWM_Start+0x1f4>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d01d      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800642c:	d018      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a24      	ldr	r2, [pc, #144]	; (80064c4 <HAL_TIM_PWM_Start+0x20c>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d013      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a22      	ldr	r2, [pc, #136]	; (80064c8 <HAL_TIM_PWM_Start+0x210>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d00e      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1a      	ldr	r2, [pc, #104]	; (80064b0 <HAL_TIM_PWM_Start+0x1f8>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d009      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a18      	ldr	r2, [pc, #96]	; (80064b4 <HAL_TIM_PWM_Start+0x1fc>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d004      	beq.n	8006460 <HAL_TIM_PWM_Start+0x1a8>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a19      	ldr	r2, [pc, #100]	; (80064c0 <HAL_TIM_PWM_Start+0x208>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d115      	bne.n	800648c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	4b19      	ldr	r3, [pc, #100]	; (80064cc <HAL_TIM_PWM_Start+0x214>)
 8006468:	4013      	ands	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2b06      	cmp	r3, #6
 8006470:	d015      	beq.n	800649e <HAL_TIM_PWM_Start+0x1e6>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006478:	d011      	beq.n	800649e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f042 0201 	orr.w	r2, r2, #1
 8006488:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800648a:	e008      	b.n	800649e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	601a      	str	r2, [r3, #0]
 800649c:	e000      	b.n	80064a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800649e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	40012c00 	.word	0x40012c00
 80064b0:	40013400 	.word	0x40013400
 80064b4:	40014000 	.word	0x40014000
 80064b8:	40014400 	.word	0x40014400
 80064bc:	40014800 	.word	0x40014800
 80064c0:	40015000 	.word	0x40015000
 80064c4:	40000400 	.word	0x40000400
 80064c8:	40000800 	.word	0x40000800
 80064cc:	00010007 	.word	0x00010007

080064d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	f003 0302 	and.w	r3, r3, #2
 80064e2:	2b02      	cmp	r3, #2
 80064e4:	d128      	bne.n	8006538 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f003 0302 	and.w	r3, r3, #2
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d121      	bne.n	8006538 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f06f 0202 	mvn.w	r2, #2
 80064fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	f003 0303 	and.w	r3, r3, #3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d005      	beq.n	800651e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	4798      	blx	r3
 800651c:	e009      	b.n	8006532 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	f003 0304 	and.w	r3, r3, #4
 8006542:	2b04      	cmp	r3, #4
 8006544:	d128      	bne.n	8006598 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f003 0304 	and.w	r3, r3, #4
 8006550:	2b04      	cmp	r3, #4
 8006552:	d121      	bne.n	8006598 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f06f 0204 	mvn.w	r2, #4
 800655c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2202      	movs	r2, #2
 8006562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800656e:	2b00      	cmp	r3, #0
 8006570:	d005      	beq.n	800657e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	4798      	blx	r3
 800657c:	e009      	b.n	8006592 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b08      	cmp	r3, #8
 80065a4:	d128      	bne.n	80065f8 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d121      	bne.n	80065f8 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0208 	mvn.w	r2, #8
 80065bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2204      	movs	r2, #4
 80065c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d005      	beq.n	80065de <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	4798      	blx	r3
 80065dc:	e009      	b.n	80065f2 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f003 0310 	and.w	r3, r3, #16
 8006602:	2b10      	cmp	r3, #16
 8006604:	d128      	bne.n	8006658 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f003 0310 	and.w	r3, r3, #16
 8006610:	2b10      	cmp	r3, #16
 8006612:	d121      	bne.n	8006658 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f06f 0210 	mvn.w	r2, #16
 800661c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2208      	movs	r2, #8
 8006622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800662e:	2b00      	cmp	r3, #0
 8006630:	d005      	beq.n	800663e <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	4798      	blx	r3
 800663c:	e009      	b.n	8006652 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b01      	cmp	r3, #1
 8006664:	d110      	bne.n	8006688 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b01      	cmp	r3, #1
 8006672:	d109      	bne.n	8006688 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f06f 0201 	mvn.w	r2, #1
 800667c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006692:	2b80      	cmp	r3, #128	; 0x80
 8006694:	d110      	bne.n	80066b8 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a0:	2b80      	cmp	r3, #128	; 0x80
 80066a2:	d109      	bne.n	80066b8 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	4798      	blx	r3
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c6:	d110      	bne.n	80066ea <HAL_TIM_IRQHandler+0x21a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066d2:	2b80      	cmp	r3, #128	; 0x80
 80066d4:	d109      	bne.n	80066ea <HAL_TIM_IRQHandler+0x21a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	4798      	blx	r3
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f4:	2b40      	cmp	r3, #64	; 0x40
 80066f6:	d110      	bne.n	800671a <HAL_TIM_IRQHandler+0x24a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006702:	2b40      	cmp	r3, #64	; 0x40
 8006704:	d109      	bne.n	800671a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800670e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	f003 0320 	and.w	r3, r3, #32
 8006724:	2b20      	cmp	r3, #32
 8006726:	d110      	bne.n	800674a <HAL_TIM_IRQHandler+0x27a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	f003 0320 	and.w	r3, r3, #32
 8006732:	2b20      	cmp	r3, #32
 8006734:	d109      	bne.n	800674a <HAL_TIM_IRQHandler+0x27a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f06f 0220 	mvn.w	r2, #32
 800673e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800674a:	bf00      	nop
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
	...

08006754 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800676e:	2302      	movs	r3, #2
 8006770:	e0ff      	b.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2b14      	cmp	r3, #20
 800677e:	f200 80f0 	bhi.w	8006962 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006782:	a201      	add	r2, pc, #4	; (adr r2, 8006788 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006788:	080067dd 	.word	0x080067dd
 800678c:	08006963 	.word	0x08006963
 8006790:	08006963 	.word	0x08006963
 8006794:	08006963 	.word	0x08006963
 8006798:	0800681d 	.word	0x0800681d
 800679c:	08006963 	.word	0x08006963
 80067a0:	08006963 	.word	0x08006963
 80067a4:	08006963 	.word	0x08006963
 80067a8:	0800685f 	.word	0x0800685f
 80067ac:	08006963 	.word	0x08006963
 80067b0:	08006963 	.word	0x08006963
 80067b4:	08006963 	.word	0x08006963
 80067b8:	0800689f 	.word	0x0800689f
 80067bc:	08006963 	.word	0x08006963
 80067c0:	08006963 	.word	0x08006963
 80067c4:	08006963 	.word	0x08006963
 80067c8:	080068e1 	.word	0x080068e1
 80067cc:	08006963 	.word	0x08006963
 80067d0:	08006963 	.word	0x08006963
 80067d4:	08006963 	.word	0x08006963
 80067d8:	08006921 	.word	0x08006921
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	68b9      	ldr	r1, [r7, #8]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 faa8 	bl	8006d38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699a      	ldr	r2, [r3, #24]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0208 	orr.w	r2, r2, #8
 80067f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699a      	ldr	r2, [r3, #24]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0204 	bic.w	r2, r2, #4
 8006806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6999      	ldr	r1, [r3, #24]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	691a      	ldr	r2, [r3, #16]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	619a      	str	r2, [r3, #24]
      break;
 800681a:	e0a5      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68b9      	ldr	r1, [r7, #8]
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fb22 	bl	8006e6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	699a      	ldr	r2, [r3, #24]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699a      	ldr	r2, [r3, #24]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6999      	ldr	r1, [r3, #24]
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	021a      	lsls	r2, r3, #8
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	430a      	orrs	r2, r1
 800685a:	619a      	str	r2, [r3, #24]
      break;
 800685c:	e084      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68b9      	ldr	r1, [r7, #8]
 8006864:	4618      	mov	r0, r3
 8006866:	f000 fb95 	bl	8006f94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	69da      	ldr	r2, [r3, #28]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f042 0208 	orr.w	r2, r2, #8
 8006878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	69da      	ldr	r2, [r3, #28]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 0204 	bic.w	r2, r2, #4
 8006888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69d9      	ldr	r1, [r3, #28]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	691a      	ldr	r2, [r3, #16]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	430a      	orrs	r2, r1
 800689a:	61da      	str	r2, [r3, #28]
      break;
 800689c:	e064      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68b9      	ldr	r1, [r7, #8]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 fc07 	bl	80070b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	69da      	ldr	r2, [r3, #28]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	69da      	ldr	r2, [r3, #28]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	69d9      	ldr	r1, [r3, #28]
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	021a      	lsls	r2, r3, #8
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	430a      	orrs	r2, r1
 80068dc:	61da      	str	r2, [r3, #28]
      break;
 80068de:	e043      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68b9      	ldr	r1, [r7, #8]
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 fc56 	bl	8007198 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f042 0208 	orr.w	r2, r2, #8
 80068fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f022 0204 	bic.w	r2, r2, #4
 800690a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	691a      	ldr	r2, [r3, #16]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	430a      	orrs	r2, r1
 800691c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800691e:	e023      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68b9      	ldr	r1, [r7, #8]
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fca0 	bl	800726c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800693a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800694a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	021a      	lsls	r2, r3, #8
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006960:	e002      	b.n	8006968 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	75fb      	strb	r3, [r7, #23]
      break;
 8006966:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006970:	7dfb      	ldrb	r3, [r7, #23]
}
 8006972:	4618      	mov	r0, r3
 8006974:	3718      	adds	r7, #24
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop

0800697c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006986:	2300      	movs	r3, #0
 8006988:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006990:	2b01      	cmp	r3, #1
 8006992:	d101      	bne.n	8006998 <HAL_TIM_ConfigClockSource+0x1c>
 8006994:	2302      	movs	r3, #2
 8006996:	e0b6      	b.n	8006b06 <HAL_TIM_ConfigClockSource+0x18a>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2202      	movs	r2, #2
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80069ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069d4:	d03e      	beq.n	8006a54 <HAL_TIM_ConfigClockSource+0xd8>
 80069d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069da:	f200 8087 	bhi.w	8006aec <HAL_TIM_ConfigClockSource+0x170>
 80069de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e2:	f000 8086 	beq.w	8006af2 <HAL_TIM_ConfigClockSource+0x176>
 80069e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ea:	d87f      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 80069ec:	2b70      	cmp	r3, #112	; 0x70
 80069ee:	d01a      	beq.n	8006a26 <HAL_TIM_ConfigClockSource+0xaa>
 80069f0:	2b70      	cmp	r3, #112	; 0x70
 80069f2:	d87b      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 80069f4:	2b60      	cmp	r3, #96	; 0x60
 80069f6:	d050      	beq.n	8006a9a <HAL_TIM_ConfigClockSource+0x11e>
 80069f8:	2b60      	cmp	r3, #96	; 0x60
 80069fa:	d877      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 80069fc:	2b50      	cmp	r3, #80	; 0x50
 80069fe:	d03c      	beq.n	8006a7a <HAL_TIM_ConfigClockSource+0xfe>
 8006a00:	2b50      	cmp	r3, #80	; 0x50
 8006a02:	d873      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 8006a04:	2b40      	cmp	r3, #64	; 0x40
 8006a06:	d058      	beq.n	8006aba <HAL_TIM_ConfigClockSource+0x13e>
 8006a08:	2b40      	cmp	r3, #64	; 0x40
 8006a0a:	d86f      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 8006a0c:	2b30      	cmp	r3, #48	; 0x30
 8006a0e:	d064      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15e>
 8006a10:	2b30      	cmp	r3, #48	; 0x30
 8006a12:	d86b      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 8006a14:	2b20      	cmp	r3, #32
 8006a16:	d060      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15e>
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	d867      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d05c      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15e>
 8006a20:	2b10      	cmp	r3, #16
 8006a22:	d05a      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15e>
 8006a24:	e062      	b.n	8006aec <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	6899      	ldr	r1, [r3, #8]
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	f000 fcff 	bl	8007438 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	609a      	str	r2, [r3, #8]
      break;
 8006a52:	e04f      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6818      	ldr	r0, [r3, #0]
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	6899      	ldr	r1, [r3, #8]
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f000 fce8 	bl	8007438 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a76:	609a      	str	r2, [r3, #8]
      break;
 8006a78:	e03c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6818      	ldr	r0, [r3, #0]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	6859      	ldr	r1, [r3, #4]
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	461a      	mov	r2, r3
 8006a88:	f000 fc5c 	bl	8007344 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2150      	movs	r1, #80	; 0x50
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 fcb5 	bl	8007402 <TIM_ITRx_SetConfig>
      break;
 8006a98:	e02c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6818      	ldr	r0, [r3, #0]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	6859      	ldr	r1, [r3, #4]
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f000 fc7b 	bl	80073a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2160      	movs	r1, #96	; 0x60
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 fca5 	bl	8007402 <TIM_ITRx_SetConfig>
      break;
 8006ab8:	e01c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f000 fc3c 	bl	8007344 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2140      	movs	r1, #64	; 0x40
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fc95 	bl	8007402 <TIM_ITRx_SetConfig>
      break;
 8006ad8:	e00c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	f000 fc8c 	bl	8007402 <TIM_ITRx_SetConfig>
      break;
 8006aea:	e003      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	73fb      	strb	r3, [r7, #15]
      break;
 8006af0:	e000      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006af2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b0e:	b480      	push	{r7}
 8006b10:	b083      	sub	sp, #12
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006b16:	bf00      	nop
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b2a:	bf00      	nop
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b3e:	bf00      	nop
 8006b40:	370c      	adds	r7, #12
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr

08006b4a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b083      	sub	sp, #12
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b66:	bf00      	nop
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b72:	b480      	push	{r7}
 8006b74:	b083      	sub	sp, #12
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006b7a:	bf00      	nop
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b083      	sub	sp, #12
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b8e:	bf00      	nop
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b083      	sub	sp, #12
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006ba2:	bf00      	nop
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	b083      	sub	sp, #12
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006bb6:	bf00      	nop
 8006bb8:	370c      	adds	r7, #12
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b083      	sub	sp, #12
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  return htim->State;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bd0:	b2db      	uxtb	r3, r3
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <HAL_TIM_PWM_GetState>:
  * @brief  Return the TIM PWM handle state.
  * @param  htim TIM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
{
 8006bde:	b480      	push	{r7}
 8006be0:	b083      	sub	sp, #12
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  return htim->State;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bec:	b2db      	uxtb	r3, r3
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
	...

08006bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a42      	ldr	r2, [pc, #264]	; (8006d18 <TIM_Base_SetConfig+0x11c>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d013      	beq.n	8006c3c <TIM_Base_SetConfig+0x40>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c1a:	d00f      	beq.n	8006c3c <TIM_Base_SetConfig+0x40>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a3f      	ldr	r2, [pc, #252]	; (8006d1c <TIM_Base_SetConfig+0x120>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d00b      	beq.n	8006c3c <TIM_Base_SetConfig+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a3e      	ldr	r2, [pc, #248]	; (8006d20 <TIM_Base_SetConfig+0x124>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d007      	beq.n	8006c3c <TIM_Base_SetConfig+0x40>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a3d      	ldr	r2, [pc, #244]	; (8006d24 <TIM_Base_SetConfig+0x128>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d003      	beq.n	8006c3c <TIM_Base_SetConfig+0x40>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a3c      	ldr	r2, [pc, #240]	; (8006d28 <TIM_Base_SetConfig+0x12c>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d108      	bne.n	8006c4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a31      	ldr	r2, [pc, #196]	; (8006d18 <TIM_Base_SetConfig+0x11c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d01f      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c5c:	d01b      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a2e      	ldr	r2, [pc, #184]	; (8006d1c <TIM_Base_SetConfig+0x120>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d017      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a2d      	ldr	r2, [pc, #180]	; (8006d20 <TIM_Base_SetConfig+0x124>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d013      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a2c      	ldr	r2, [pc, #176]	; (8006d24 <TIM_Base_SetConfig+0x128>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d00f      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a2c      	ldr	r2, [pc, #176]	; (8006d2c <TIM_Base_SetConfig+0x130>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00b      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a2b      	ldr	r2, [pc, #172]	; (8006d30 <TIM_Base_SetConfig+0x134>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d007      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a2a      	ldr	r2, [pc, #168]	; (8006d34 <TIM_Base_SetConfig+0x138>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d003      	beq.n	8006c96 <TIM_Base_SetConfig+0x9a>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a25      	ldr	r2, [pc, #148]	; (8006d28 <TIM_Base_SetConfig+0x12c>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d108      	bne.n	8006ca8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a12      	ldr	r2, [pc, #72]	; (8006d18 <TIM_Base_SetConfig+0x11c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d013      	beq.n	8006cfc <TIM_Base_SetConfig+0x100>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a13      	ldr	r2, [pc, #76]	; (8006d24 <TIM_Base_SetConfig+0x128>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d00f      	beq.n	8006cfc <TIM_Base_SetConfig+0x100>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a13      	ldr	r2, [pc, #76]	; (8006d2c <TIM_Base_SetConfig+0x130>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d00b      	beq.n	8006cfc <TIM_Base_SetConfig+0x100>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a12      	ldr	r2, [pc, #72]	; (8006d30 <TIM_Base_SetConfig+0x134>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d007      	beq.n	8006cfc <TIM_Base_SetConfig+0x100>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a11      	ldr	r2, [pc, #68]	; (8006d34 <TIM_Base_SetConfig+0x138>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d003      	beq.n	8006cfc <TIM_Base_SetConfig+0x100>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a0c      	ldr	r2, [pc, #48]	; (8006d28 <TIM_Base_SetConfig+0x12c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d103      	bne.n	8006d04 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	691a      	ldr	r2, [r3, #16]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2201      	movs	r2, #1
 8006d08:	615a      	str	r2, [r3, #20]
}
 8006d0a:	bf00      	nop
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	40012c00 	.word	0x40012c00
 8006d1c:	40000400 	.word	0x40000400
 8006d20:	40000800 	.word	0x40000800
 8006d24:	40013400 	.word	0x40013400
 8006d28:	40015000 	.word	0x40015000
 8006d2c:	40014000 	.word	0x40014000
 8006d30:	40014400 	.word	0x40014400
 8006d34:	40014800 	.word	0x40014800

08006d38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	f023 0201 	bic.w	r2, r3, #1
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0303 	bic.w	r3, r3, #3
 8006d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f023 0302 	bic.w	r3, r3, #2
 8006d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a30      	ldr	r2, [pc, #192]	; (8006e54 <TIM_OC1_SetConfig+0x11c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d013      	beq.n	8006dc0 <TIM_OC1_SetConfig+0x88>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a2f      	ldr	r2, [pc, #188]	; (8006e58 <TIM_OC1_SetConfig+0x120>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d00f      	beq.n	8006dc0 <TIM_OC1_SetConfig+0x88>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a2e      	ldr	r2, [pc, #184]	; (8006e5c <TIM_OC1_SetConfig+0x124>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d00b      	beq.n	8006dc0 <TIM_OC1_SetConfig+0x88>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a2d      	ldr	r2, [pc, #180]	; (8006e60 <TIM_OC1_SetConfig+0x128>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d007      	beq.n	8006dc0 <TIM_OC1_SetConfig+0x88>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a2c      	ldr	r2, [pc, #176]	; (8006e64 <TIM_OC1_SetConfig+0x12c>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d003      	beq.n	8006dc0 <TIM_OC1_SetConfig+0x88>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a2b      	ldr	r2, [pc, #172]	; (8006e68 <TIM_OC1_SetConfig+0x130>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d10c      	bne.n	8006dda <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f023 0308 	bic.w	r3, r3, #8
 8006dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f023 0304 	bic.w	r3, r3, #4
 8006dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a1d      	ldr	r2, [pc, #116]	; (8006e54 <TIM_OC1_SetConfig+0x11c>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d013      	beq.n	8006e0a <TIM_OC1_SetConfig+0xd2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a1c      	ldr	r2, [pc, #112]	; (8006e58 <TIM_OC1_SetConfig+0x120>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d00f      	beq.n	8006e0a <TIM_OC1_SetConfig+0xd2>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a1b      	ldr	r2, [pc, #108]	; (8006e5c <TIM_OC1_SetConfig+0x124>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d00b      	beq.n	8006e0a <TIM_OC1_SetConfig+0xd2>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a1a      	ldr	r2, [pc, #104]	; (8006e60 <TIM_OC1_SetConfig+0x128>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d007      	beq.n	8006e0a <TIM_OC1_SetConfig+0xd2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a19      	ldr	r2, [pc, #100]	; (8006e64 <TIM_OC1_SetConfig+0x12c>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d003      	beq.n	8006e0a <TIM_OC1_SetConfig+0xd2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a18      	ldr	r2, [pc, #96]	; (8006e68 <TIM_OC1_SetConfig+0x130>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d111      	bne.n	8006e2e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	699b      	ldr	r3, [r3, #24]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	685a      	ldr	r2, [r3, #4]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	621a      	str	r2, [r3, #32]
}
 8006e48:	bf00      	nop
 8006e4a:	371c      	adds	r7, #28
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr
 8006e54:	40012c00 	.word	0x40012c00
 8006e58:	40013400 	.word	0x40013400
 8006e5c:	40014000 	.word	0x40014000
 8006e60:	40014400 	.word	0x40014400
 8006e64:	40014800 	.word	0x40014800
 8006e68:	40015000 	.word	0x40015000

08006e6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b087      	sub	sp, #28
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a1b      	ldr	r3, [r3, #32]
 8006e7a:	f023 0210 	bic.w	r2, r3, #16
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	021b      	lsls	r3, r3, #8
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	f023 0320 	bic.w	r3, r3, #32
 8006eba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	011b      	lsls	r3, r3, #4
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a2c      	ldr	r2, [pc, #176]	; (8006f7c <TIM_OC2_SetConfig+0x110>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d007      	beq.n	8006ee0 <TIM_OC2_SetConfig+0x74>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a2b      	ldr	r2, [pc, #172]	; (8006f80 <TIM_OC2_SetConfig+0x114>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d003      	beq.n	8006ee0 <TIM_OC2_SetConfig+0x74>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a2a      	ldr	r2, [pc, #168]	; (8006f84 <TIM_OC2_SetConfig+0x118>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d10d      	bne.n	8006efc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ee6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	011b      	lsls	r3, r3, #4
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006efa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a1f      	ldr	r2, [pc, #124]	; (8006f7c <TIM_OC2_SetConfig+0x110>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d013      	beq.n	8006f2c <TIM_OC2_SetConfig+0xc0>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	4a1e      	ldr	r2, [pc, #120]	; (8006f80 <TIM_OC2_SetConfig+0x114>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d00f      	beq.n	8006f2c <TIM_OC2_SetConfig+0xc0>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	4a1e      	ldr	r2, [pc, #120]	; (8006f88 <TIM_OC2_SetConfig+0x11c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d00b      	beq.n	8006f2c <TIM_OC2_SetConfig+0xc0>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a1d      	ldr	r2, [pc, #116]	; (8006f8c <TIM_OC2_SetConfig+0x120>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d007      	beq.n	8006f2c <TIM_OC2_SetConfig+0xc0>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a1c      	ldr	r2, [pc, #112]	; (8006f90 <TIM_OC2_SetConfig+0x124>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d003      	beq.n	8006f2c <TIM_OC2_SetConfig+0xc0>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a17      	ldr	r2, [pc, #92]	; (8006f84 <TIM_OC2_SetConfig+0x118>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d113      	bne.n	8006f54 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f32:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f3a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	693a      	ldr	r2, [r7, #16]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	621a      	str	r2, [r3, #32]
}
 8006f6e:	bf00      	nop
 8006f70:	371c      	adds	r7, #28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	40012c00 	.word	0x40012c00
 8006f80:	40013400 	.word	0x40013400
 8006f84:	40015000 	.word	0x40015000
 8006f88:	40014000 	.word	0x40014000
 8006f8c:	40014400 	.word	0x40014400
 8006f90:	40014800 	.word	0x40014800

08006f94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b087      	sub	sp, #28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	69db      	ldr	r3, [r3, #28]
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f023 0303 	bic.w	r3, r3, #3
 8006fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	021b      	lsls	r3, r3, #8
 8006fe8:	697a      	ldr	r2, [r7, #20]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4a2b      	ldr	r2, [pc, #172]	; (80070a0 <TIM_OC3_SetConfig+0x10c>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d007      	beq.n	8007006 <TIM_OC3_SetConfig+0x72>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a2a      	ldr	r2, [pc, #168]	; (80070a4 <TIM_OC3_SetConfig+0x110>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d003      	beq.n	8007006 <TIM_OC3_SetConfig+0x72>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a29      	ldr	r2, [pc, #164]	; (80070a8 <TIM_OC3_SetConfig+0x114>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d10d      	bne.n	8007022 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800700c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	021b      	lsls	r3, r3, #8
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	4313      	orrs	r3, r2
 8007018:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007020:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a1e      	ldr	r2, [pc, #120]	; (80070a0 <TIM_OC3_SetConfig+0x10c>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d013      	beq.n	8007052 <TIM_OC3_SetConfig+0xbe>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a1d      	ldr	r2, [pc, #116]	; (80070a4 <TIM_OC3_SetConfig+0x110>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d00f      	beq.n	8007052 <TIM_OC3_SetConfig+0xbe>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a1d      	ldr	r2, [pc, #116]	; (80070ac <TIM_OC3_SetConfig+0x118>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00b      	beq.n	8007052 <TIM_OC3_SetConfig+0xbe>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a1c      	ldr	r2, [pc, #112]	; (80070b0 <TIM_OC3_SetConfig+0x11c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d007      	beq.n	8007052 <TIM_OC3_SetConfig+0xbe>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a1b      	ldr	r2, [pc, #108]	; (80070b4 <TIM_OC3_SetConfig+0x120>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d003      	beq.n	8007052 <TIM_OC3_SetConfig+0xbe>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a16      	ldr	r2, [pc, #88]	; (80070a8 <TIM_OC3_SetConfig+0x114>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d113      	bne.n	800707a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	011b      	lsls	r3, r3, #4
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	4313      	orrs	r3, r2
 800706c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	011b      	lsls	r3, r3, #4
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	621a      	str	r2, [r3, #32]
}
 8007094:	bf00      	nop
 8007096:	371c      	adds	r7, #28
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	40012c00 	.word	0x40012c00
 80070a4:	40013400 	.word	0x40013400
 80070a8:	40015000 	.word	0x40015000
 80070ac:	40014000 	.word	0x40014000
 80070b0:	40014400 	.word	0x40014400
 80070b4:	40014800 	.word	0x40014800

080070b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b087      	sub	sp, #28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a1b      	ldr	r3, [r3, #32]
 80070d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	021b      	lsls	r3, r3, #8
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007106:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	031b      	lsls	r3, r3, #12
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a1a      	ldr	r2, [pc, #104]	; (8007180 <TIM_OC4_SetConfig+0xc8>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d013      	beq.n	8007144 <TIM_OC4_SetConfig+0x8c>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a19      	ldr	r2, [pc, #100]	; (8007184 <TIM_OC4_SetConfig+0xcc>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d00f      	beq.n	8007144 <TIM_OC4_SetConfig+0x8c>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a18      	ldr	r2, [pc, #96]	; (8007188 <TIM_OC4_SetConfig+0xd0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d00b      	beq.n	8007144 <TIM_OC4_SetConfig+0x8c>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a17      	ldr	r2, [pc, #92]	; (800718c <TIM_OC4_SetConfig+0xd4>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d007      	beq.n	8007144 <TIM_OC4_SetConfig+0x8c>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a16      	ldr	r2, [pc, #88]	; (8007190 <TIM_OC4_SetConfig+0xd8>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d003      	beq.n	8007144 <TIM_OC4_SetConfig+0x8c>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a15      	ldr	r2, [pc, #84]	; (8007194 <TIM_OC4_SetConfig+0xdc>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d109      	bne.n	8007158 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800714a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	695b      	ldr	r3, [r3, #20]
 8007150:	019b      	lsls	r3, r3, #6
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	4313      	orrs	r3, r2
 8007156:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	621a      	str	r2, [r3, #32]
}
 8007172:	bf00      	nop
 8007174:	371c      	adds	r7, #28
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop
 8007180:	40012c00 	.word	0x40012c00
 8007184:	40013400 	.word	0x40013400
 8007188:	40014000 	.word	0x40014000
 800718c:	40014400 	.word	0x40014400
 8007190:	40014800 	.word	0x40014800
 8007194:	40015000 	.word	0x40015000

08007198 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80071dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	041b      	lsls	r3, r3, #16
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a19      	ldr	r2, [pc, #100]	; (8007254 <TIM_OC5_SetConfig+0xbc>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d013      	beq.n	800721a <TIM_OC5_SetConfig+0x82>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a18      	ldr	r2, [pc, #96]	; (8007258 <TIM_OC5_SetConfig+0xc0>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00f      	beq.n	800721a <TIM_OC5_SetConfig+0x82>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a17      	ldr	r2, [pc, #92]	; (800725c <TIM_OC5_SetConfig+0xc4>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d00b      	beq.n	800721a <TIM_OC5_SetConfig+0x82>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a16      	ldr	r2, [pc, #88]	; (8007260 <TIM_OC5_SetConfig+0xc8>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d007      	beq.n	800721a <TIM_OC5_SetConfig+0x82>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a15      	ldr	r2, [pc, #84]	; (8007264 <TIM_OC5_SetConfig+0xcc>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d003      	beq.n	800721a <TIM_OC5_SetConfig+0x82>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a14      	ldr	r2, [pc, #80]	; (8007268 <TIM_OC5_SetConfig+0xd0>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d109      	bne.n	800722e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007220:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	021b      	lsls	r3, r3, #8
 8007228:	697a      	ldr	r2, [r7, #20]
 800722a:	4313      	orrs	r3, r2
 800722c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	621a      	str	r2, [r3, #32]
}
 8007248:	bf00      	nop
 800724a:	371c      	adds	r7, #28
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr
 8007254:	40012c00 	.word	0x40012c00
 8007258:	40013400 	.word	0x40013400
 800725c:	40014000 	.word	0x40014000
 8007260:	40014400 	.word	0x40014400
 8007264:	40014800 	.word	0x40014800
 8007268:	40015000 	.word	0x40015000

0800726c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800726c:	b480      	push	{r7}
 800726e:	b087      	sub	sp, #28
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800729a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800729e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	021b      	lsls	r3, r3, #8
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	051b      	lsls	r3, r3, #20
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4313      	orrs	r3, r2
 80072be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a1a      	ldr	r2, [pc, #104]	; (800732c <TIM_OC6_SetConfig+0xc0>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d013      	beq.n	80072f0 <TIM_OC6_SetConfig+0x84>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a19      	ldr	r2, [pc, #100]	; (8007330 <TIM_OC6_SetConfig+0xc4>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d00f      	beq.n	80072f0 <TIM_OC6_SetConfig+0x84>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a18      	ldr	r2, [pc, #96]	; (8007334 <TIM_OC6_SetConfig+0xc8>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d00b      	beq.n	80072f0 <TIM_OC6_SetConfig+0x84>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a17      	ldr	r2, [pc, #92]	; (8007338 <TIM_OC6_SetConfig+0xcc>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d007      	beq.n	80072f0 <TIM_OC6_SetConfig+0x84>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a16      	ldr	r2, [pc, #88]	; (800733c <TIM_OC6_SetConfig+0xd0>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d003      	beq.n	80072f0 <TIM_OC6_SetConfig+0x84>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a15      	ldr	r2, [pc, #84]	; (8007340 <TIM_OC6_SetConfig+0xd4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d109      	bne.n	8007304 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80072f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	029b      	lsls	r3, r3, #10
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4313      	orrs	r3, r2
 8007302:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	621a      	str	r2, [r3, #32]
}
 800731e:	bf00      	nop
 8007320:	371c      	adds	r7, #28
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	40012c00 	.word	0x40012c00
 8007330:	40013400 	.word	0x40013400
 8007334:	40014000 	.word	0x40014000
 8007338:	40014400 	.word	0x40014400
 800733c:	40014800 	.word	0x40014800
 8007340:	40015000 	.word	0x40015000

08007344 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007344:	b480      	push	{r7}
 8007346:	b087      	sub	sp, #28
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6a1b      	ldr	r3, [r3, #32]
 800735a:	f023 0201 	bic.w	r2, r3, #1
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800736e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	011b      	lsls	r3, r3, #4
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	4313      	orrs	r3, r2
 8007378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f023 030a 	bic.w	r3, r3, #10
 8007380:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	4313      	orrs	r3, r2
 8007388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	621a      	str	r2, [r3, #32]
}
 8007396:	bf00      	nop
 8007398:	371c      	adds	r7, #28
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b087      	sub	sp, #28
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	60f8      	str	r0, [r7, #12]
 80073aa:	60b9      	str	r1, [r7, #8]
 80073ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	f023 0210 	bic.w	r2, r3, #16
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a1b      	ldr	r3, [r3, #32]
 80073c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	031b      	lsls	r3, r3, #12
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	011b      	lsls	r3, r3, #4
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	697a      	ldr	r2, [r7, #20]
 80073ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	621a      	str	r2, [r3, #32]
}
 80073f6:	bf00      	nop
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007402:	b480      	push	{r7}
 8007404:	b085      	sub	sp, #20
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
 800740a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007418:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4313      	orrs	r3, r2
 8007420:	f043 0307 	orr.w	r3, r3, #7
 8007424:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	609a      	str	r2, [r3, #8]
}
 800742c:	bf00      	nop
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007438:	b480      	push	{r7}
 800743a:	b087      	sub	sp, #28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007452:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	021a      	lsls	r2, r3, #8
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	431a      	orrs	r2, r3
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	4313      	orrs	r3, r2
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	4313      	orrs	r3, r2
 8007464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	697a      	ldr	r2, [r7, #20]
 800746a:	609a      	str	r2, [r3, #8]
}
 800746c:	bf00      	nop
 800746e:	371c      	adds	r7, #28
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007478:	b480      	push	{r7}
 800747a:	b087      	sub	sp, #28
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f003 031f 	and.w	r3, r3, #31
 800748a:	2201      	movs	r2, #1
 800748c:	fa02 f303 	lsl.w	r3, r2, r3
 8007490:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6a1a      	ldr	r2, [r3, #32]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	43db      	mvns	r3, r3
 800749a:	401a      	ands	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6a1a      	ldr	r2, [r3, #32]
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f003 031f 	and.w	r3, r3, #31
 80074aa:	6879      	ldr	r1, [r7, #4]
 80074ac:	fa01 f303 	lsl.w	r3, r1, r3
 80074b0:	431a      	orrs	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	621a      	str	r2, [r3, #32]
}
 80074b6:	bf00      	nop
 80074b8:	371c      	adds	r7, #28
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
	...

080074c4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a1e      	ldr	r2, [pc, #120]	; (8007548 <TIM_ResetCallback+0x84>)
 80074d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a1d      	ldr	r2, [pc, #116]	; (800754c <TIM_ResetCallback+0x88>)
 80074d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a1c      	ldr	r2, [pc, #112]	; (8007550 <TIM_ResetCallback+0x8c>)
 80074e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a1b      	ldr	r2, [pc, #108]	; (8007554 <TIM_ResetCallback+0x90>)
 80074e8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a1a      	ldr	r2, [pc, #104]	; (8007558 <TIM_ResetCallback+0x94>)
 80074f0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a19      	ldr	r2, [pc, #100]	; (800755c <TIM_ResetCallback+0x98>)
 80074f8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a18      	ldr	r2, [pc, #96]	; (8007560 <TIM_ResetCallback+0x9c>)
 8007500:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a17      	ldr	r2, [pc, #92]	; (8007564 <TIM_ResetCallback+0xa0>)
 8007508:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a16      	ldr	r2, [pc, #88]	; (8007568 <TIM_ResetCallback+0xa4>)
 8007510:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a15      	ldr	r2, [pc, #84]	; (800756c <TIM_ResetCallback+0xa8>)
 8007518:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a14      	ldr	r2, [pc, #80]	; (8007570 <TIM_ResetCallback+0xac>)
 8007520:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a13      	ldr	r2, [pc, #76]	; (8007574 <TIM_ResetCallback+0xb0>)
 8007528:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a12      	ldr	r2, [pc, #72]	; (8007578 <TIM_ResetCallback+0xb4>)
 8007530:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
#if defined(TIM_BDTR_BK2E)
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a11      	ldr	r2, [pc, #68]	; (800757c <TIM_ResetCallback+0xb8>)
 8007538:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
#endif /* TIM_BDTR_BK2E */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr
 8007548:	0800156d 	.word	0x0800156d
 800754c:	08006b0f 	.word	0x08006b0f
 8007550:	08006b87 	.word	0x08006b87
 8007554:	08006b9b 	.word	0x08006b9b
 8007558:	08006b37 	.word	0x08006b37
 800755c:	08006b4b 	.word	0x08006b4b
 8007560:	08006b23 	.word	0x08006b23
 8007564:	08006b5f 	.word	0x08006b5f
 8007568:	08006b73 	.word	0x08006b73
 800756c:	08006baf 	.word	0x08006baf
 8007570:	08007699 	.word	0x08007699
 8007574:	080076ad 	.word	0x080076ad
 8007578:	080076c1 	.word	0x080076c1
 800757c:	080076d5 	.word	0x080076d5

08007580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007590:	2b01      	cmp	r3, #1
 8007592:	d101      	bne.n	8007598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007594:	2302      	movs	r3, #2
 8007596:	e06d      	b.n	8007674 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2202      	movs	r2, #2
 80075a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a30      	ldr	r2, [pc, #192]	; (8007680 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d009      	beq.n	80075d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a2f      	ldr	r2, [pc, #188]	; (8007684 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d004      	beq.n	80075d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a2d      	ldr	r2, [pc, #180]	; (8007688 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d108      	bne.n	80075e8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80075dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a1e      	ldr	r2, [pc, #120]	; (8007680 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d01d      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007614:	d018      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a1c      	ldr	r2, [pc, #112]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d013      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a1a      	ldr	r2, [pc, #104]	; (8007690 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d00e      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a15      	ldr	r2, [pc, #84]	; (8007684 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d009      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a16      	ldr	r2, [pc, #88]	; (8007694 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d004      	beq.n	8007648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a11      	ldr	r2, [pc, #68]	; (8007688 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d10c      	bne.n	8007662 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800764e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	4313      	orrs	r3, r2
 8007658:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3714      	adds	r7, #20
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	40012c00 	.word	0x40012c00
 8007684:	40013400 	.word	0x40013400
 8007688:	40015000 	.word	0x40015000
 800768c:	40000400 	.word	0x40000400
 8007690:	40000800 	.word	0x40000800
 8007694:	40014000 	.word	0x40014000

08007698 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076c8:	bf00      	nop
 80076ca:	370c      	adds	r7, #12
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e040      	b.n	800777c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d106      	bne.n	8007710 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f7fa fdd2 	bl	80022b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2224      	movs	r2, #36	; 0x24
 8007714:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 0201 	bic.w	r2, r2, #1
 8007724:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f8b6 	bl	8007898 <UART_SetConfig>
 800772c:	4603      	mov	r3, r0
 800772e:	2b01      	cmp	r3, #1
 8007730:	d101      	bne.n	8007736 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e022      	b.n	800777c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773a:	2b00      	cmp	r3, #0
 800773c:	d002      	beq.n	8007744 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 fa7e 	bl	8007c40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007752:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	689a      	ldr	r2, [r3, #8]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007762:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0201 	orr.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 fb05 	bl	8007d84 <UART_CheckIdleState>
 800777a:	4603      	mov	r3, r0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b08a      	sub	sp, #40	; 0x28
 8007788:	af02      	add	r7, sp, #8
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	603b      	str	r3, [r7, #0]
 8007790:	4613      	mov	r3, r2
 8007792:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007798:	2b20      	cmp	r3, #32
 800779a:	d178      	bne.n	800788e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_UART_Transmit+0x24>
 80077a2:	88fb      	ldrh	r3, [r7, #6]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e071      	b.n	8007890 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2221      	movs	r2, #33	; 0x21
 80077b8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077ba:	f7fa fe87 	bl	80024cc <HAL_GetTick>
 80077be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077d8:	d108      	bne.n	80077ec <HAL_UART_Transmit+0x68>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d104      	bne.n	80077ec <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	61bb      	str	r3, [r7, #24]
 80077ea:	e003      	b.n	80077f4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077f0:	2300      	movs	r3, #0
 80077f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80077f4:	e030      	b.n	8007858 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	9300      	str	r3, [sp, #0]
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2200      	movs	r2, #0
 80077fe:	2180      	movs	r1, #128	; 0x80
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f000 fb67 	bl	8007ed4 <UART_WaitOnFlagUntilTimeout>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d004      	beq.n	8007816 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2220      	movs	r2, #32
 8007810:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007812:	2303      	movs	r3, #3
 8007814:	e03c      	b.n	8007890 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10b      	bne.n	8007834 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	881a      	ldrh	r2, [r3, #0]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007828:	b292      	uxth	r2, r2
 800782a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	3302      	adds	r3, #2
 8007830:	61bb      	str	r3, [r7, #24]
 8007832:	e008      	b.n	8007846 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	781a      	ldrb	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	b292      	uxth	r2, r2
 800783e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	3301      	adds	r3, #1
 8007844:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800785e:	b29b      	uxth	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1c8      	bne.n	80077f6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2200      	movs	r2, #0
 800786c:	2140      	movs	r1, #64	; 0x40
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 fb30 	bl	8007ed4 <UART_WaitOnFlagUntilTimeout>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d004      	beq.n	8007884 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2220      	movs	r2, #32
 800787e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007880:	2303      	movs	r3, #3
 8007882:	e005      	b.n	8007890 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2220      	movs	r2, #32
 8007888:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800788a:	2300      	movs	r3, #0
 800788c:	e000      	b.n	8007890 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800788e:	2302      	movs	r3, #2
  }
}
 8007890:	4618      	mov	r0, r3
 8007892:	3720      	adds	r7, #32
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b088      	sub	sp, #32
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	431a      	orrs	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	431a      	orrs	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	4b92      	ldr	r3, [pc, #584]	; (8007b0c <UART_SetConfig+0x274>)
 80078c4:	4013      	ands	r3, r2
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	6812      	ldr	r2, [r2, #0]
 80078ca:	6979      	ldr	r1, [r7, #20]
 80078cc:	430b      	orrs	r3, r1
 80078ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	430a      	orrs	r2, r1
 8007908:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a80      	ldr	r2, [pc, #512]	; (8007b10 <UART_SetConfig+0x278>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d120      	bne.n	8007956 <UART_SetConfig+0xbe>
 8007914:	4b7f      	ldr	r3, [pc, #508]	; (8007b14 <UART_SetConfig+0x27c>)
 8007916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007918:	f003 0303 	and.w	r3, r3, #3
 800791c:	2b03      	cmp	r3, #3
 800791e:	d817      	bhi.n	8007950 <UART_SetConfig+0xb8>
 8007920:	a201      	add	r2, pc, #4	; (adr r2, 8007928 <UART_SetConfig+0x90>)
 8007922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007926:	bf00      	nop
 8007928:	08007939 	.word	0x08007939
 800792c:	08007945 	.word	0x08007945
 8007930:	0800794b 	.word	0x0800794b
 8007934:	0800793f 	.word	0x0800793f
 8007938:	2301      	movs	r3, #1
 800793a:	77fb      	strb	r3, [r7, #31]
 800793c:	e0b5      	b.n	8007aaa <UART_SetConfig+0x212>
 800793e:	2302      	movs	r3, #2
 8007940:	77fb      	strb	r3, [r7, #31]
 8007942:	e0b2      	b.n	8007aaa <UART_SetConfig+0x212>
 8007944:	2304      	movs	r3, #4
 8007946:	77fb      	strb	r3, [r7, #31]
 8007948:	e0af      	b.n	8007aaa <UART_SetConfig+0x212>
 800794a:	2308      	movs	r3, #8
 800794c:	77fb      	strb	r3, [r7, #31]
 800794e:	e0ac      	b.n	8007aaa <UART_SetConfig+0x212>
 8007950:	2310      	movs	r3, #16
 8007952:	77fb      	strb	r3, [r7, #31]
 8007954:	e0a9      	b.n	8007aaa <UART_SetConfig+0x212>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a6f      	ldr	r2, [pc, #444]	; (8007b18 <UART_SetConfig+0x280>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d124      	bne.n	80079aa <UART_SetConfig+0x112>
 8007960:	4b6c      	ldr	r3, [pc, #432]	; (8007b14 <UART_SetConfig+0x27c>)
 8007962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007964:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007968:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800796c:	d011      	beq.n	8007992 <UART_SetConfig+0xfa>
 800796e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007972:	d817      	bhi.n	80079a4 <UART_SetConfig+0x10c>
 8007974:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007978:	d011      	beq.n	800799e <UART_SetConfig+0x106>
 800797a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800797e:	d811      	bhi.n	80079a4 <UART_SetConfig+0x10c>
 8007980:	2b00      	cmp	r3, #0
 8007982:	d003      	beq.n	800798c <UART_SetConfig+0xf4>
 8007984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007988:	d006      	beq.n	8007998 <UART_SetConfig+0x100>
 800798a:	e00b      	b.n	80079a4 <UART_SetConfig+0x10c>
 800798c:	2300      	movs	r3, #0
 800798e:	77fb      	strb	r3, [r7, #31]
 8007990:	e08b      	b.n	8007aaa <UART_SetConfig+0x212>
 8007992:	2302      	movs	r3, #2
 8007994:	77fb      	strb	r3, [r7, #31]
 8007996:	e088      	b.n	8007aaa <UART_SetConfig+0x212>
 8007998:	2304      	movs	r3, #4
 800799a:	77fb      	strb	r3, [r7, #31]
 800799c:	e085      	b.n	8007aaa <UART_SetConfig+0x212>
 800799e:	2308      	movs	r3, #8
 80079a0:	77fb      	strb	r3, [r7, #31]
 80079a2:	e082      	b.n	8007aaa <UART_SetConfig+0x212>
 80079a4:	2310      	movs	r3, #16
 80079a6:	77fb      	strb	r3, [r7, #31]
 80079a8:	e07f      	b.n	8007aaa <UART_SetConfig+0x212>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a5b      	ldr	r2, [pc, #364]	; (8007b1c <UART_SetConfig+0x284>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d124      	bne.n	80079fe <UART_SetConfig+0x166>
 80079b4:	4b57      	ldr	r3, [pc, #348]	; (8007b14 <UART_SetConfig+0x27c>)
 80079b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80079bc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80079c0:	d011      	beq.n	80079e6 <UART_SetConfig+0x14e>
 80079c2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80079c6:	d817      	bhi.n	80079f8 <UART_SetConfig+0x160>
 80079c8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80079cc:	d011      	beq.n	80079f2 <UART_SetConfig+0x15a>
 80079ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80079d2:	d811      	bhi.n	80079f8 <UART_SetConfig+0x160>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d003      	beq.n	80079e0 <UART_SetConfig+0x148>
 80079d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80079dc:	d006      	beq.n	80079ec <UART_SetConfig+0x154>
 80079de:	e00b      	b.n	80079f8 <UART_SetConfig+0x160>
 80079e0:	2300      	movs	r3, #0
 80079e2:	77fb      	strb	r3, [r7, #31]
 80079e4:	e061      	b.n	8007aaa <UART_SetConfig+0x212>
 80079e6:	2302      	movs	r3, #2
 80079e8:	77fb      	strb	r3, [r7, #31]
 80079ea:	e05e      	b.n	8007aaa <UART_SetConfig+0x212>
 80079ec:	2304      	movs	r3, #4
 80079ee:	77fb      	strb	r3, [r7, #31]
 80079f0:	e05b      	b.n	8007aaa <UART_SetConfig+0x212>
 80079f2:	2308      	movs	r3, #8
 80079f4:	77fb      	strb	r3, [r7, #31]
 80079f6:	e058      	b.n	8007aaa <UART_SetConfig+0x212>
 80079f8:	2310      	movs	r3, #16
 80079fa:	77fb      	strb	r3, [r7, #31]
 80079fc:	e055      	b.n	8007aaa <UART_SetConfig+0x212>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a47      	ldr	r2, [pc, #284]	; (8007b20 <UART_SetConfig+0x288>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d124      	bne.n	8007a52 <UART_SetConfig+0x1ba>
 8007a08:	4b42      	ldr	r3, [pc, #264]	; (8007b14 <UART_SetConfig+0x27c>)
 8007a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a0c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007a10:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a14:	d011      	beq.n	8007a3a <UART_SetConfig+0x1a2>
 8007a16:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007a1a:	d817      	bhi.n	8007a4c <UART_SetConfig+0x1b4>
 8007a1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a20:	d011      	beq.n	8007a46 <UART_SetConfig+0x1ae>
 8007a22:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007a26:	d811      	bhi.n	8007a4c <UART_SetConfig+0x1b4>
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d003      	beq.n	8007a34 <UART_SetConfig+0x19c>
 8007a2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a30:	d006      	beq.n	8007a40 <UART_SetConfig+0x1a8>
 8007a32:	e00b      	b.n	8007a4c <UART_SetConfig+0x1b4>
 8007a34:	2300      	movs	r3, #0
 8007a36:	77fb      	strb	r3, [r7, #31]
 8007a38:	e037      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	77fb      	strb	r3, [r7, #31]
 8007a3e:	e034      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a40:	2304      	movs	r3, #4
 8007a42:	77fb      	strb	r3, [r7, #31]
 8007a44:	e031      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a46:	2308      	movs	r3, #8
 8007a48:	77fb      	strb	r3, [r7, #31]
 8007a4a:	e02e      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a4c:	2310      	movs	r3, #16
 8007a4e:	77fb      	strb	r3, [r7, #31]
 8007a50:	e02b      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a33      	ldr	r2, [pc, #204]	; (8007b24 <UART_SetConfig+0x28c>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d124      	bne.n	8007aa6 <UART_SetConfig+0x20e>
 8007a5c:	4b2d      	ldr	r3, [pc, #180]	; (8007b14 <UART_SetConfig+0x27c>)
 8007a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a60:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007a64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007a68:	d011      	beq.n	8007a8e <UART_SetConfig+0x1f6>
 8007a6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007a6e:	d817      	bhi.n	8007aa0 <UART_SetConfig+0x208>
 8007a70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007a74:	d011      	beq.n	8007a9a <UART_SetConfig+0x202>
 8007a76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007a7a:	d811      	bhi.n	8007aa0 <UART_SetConfig+0x208>
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d003      	beq.n	8007a88 <UART_SetConfig+0x1f0>
 8007a80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a84:	d006      	beq.n	8007a94 <UART_SetConfig+0x1fc>
 8007a86:	e00b      	b.n	8007aa0 <UART_SetConfig+0x208>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	77fb      	strb	r3, [r7, #31]
 8007a8c:	e00d      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a8e:	2302      	movs	r3, #2
 8007a90:	77fb      	strb	r3, [r7, #31]
 8007a92:	e00a      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a94:	2304      	movs	r3, #4
 8007a96:	77fb      	strb	r3, [r7, #31]
 8007a98:	e007      	b.n	8007aaa <UART_SetConfig+0x212>
 8007a9a:	2308      	movs	r3, #8
 8007a9c:	77fb      	strb	r3, [r7, #31]
 8007a9e:	e004      	b.n	8007aaa <UART_SetConfig+0x212>
 8007aa0:	2310      	movs	r3, #16
 8007aa2:	77fb      	strb	r3, [r7, #31]
 8007aa4:	e001      	b.n	8007aaa <UART_SetConfig+0x212>
 8007aa6:	2310      	movs	r3, #16
 8007aa8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	69db      	ldr	r3, [r3, #28]
 8007aae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ab2:	d16b      	bne.n	8007b8c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8007ab4:	7ffb      	ldrb	r3, [r7, #31]
 8007ab6:	2b08      	cmp	r3, #8
 8007ab8:	d838      	bhi.n	8007b2c <UART_SetConfig+0x294>
 8007aba:	a201      	add	r2, pc, #4	; (adr r2, 8007ac0 <UART_SetConfig+0x228>)
 8007abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac0:	08007ae5 	.word	0x08007ae5
 8007ac4:	08007aed 	.word	0x08007aed
 8007ac8:	08007af5 	.word	0x08007af5
 8007acc:	08007b2d 	.word	0x08007b2d
 8007ad0:	08007afb 	.word	0x08007afb
 8007ad4:	08007b2d 	.word	0x08007b2d
 8007ad8:	08007b2d 	.word	0x08007b2d
 8007adc:	08007b2d 	.word	0x08007b2d
 8007ae0:	08007b03 	.word	0x08007b03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ae4:	f7fe f84e 	bl	8005b84 <HAL_RCC_GetPCLK1Freq>
 8007ae8:	61b8      	str	r0, [r7, #24]
        break;
 8007aea:	e024      	b.n	8007b36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007aec:	f7fe f86c 	bl	8005bc8 <HAL_RCC_GetPCLK2Freq>
 8007af0:	61b8      	str	r0, [r7, #24]
        break;
 8007af2:	e020      	b.n	8007b36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007af4:	4b0c      	ldr	r3, [pc, #48]	; (8007b28 <UART_SetConfig+0x290>)
 8007af6:	61bb      	str	r3, [r7, #24]
        break;
 8007af8:	e01d      	b.n	8007b36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007afa:	f7fd ffcd 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8007afe:	61b8      	str	r0, [r7, #24]
        break;
 8007b00:	e019      	b.n	8007b36 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b06:	61bb      	str	r3, [r7, #24]
        break;
 8007b08:	e015      	b.n	8007b36 <UART_SetConfig+0x29e>
 8007b0a:	bf00      	nop
 8007b0c:	efff69f3 	.word	0xefff69f3
 8007b10:	40013800 	.word	0x40013800
 8007b14:	40021000 	.word	0x40021000
 8007b18:	40004400 	.word	0x40004400
 8007b1c:	40004800 	.word	0x40004800
 8007b20:	40004c00 	.word	0x40004c00
 8007b24:	40005000 	.word	0x40005000
 8007b28:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	77bb      	strb	r3, [r7, #30]
        break;
 8007b34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d073      	beq.n	8007c24 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	005a      	lsls	r2, r3, #1
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	085b      	lsrs	r3, r3, #1
 8007b46:	441a      	add	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	2b0f      	cmp	r3, #15
 8007b56:	d916      	bls.n	8007b86 <UART_SetConfig+0x2ee>
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b5e:	d212      	bcs.n	8007b86 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	f023 030f 	bic.w	r3, r3, #15
 8007b68:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	085b      	lsrs	r3, r3, #1
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	89fb      	ldrh	r3, [r7, #14]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	89fa      	ldrh	r2, [r7, #14]
 8007b82:	60da      	str	r2, [r3, #12]
 8007b84:	e04e      	b.n	8007c24 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	77bb      	strb	r3, [r7, #30]
 8007b8a:	e04b      	b.n	8007c24 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b8c:	7ffb      	ldrb	r3, [r7, #31]
 8007b8e:	2b08      	cmp	r3, #8
 8007b90:	d827      	bhi.n	8007be2 <UART_SetConfig+0x34a>
 8007b92:	a201      	add	r2, pc, #4	; (adr r2, 8007b98 <UART_SetConfig+0x300>)
 8007b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b98:	08007bbd 	.word	0x08007bbd
 8007b9c:	08007bc5 	.word	0x08007bc5
 8007ba0:	08007bcd 	.word	0x08007bcd
 8007ba4:	08007be3 	.word	0x08007be3
 8007ba8:	08007bd3 	.word	0x08007bd3
 8007bac:	08007be3 	.word	0x08007be3
 8007bb0:	08007be3 	.word	0x08007be3
 8007bb4:	08007be3 	.word	0x08007be3
 8007bb8:	08007bdb 	.word	0x08007bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bbc:	f7fd ffe2 	bl	8005b84 <HAL_RCC_GetPCLK1Freq>
 8007bc0:	61b8      	str	r0, [r7, #24]
        break;
 8007bc2:	e013      	b.n	8007bec <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bc4:	f7fe f800 	bl	8005bc8 <HAL_RCC_GetPCLK2Freq>
 8007bc8:	61b8      	str	r0, [r7, #24]
        break;
 8007bca:	e00f      	b.n	8007bec <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bcc:	4b1b      	ldr	r3, [pc, #108]	; (8007c3c <UART_SetConfig+0x3a4>)
 8007bce:	61bb      	str	r3, [r7, #24]
        break;
 8007bd0:	e00c      	b.n	8007bec <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bd2:	f7fd ff61 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8007bd6:	61b8      	str	r0, [r7, #24]
        break;
 8007bd8:	e008      	b.n	8007bec <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bde:	61bb      	str	r3, [r7, #24]
        break;
 8007be0:	e004      	b.n	8007bec <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007be2:	2300      	movs	r3, #0
 8007be4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	77bb      	strb	r3, [r7, #30]
        break;
 8007bea:	bf00      	nop
    }

    if (pclk != 0U)
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d018      	beq.n	8007c24 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	085a      	lsrs	r2, r3, #1
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	441a      	add	r2, r3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	2b0f      	cmp	r3, #15
 8007c0a:	d909      	bls.n	8007c20 <UART_SetConfig+0x388>
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c12:	d205      	bcs.n	8007c20 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	60da      	str	r2, [r3, #12]
 8007c1e:	e001      	b.n	8007c24 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007c30:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3720      	adds	r7, #32
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	007a1200 	.word	0x007a1200

08007c40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4c:	f003 0301 	and.w	r3, r3, #1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00a      	beq.n	8007c6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00a      	beq.n	8007c8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c90:	f003 0304 	and.w	r3, r3, #4
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00a      	beq.n	8007cae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb2:	f003 0308 	and.w	r3, r3, #8
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00a      	beq.n	8007cd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	430a      	orrs	r2, r1
 8007cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd4:	f003 0310 	and.w	r3, r3, #16
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00a      	beq.n	8007cf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	430a      	orrs	r2, r1
 8007cf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf6:	f003 0320 	and.w	r3, r3, #32
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00a      	beq.n	8007d14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	430a      	orrs	r2, r1
 8007d12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d01a      	beq.n	8007d56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d3e:	d10a      	bne.n	8007d56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00a      	beq.n	8007d78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	430a      	orrs	r2, r1
 8007d76:	605a      	str	r2, [r3, #4]
  }
}
 8007d78:	bf00      	nop
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b098      	sub	sp, #96	; 0x60
 8007d88:	af02      	add	r7, sp, #8
 8007d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d94:	f7fa fb9a 	bl	80024cc <HAL_GetTick>
 8007d98:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0308 	and.w	r3, r3, #8
 8007da4:	2b08      	cmp	r3, #8
 8007da6:	d12e      	bne.n	8007e06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007da8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007db0:	2200      	movs	r2, #0
 8007db2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f88c 	bl	8007ed4 <UART_WaitOnFlagUntilTimeout>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d021      	beq.n	8007e06 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dca:	e853 3f00 	ldrex	r3, [r3]
 8007dce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dd6:	653b      	str	r3, [r7, #80]	; 0x50
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007de0:	647b      	str	r3, [r7, #68]	; 0x44
 8007de2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007de6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e6      	bne.n	8007dc2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e062      	b.n	8007ecc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 0304 	and.w	r3, r3, #4
 8007e10:	2b04      	cmp	r3, #4
 8007e12:	d149      	bne.n	8007ea8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f856 	bl	8007ed4 <UART_WaitOnFlagUntilTimeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d03c      	beq.n	8007ea8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	e853 3f00 	ldrex	r3, [r3]
 8007e3a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	461a      	mov	r2, r3
 8007e4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e4c:	633b      	str	r3, [r7, #48]	; 0x30
 8007e4e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e54:	e841 2300 	strex	r3, r2, [r1]
 8007e58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1e6      	bne.n	8007e2e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	3308      	adds	r3, #8
 8007e66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	e853 3f00 	ldrex	r3, [r3]
 8007e6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f023 0301 	bic.w	r3, r3, #1
 8007e76:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	3308      	adds	r3, #8
 8007e7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e80:	61fa      	str	r2, [r7, #28]
 8007e82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e84:	69b9      	ldr	r1, [r7, #24]
 8007e86:	69fa      	ldr	r2, [r7, #28]
 8007e88:	e841 2300 	strex	r3, r2, [r1]
 8007e8c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e5      	bne.n	8007e60 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2220      	movs	r2, #32
 8007e98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	e011      	b.n	8007ecc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2220      	movs	r2, #32
 8007eac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3758      	adds	r7, #88	; 0x58
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	603b      	str	r3, [r7, #0]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ee4:	e049      	b.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eec:	d045      	beq.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eee:	f7fa faed 	bl	80024cc <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	69ba      	ldr	r2, [r7, #24]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d302      	bcc.n	8007f04 <UART_WaitOnFlagUntilTimeout+0x30>
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d101      	bne.n	8007f08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e048      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0304 	and.w	r3, r3, #4
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d031      	beq.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	69db      	ldr	r3, [r3, #28]
 8007f1c:	f003 0308 	and.w	r3, r3, #8
 8007f20:	2b08      	cmp	r3, #8
 8007f22:	d110      	bne.n	8007f46 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2208      	movs	r2, #8
 8007f2a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 f838 	bl	8007fa2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2208      	movs	r2, #8
 8007f36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e029      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	69db      	ldr	r3, [r3, #28]
 8007f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f54:	d111      	bne.n	8007f7a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f60:	68f8      	ldr	r0, [r7, #12]
 8007f62:	f000 f81e 	bl	8007fa2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007f76:	2303      	movs	r3, #3
 8007f78:	e00f      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69da      	ldr	r2, [r3, #28]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	4013      	ands	r3, r2
 8007f84:	68ba      	ldr	r2, [r7, #8]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	bf0c      	ite	eq
 8007f8a:	2301      	moveq	r3, #1
 8007f8c:	2300      	movne	r3, #0
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	461a      	mov	r2, r3
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d0a6      	beq.n	8007ee6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b095      	sub	sp, #84	; 0x54
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fc8:	643b      	str	r3, [r7, #64]	; 0x40
 8007fca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e6      	bne.n	8007faa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	3308      	adds	r3, #8
 8007fe2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe4:	6a3b      	ldr	r3, [r7, #32]
 8007fe6:	e853 3f00 	ldrex	r3, [r3]
 8007fea:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	f023 0301 	bic.w	r3, r3, #1
 8007ff2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	3308      	adds	r3, #8
 8007ffa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ffc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ffe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008000:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008004:	e841 2300 	strex	r3, r2, [r1]
 8008008:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800800a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800c:	2b00      	cmp	r3, #0
 800800e:	d1e5      	bne.n	8007fdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008014:	2b01      	cmp	r3, #1
 8008016:	d118      	bne.n	800804a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	60bb      	str	r3, [r7, #8]
   return(result);
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	f023 0310 	bic.w	r3, r3, #16
 800802c:	647b      	str	r3, [r7, #68]	; 0x44
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008036:	61bb      	str	r3, [r7, #24]
 8008038:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803a:	6979      	ldr	r1, [r7, #20]
 800803c:	69ba      	ldr	r2, [r7, #24]
 800803e:	e841 2300 	strex	r3, r2, [r1]
 8008042:	613b      	str	r3, [r7, #16]
   return(result);
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1e6      	bne.n	8008018 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800805e:	bf00      	nop
 8008060:	3754      	adds	r7, #84	; 0x54
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr

0800806a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800806a:	b480      	push	{r7}
 800806c:	b085      	sub	sp, #20
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008072:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008076:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800807e:	b29a      	uxth	r2, r3
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	b29b      	uxth	r3, r3
 8008084:	43db      	mvns	r3, r3
 8008086:	b29b      	uxth	r3, r3
 8008088:	4013      	ands	r3, r2
 800808a:	b29a      	uxth	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3714      	adds	r7, #20
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80080a0:	b084      	sub	sp, #16
 80080a2:	b480      	push	{r7}
 80080a4:	b083      	sub	sp, #12
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
 80080aa:	f107 0014 	add.w	r0, r7, #20
 80080ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	b004      	add	sp, #16
 80080e0:	4770      	bx	lr
	...

080080e4 <__errno>:
 80080e4:	4b01      	ldr	r3, [pc, #4]	; (80080ec <__errno+0x8>)
 80080e6:	6818      	ldr	r0, [r3, #0]
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	20000014 	.word	0x20000014

080080f0 <__libc_init_array>:
 80080f0:	b570      	push	{r4, r5, r6, lr}
 80080f2:	4d0d      	ldr	r5, [pc, #52]	; (8008128 <__libc_init_array+0x38>)
 80080f4:	4c0d      	ldr	r4, [pc, #52]	; (800812c <__libc_init_array+0x3c>)
 80080f6:	1b64      	subs	r4, r4, r5
 80080f8:	10a4      	asrs	r4, r4, #2
 80080fa:	2600      	movs	r6, #0
 80080fc:	42a6      	cmp	r6, r4
 80080fe:	d109      	bne.n	8008114 <__libc_init_array+0x24>
 8008100:	4d0b      	ldr	r5, [pc, #44]	; (8008130 <__libc_init_array+0x40>)
 8008102:	4c0c      	ldr	r4, [pc, #48]	; (8008134 <__libc_init_array+0x44>)
 8008104:	f002 ff0c 	bl	800af20 <_init>
 8008108:	1b64      	subs	r4, r4, r5
 800810a:	10a4      	asrs	r4, r4, #2
 800810c:	2600      	movs	r6, #0
 800810e:	42a6      	cmp	r6, r4
 8008110:	d105      	bne.n	800811e <__libc_init_array+0x2e>
 8008112:	bd70      	pop	{r4, r5, r6, pc}
 8008114:	f855 3b04 	ldr.w	r3, [r5], #4
 8008118:	4798      	blx	r3
 800811a:	3601      	adds	r6, #1
 800811c:	e7ee      	b.n	80080fc <__libc_init_array+0xc>
 800811e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008122:	4798      	blx	r3
 8008124:	3601      	adds	r6, #1
 8008126:	e7f2      	b.n	800810e <__libc_init_array+0x1e>
 8008128:	0800c0c4 	.word	0x0800c0c4
 800812c:	0800c0c4 	.word	0x0800c0c4
 8008130:	0800c0c4 	.word	0x0800c0c4
 8008134:	0800c0c8 	.word	0x0800c0c8

08008138 <malloc>:
 8008138:	4b02      	ldr	r3, [pc, #8]	; (8008144 <malloc+0xc>)
 800813a:	4601      	mov	r1, r0
 800813c:	6818      	ldr	r0, [r3, #0]
 800813e:	f000 b87f 	b.w	8008240 <_malloc_r>
 8008142:	bf00      	nop
 8008144:	20000014 	.word	0x20000014

08008148 <free>:
 8008148:	4b02      	ldr	r3, [pc, #8]	; (8008154 <free+0xc>)
 800814a:	4601      	mov	r1, r0
 800814c:	6818      	ldr	r0, [r3, #0]
 800814e:	f000 b80b 	b.w	8008168 <_free_r>
 8008152:	bf00      	nop
 8008154:	20000014 	.word	0x20000014

08008158 <memset>:
 8008158:	4402      	add	r2, r0
 800815a:	4603      	mov	r3, r0
 800815c:	4293      	cmp	r3, r2
 800815e:	d100      	bne.n	8008162 <memset+0xa>
 8008160:	4770      	bx	lr
 8008162:	f803 1b01 	strb.w	r1, [r3], #1
 8008166:	e7f9      	b.n	800815c <memset+0x4>

08008168 <_free_r>:
 8008168:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800816a:	2900      	cmp	r1, #0
 800816c:	d044      	beq.n	80081f8 <_free_r+0x90>
 800816e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008172:	9001      	str	r0, [sp, #4]
 8008174:	2b00      	cmp	r3, #0
 8008176:	f1a1 0404 	sub.w	r4, r1, #4
 800817a:	bfb8      	it	lt
 800817c:	18e4      	addlt	r4, r4, r3
 800817e:	f001 fbfb 	bl	8009978 <__malloc_lock>
 8008182:	4a1e      	ldr	r2, [pc, #120]	; (80081fc <_free_r+0x94>)
 8008184:	9801      	ldr	r0, [sp, #4]
 8008186:	6813      	ldr	r3, [r2, #0]
 8008188:	b933      	cbnz	r3, 8008198 <_free_r+0x30>
 800818a:	6063      	str	r3, [r4, #4]
 800818c:	6014      	str	r4, [r2, #0]
 800818e:	b003      	add	sp, #12
 8008190:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008194:	f001 bbf6 	b.w	8009984 <__malloc_unlock>
 8008198:	42a3      	cmp	r3, r4
 800819a:	d908      	bls.n	80081ae <_free_r+0x46>
 800819c:	6825      	ldr	r5, [r4, #0]
 800819e:	1961      	adds	r1, r4, r5
 80081a0:	428b      	cmp	r3, r1
 80081a2:	bf01      	itttt	eq
 80081a4:	6819      	ldreq	r1, [r3, #0]
 80081a6:	685b      	ldreq	r3, [r3, #4]
 80081a8:	1949      	addeq	r1, r1, r5
 80081aa:	6021      	streq	r1, [r4, #0]
 80081ac:	e7ed      	b.n	800818a <_free_r+0x22>
 80081ae:	461a      	mov	r2, r3
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	b10b      	cbz	r3, 80081b8 <_free_r+0x50>
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	d9fa      	bls.n	80081ae <_free_r+0x46>
 80081b8:	6811      	ldr	r1, [r2, #0]
 80081ba:	1855      	adds	r5, r2, r1
 80081bc:	42a5      	cmp	r5, r4
 80081be:	d10b      	bne.n	80081d8 <_free_r+0x70>
 80081c0:	6824      	ldr	r4, [r4, #0]
 80081c2:	4421      	add	r1, r4
 80081c4:	1854      	adds	r4, r2, r1
 80081c6:	42a3      	cmp	r3, r4
 80081c8:	6011      	str	r1, [r2, #0]
 80081ca:	d1e0      	bne.n	800818e <_free_r+0x26>
 80081cc:	681c      	ldr	r4, [r3, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	6053      	str	r3, [r2, #4]
 80081d2:	4421      	add	r1, r4
 80081d4:	6011      	str	r1, [r2, #0]
 80081d6:	e7da      	b.n	800818e <_free_r+0x26>
 80081d8:	d902      	bls.n	80081e0 <_free_r+0x78>
 80081da:	230c      	movs	r3, #12
 80081dc:	6003      	str	r3, [r0, #0]
 80081de:	e7d6      	b.n	800818e <_free_r+0x26>
 80081e0:	6825      	ldr	r5, [r4, #0]
 80081e2:	1961      	adds	r1, r4, r5
 80081e4:	428b      	cmp	r3, r1
 80081e6:	bf04      	itt	eq
 80081e8:	6819      	ldreq	r1, [r3, #0]
 80081ea:	685b      	ldreq	r3, [r3, #4]
 80081ec:	6063      	str	r3, [r4, #4]
 80081ee:	bf04      	itt	eq
 80081f0:	1949      	addeq	r1, r1, r5
 80081f2:	6021      	streq	r1, [r4, #0]
 80081f4:	6054      	str	r4, [r2, #4]
 80081f6:	e7ca      	b.n	800818e <_free_r+0x26>
 80081f8:	b003      	add	sp, #12
 80081fa:	bd30      	pop	{r4, r5, pc}
 80081fc:	20000c6c 	.word	0x20000c6c

08008200 <sbrk_aligned>:
 8008200:	b570      	push	{r4, r5, r6, lr}
 8008202:	4e0e      	ldr	r6, [pc, #56]	; (800823c <sbrk_aligned+0x3c>)
 8008204:	460c      	mov	r4, r1
 8008206:	6831      	ldr	r1, [r6, #0]
 8008208:	4605      	mov	r5, r0
 800820a:	b911      	cbnz	r1, 8008212 <sbrk_aligned+0x12>
 800820c:	f000 fcf6 	bl	8008bfc <_sbrk_r>
 8008210:	6030      	str	r0, [r6, #0]
 8008212:	4621      	mov	r1, r4
 8008214:	4628      	mov	r0, r5
 8008216:	f000 fcf1 	bl	8008bfc <_sbrk_r>
 800821a:	1c43      	adds	r3, r0, #1
 800821c:	d00a      	beq.n	8008234 <sbrk_aligned+0x34>
 800821e:	1cc4      	adds	r4, r0, #3
 8008220:	f024 0403 	bic.w	r4, r4, #3
 8008224:	42a0      	cmp	r0, r4
 8008226:	d007      	beq.n	8008238 <sbrk_aligned+0x38>
 8008228:	1a21      	subs	r1, r4, r0
 800822a:	4628      	mov	r0, r5
 800822c:	f000 fce6 	bl	8008bfc <_sbrk_r>
 8008230:	3001      	adds	r0, #1
 8008232:	d101      	bne.n	8008238 <sbrk_aligned+0x38>
 8008234:	f04f 34ff 	mov.w	r4, #4294967295
 8008238:	4620      	mov	r0, r4
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	20000c70 	.word	0x20000c70

08008240 <_malloc_r>:
 8008240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008244:	1ccd      	adds	r5, r1, #3
 8008246:	f025 0503 	bic.w	r5, r5, #3
 800824a:	3508      	adds	r5, #8
 800824c:	2d0c      	cmp	r5, #12
 800824e:	bf38      	it	cc
 8008250:	250c      	movcc	r5, #12
 8008252:	2d00      	cmp	r5, #0
 8008254:	4607      	mov	r7, r0
 8008256:	db01      	blt.n	800825c <_malloc_r+0x1c>
 8008258:	42a9      	cmp	r1, r5
 800825a:	d905      	bls.n	8008268 <_malloc_r+0x28>
 800825c:	230c      	movs	r3, #12
 800825e:	603b      	str	r3, [r7, #0]
 8008260:	2600      	movs	r6, #0
 8008262:	4630      	mov	r0, r6
 8008264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008268:	4e2e      	ldr	r6, [pc, #184]	; (8008324 <_malloc_r+0xe4>)
 800826a:	f001 fb85 	bl	8009978 <__malloc_lock>
 800826e:	6833      	ldr	r3, [r6, #0]
 8008270:	461c      	mov	r4, r3
 8008272:	bb34      	cbnz	r4, 80082c2 <_malloc_r+0x82>
 8008274:	4629      	mov	r1, r5
 8008276:	4638      	mov	r0, r7
 8008278:	f7ff ffc2 	bl	8008200 <sbrk_aligned>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	4604      	mov	r4, r0
 8008280:	d14d      	bne.n	800831e <_malloc_r+0xde>
 8008282:	6834      	ldr	r4, [r6, #0]
 8008284:	4626      	mov	r6, r4
 8008286:	2e00      	cmp	r6, #0
 8008288:	d140      	bne.n	800830c <_malloc_r+0xcc>
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	4631      	mov	r1, r6
 800828e:	4638      	mov	r0, r7
 8008290:	eb04 0803 	add.w	r8, r4, r3
 8008294:	f000 fcb2 	bl	8008bfc <_sbrk_r>
 8008298:	4580      	cmp	r8, r0
 800829a:	d13a      	bne.n	8008312 <_malloc_r+0xd2>
 800829c:	6821      	ldr	r1, [r4, #0]
 800829e:	3503      	adds	r5, #3
 80082a0:	1a6d      	subs	r5, r5, r1
 80082a2:	f025 0503 	bic.w	r5, r5, #3
 80082a6:	3508      	adds	r5, #8
 80082a8:	2d0c      	cmp	r5, #12
 80082aa:	bf38      	it	cc
 80082ac:	250c      	movcc	r5, #12
 80082ae:	4629      	mov	r1, r5
 80082b0:	4638      	mov	r0, r7
 80082b2:	f7ff ffa5 	bl	8008200 <sbrk_aligned>
 80082b6:	3001      	adds	r0, #1
 80082b8:	d02b      	beq.n	8008312 <_malloc_r+0xd2>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	442b      	add	r3, r5
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	e00e      	b.n	80082e0 <_malloc_r+0xa0>
 80082c2:	6822      	ldr	r2, [r4, #0]
 80082c4:	1b52      	subs	r2, r2, r5
 80082c6:	d41e      	bmi.n	8008306 <_malloc_r+0xc6>
 80082c8:	2a0b      	cmp	r2, #11
 80082ca:	d916      	bls.n	80082fa <_malloc_r+0xba>
 80082cc:	1961      	adds	r1, r4, r5
 80082ce:	42a3      	cmp	r3, r4
 80082d0:	6025      	str	r5, [r4, #0]
 80082d2:	bf18      	it	ne
 80082d4:	6059      	strne	r1, [r3, #4]
 80082d6:	6863      	ldr	r3, [r4, #4]
 80082d8:	bf08      	it	eq
 80082da:	6031      	streq	r1, [r6, #0]
 80082dc:	5162      	str	r2, [r4, r5]
 80082de:	604b      	str	r3, [r1, #4]
 80082e0:	4638      	mov	r0, r7
 80082e2:	f104 060b 	add.w	r6, r4, #11
 80082e6:	f001 fb4d 	bl	8009984 <__malloc_unlock>
 80082ea:	f026 0607 	bic.w	r6, r6, #7
 80082ee:	1d23      	adds	r3, r4, #4
 80082f0:	1af2      	subs	r2, r6, r3
 80082f2:	d0b6      	beq.n	8008262 <_malloc_r+0x22>
 80082f4:	1b9b      	subs	r3, r3, r6
 80082f6:	50a3      	str	r3, [r4, r2]
 80082f8:	e7b3      	b.n	8008262 <_malloc_r+0x22>
 80082fa:	6862      	ldr	r2, [r4, #4]
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	bf0c      	ite	eq
 8008300:	6032      	streq	r2, [r6, #0]
 8008302:	605a      	strne	r2, [r3, #4]
 8008304:	e7ec      	b.n	80082e0 <_malloc_r+0xa0>
 8008306:	4623      	mov	r3, r4
 8008308:	6864      	ldr	r4, [r4, #4]
 800830a:	e7b2      	b.n	8008272 <_malloc_r+0x32>
 800830c:	4634      	mov	r4, r6
 800830e:	6876      	ldr	r6, [r6, #4]
 8008310:	e7b9      	b.n	8008286 <_malloc_r+0x46>
 8008312:	230c      	movs	r3, #12
 8008314:	603b      	str	r3, [r7, #0]
 8008316:	4638      	mov	r0, r7
 8008318:	f001 fb34 	bl	8009984 <__malloc_unlock>
 800831c:	e7a1      	b.n	8008262 <_malloc_r+0x22>
 800831e:	6025      	str	r5, [r4, #0]
 8008320:	e7de      	b.n	80082e0 <_malloc_r+0xa0>
 8008322:	bf00      	nop
 8008324:	20000c6c 	.word	0x20000c6c

08008328 <__cvt>:
 8008328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800832c:	ec55 4b10 	vmov	r4, r5, d0
 8008330:	2d00      	cmp	r5, #0
 8008332:	460e      	mov	r6, r1
 8008334:	4619      	mov	r1, r3
 8008336:	462b      	mov	r3, r5
 8008338:	bfbb      	ittet	lt
 800833a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800833e:	461d      	movlt	r5, r3
 8008340:	2300      	movge	r3, #0
 8008342:	232d      	movlt	r3, #45	; 0x2d
 8008344:	700b      	strb	r3, [r1, #0]
 8008346:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008348:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800834c:	4691      	mov	r9, r2
 800834e:	f023 0820 	bic.w	r8, r3, #32
 8008352:	bfbc      	itt	lt
 8008354:	4622      	movlt	r2, r4
 8008356:	4614      	movlt	r4, r2
 8008358:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800835c:	d005      	beq.n	800836a <__cvt+0x42>
 800835e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008362:	d100      	bne.n	8008366 <__cvt+0x3e>
 8008364:	3601      	adds	r6, #1
 8008366:	2102      	movs	r1, #2
 8008368:	e000      	b.n	800836c <__cvt+0x44>
 800836a:	2103      	movs	r1, #3
 800836c:	ab03      	add	r3, sp, #12
 800836e:	9301      	str	r3, [sp, #4]
 8008370:	ab02      	add	r3, sp, #8
 8008372:	9300      	str	r3, [sp, #0]
 8008374:	ec45 4b10 	vmov	d0, r4, r5
 8008378:	4653      	mov	r3, sl
 800837a:	4632      	mov	r2, r6
 800837c:	f000 fcfc 	bl	8008d78 <_dtoa_r>
 8008380:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008384:	4607      	mov	r7, r0
 8008386:	d102      	bne.n	800838e <__cvt+0x66>
 8008388:	f019 0f01 	tst.w	r9, #1
 800838c:	d022      	beq.n	80083d4 <__cvt+0xac>
 800838e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008392:	eb07 0906 	add.w	r9, r7, r6
 8008396:	d110      	bne.n	80083ba <__cvt+0x92>
 8008398:	783b      	ldrb	r3, [r7, #0]
 800839a:	2b30      	cmp	r3, #48	; 0x30
 800839c:	d10a      	bne.n	80083b4 <__cvt+0x8c>
 800839e:	2200      	movs	r2, #0
 80083a0:	2300      	movs	r3, #0
 80083a2:	4620      	mov	r0, r4
 80083a4:	4629      	mov	r1, r5
 80083a6:	f7f8 fb97 	bl	8000ad8 <__aeabi_dcmpeq>
 80083aa:	b918      	cbnz	r0, 80083b4 <__cvt+0x8c>
 80083ac:	f1c6 0601 	rsb	r6, r6, #1
 80083b0:	f8ca 6000 	str.w	r6, [sl]
 80083b4:	f8da 3000 	ldr.w	r3, [sl]
 80083b8:	4499      	add	r9, r3
 80083ba:	2200      	movs	r2, #0
 80083bc:	2300      	movs	r3, #0
 80083be:	4620      	mov	r0, r4
 80083c0:	4629      	mov	r1, r5
 80083c2:	f7f8 fb89 	bl	8000ad8 <__aeabi_dcmpeq>
 80083c6:	b108      	cbz	r0, 80083cc <__cvt+0xa4>
 80083c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80083cc:	2230      	movs	r2, #48	; 0x30
 80083ce:	9b03      	ldr	r3, [sp, #12]
 80083d0:	454b      	cmp	r3, r9
 80083d2:	d307      	bcc.n	80083e4 <__cvt+0xbc>
 80083d4:	9b03      	ldr	r3, [sp, #12]
 80083d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083d8:	1bdb      	subs	r3, r3, r7
 80083da:	4638      	mov	r0, r7
 80083dc:	6013      	str	r3, [r2, #0]
 80083de:	b004      	add	sp, #16
 80083e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e4:	1c59      	adds	r1, r3, #1
 80083e6:	9103      	str	r1, [sp, #12]
 80083e8:	701a      	strb	r2, [r3, #0]
 80083ea:	e7f0      	b.n	80083ce <__cvt+0xa6>

080083ec <__exponent>:
 80083ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083ee:	4603      	mov	r3, r0
 80083f0:	2900      	cmp	r1, #0
 80083f2:	bfb8      	it	lt
 80083f4:	4249      	neglt	r1, r1
 80083f6:	f803 2b02 	strb.w	r2, [r3], #2
 80083fa:	bfb4      	ite	lt
 80083fc:	222d      	movlt	r2, #45	; 0x2d
 80083fe:	222b      	movge	r2, #43	; 0x2b
 8008400:	2909      	cmp	r1, #9
 8008402:	7042      	strb	r2, [r0, #1]
 8008404:	dd2a      	ble.n	800845c <__exponent+0x70>
 8008406:	f10d 0407 	add.w	r4, sp, #7
 800840a:	46a4      	mov	ip, r4
 800840c:	270a      	movs	r7, #10
 800840e:	46a6      	mov	lr, r4
 8008410:	460a      	mov	r2, r1
 8008412:	fb91 f6f7 	sdiv	r6, r1, r7
 8008416:	fb07 1516 	mls	r5, r7, r6, r1
 800841a:	3530      	adds	r5, #48	; 0x30
 800841c:	2a63      	cmp	r2, #99	; 0x63
 800841e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008422:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008426:	4631      	mov	r1, r6
 8008428:	dcf1      	bgt.n	800840e <__exponent+0x22>
 800842a:	3130      	adds	r1, #48	; 0x30
 800842c:	f1ae 0502 	sub.w	r5, lr, #2
 8008430:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008434:	1c44      	adds	r4, r0, #1
 8008436:	4629      	mov	r1, r5
 8008438:	4561      	cmp	r1, ip
 800843a:	d30a      	bcc.n	8008452 <__exponent+0x66>
 800843c:	f10d 0209 	add.w	r2, sp, #9
 8008440:	eba2 020e 	sub.w	r2, r2, lr
 8008444:	4565      	cmp	r5, ip
 8008446:	bf88      	it	hi
 8008448:	2200      	movhi	r2, #0
 800844a:	4413      	add	r3, r2
 800844c:	1a18      	subs	r0, r3, r0
 800844e:	b003      	add	sp, #12
 8008450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008456:	f804 2f01 	strb.w	r2, [r4, #1]!
 800845a:	e7ed      	b.n	8008438 <__exponent+0x4c>
 800845c:	2330      	movs	r3, #48	; 0x30
 800845e:	3130      	adds	r1, #48	; 0x30
 8008460:	7083      	strb	r3, [r0, #2]
 8008462:	70c1      	strb	r1, [r0, #3]
 8008464:	1d03      	adds	r3, r0, #4
 8008466:	e7f1      	b.n	800844c <__exponent+0x60>

08008468 <_printf_float>:
 8008468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800846c:	ed2d 8b02 	vpush	{d8}
 8008470:	b08d      	sub	sp, #52	; 0x34
 8008472:	460c      	mov	r4, r1
 8008474:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008478:	4616      	mov	r6, r2
 800847a:	461f      	mov	r7, r3
 800847c:	4605      	mov	r5, r0
 800847e:	f001 fa69 	bl	8009954 <_localeconv_r>
 8008482:	f8d0 a000 	ldr.w	sl, [r0]
 8008486:	4650      	mov	r0, sl
 8008488:	f7f7 feaa 	bl	80001e0 <strlen>
 800848c:	2300      	movs	r3, #0
 800848e:	930a      	str	r3, [sp, #40]	; 0x28
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	f8d8 3000 	ldr.w	r3, [r8]
 8008498:	f894 b018 	ldrb.w	fp, [r4, #24]
 800849c:	3307      	adds	r3, #7
 800849e:	f023 0307 	bic.w	r3, r3, #7
 80084a2:	f103 0208 	add.w	r2, r3, #8
 80084a6:	f8c8 2000 	str.w	r2, [r8]
 80084aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80084b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80084b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80084ba:	9307      	str	r3, [sp, #28]
 80084bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80084c0:	ee08 0a10 	vmov	s16, r0
 80084c4:	4b9f      	ldr	r3, [pc, #636]	; (8008744 <_printf_float+0x2dc>)
 80084c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084ca:	f04f 32ff 	mov.w	r2, #4294967295
 80084ce:	f7f8 fb35 	bl	8000b3c <__aeabi_dcmpun>
 80084d2:	bb88      	cbnz	r0, 8008538 <_printf_float+0xd0>
 80084d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084d8:	4b9a      	ldr	r3, [pc, #616]	; (8008744 <_printf_float+0x2dc>)
 80084da:	f04f 32ff 	mov.w	r2, #4294967295
 80084de:	f7f8 fb0f 	bl	8000b00 <__aeabi_dcmple>
 80084e2:	bb48      	cbnz	r0, 8008538 <_printf_float+0xd0>
 80084e4:	2200      	movs	r2, #0
 80084e6:	2300      	movs	r3, #0
 80084e8:	4640      	mov	r0, r8
 80084ea:	4649      	mov	r1, r9
 80084ec:	f7f8 fafe 	bl	8000aec <__aeabi_dcmplt>
 80084f0:	b110      	cbz	r0, 80084f8 <_printf_float+0x90>
 80084f2:	232d      	movs	r3, #45	; 0x2d
 80084f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084f8:	4b93      	ldr	r3, [pc, #588]	; (8008748 <_printf_float+0x2e0>)
 80084fa:	4894      	ldr	r0, [pc, #592]	; (800874c <_printf_float+0x2e4>)
 80084fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008500:	bf94      	ite	ls
 8008502:	4698      	movls	r8, r3
 8008504:	4680      	movhi	r8, r0
 8008506:	2303      	movs	r3, #3
 8008508:	6123      	str	r3, [r4, #16]
 800850a:	9b05      	ldr	r3, [sp, #20]
 800850c:	f023 0204 	bic.w	r2, r3, #4
 8008510:	6022      	str	r2, [r4, #0]
 8008512:	f04f 0900 	mov.w	r9, #0
 8008516:	9700      	str	r7, [sp, #0]
 8008518:	4633      	mov	r3, r6
 800851a:	aa0b      	add	r2, sp, #44	; 0x2c
 800851c:	4621      	mov	r1, r4
 800851e:	4628      	mov	r0, r5
 8008520:	f000 f9d8 	bl	80088d4 <_printf_common>
 8008524:	3001      	adds	r0, #1
 8008526:	f040 8090 	bne.w	800864a <_printf_float+0x1e2>
 800852a:	f04f 30ff 	mov.w	r0, #4294967295
 800852e:	b00d      	add	sp, #52	; 0x34
 8008530:	ecbd 8b02 	vpop	{d8}
 8008534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008538:	4642      	mov	r2, r8
 800853a:	464b      	mov	r3, r9
 800853c:	4640      	mov	r0, r8
 800853e:	4649      	mov	r1, r9
 8008540:	f7f8 fafc 	bl	8000b3c <__aeabi_dcmpun>
 8008544:	b140      	cbz	r0, 8008558 <_printf_float+0xf0>
 8008546:	464b      	mov	r3, r9
 8008548:	2b00      	cmp	r3, #0
 800854a:	bfbc      	itt	lt
 800854c:	232d      	movlt	r3, #45	; 0x2d
 800854e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008552:	487f      	ldr	r0, [pc, #508]	; (8008750 <_printf_float+0x2e8>)
 8008554:	4b7f      	ldr	r3, [pc, #508]	; (8008754 <_printf_float+0x2ec>)
 8008556:	e7d1      	b.n	80084fc <_printf_float+0x94>
 8008558:	6863      	ldr	r3, [r4, #4]
 800855a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800855e:	9206      	str	r2, [sp, #24]
 8008560:	1c5a      	adds	r2, r3, #1
 8008562:	d13f      	bne.n	80085e4 <_printf_float+0x17c>
 8008564:	2306      	movs	r3, #6
 8008566:	6063      	str	r3, [r4, #4]
 8008568:	9b05      	ldr	r3, [sp, #20]
 800856a:	6861      	ldr	r1, [r4, #4]
 800856c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008570:	2300      	movs	r3, #0
 8008572:	9303      	str	r3, [sp, #12]
 8008574:	ab0a      	add	r3, sp, #40	; 0x28
 8008576:	e9cd b301 	strd	fp, r3, [sp, #4]
 800857a:	ab09      	add	r3, sp, #36	; 0x24
 800857c:	ec49 8b10 	vmov	d0, r8, r9
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	6022      	str	r2, [r4, #0]
 8008584:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008588:	4628      	mov	r0, r5
 800858a:	f7ff fecd 	bl	8008328 <__cvt>
 800858e:	9b06      	ldr	r3, [sp, #24]
 8008590:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008592:	2b47      	cmp	r3, #71	; 0x47
 8008594:	4680      	mov	r8, r0
 8008596:	d108      	bne.n	80085aa <_printf_float+0x142>
 8008598:	1cc8      	adds	r0, r1, #3
 800859a:	db02      	blt.n	80085a2 <_printf_float+0x13a>
 800859c:	6863      	ldr	r3, [r4, #4]
 800859e:	4299      	cmp	r1, r3
 80085a0:	dd41      	ble.n	8008626 <_printf_float+0x1be>
 80085a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80085a6:	fa5f fb8b 	uxtb.w	fp, fp
 80085aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085ae:	d820      	bhi.n	80085f2 <_printf_float+0x18a>
 80085b0:	3901      	subs	r1, #1
 80085b2:	465a      	mov	r2, fp
 80085b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80085b8:	9109      	str	r1, [sp, #36]	; 0x24
 80085ba:	f7ff ff17 	bl	80083ec <__exponent>
 80085be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085c0:	1813      	adds	r3, r2, r0
 80085c2:	2a01      	cmp	r2, #1
 80085c4:	4681      	mov	r9, r0
 80085c6:	6123      	str	r3, [r4, #16]
 80085c8:	dc02      	bgt.n	80085d0 <_printf_float+0x168>
 80085ca:	6822      	ldr	r2, [r4, #0]
 80085cc:	07d2      	lsls	r2, r2, #31
 80085ce:	d501      	bpl.n	80085d4 <_printf_float+0x16c>
 80085d0:	3301      	adds	r3, #1
 80085d2:	6123      	str	r3, [r4, #16]
 80085d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d09c      	beq.n	8008516 <_printf_float+0xae>
 80085dc:	232d      	movs	r3, #45	; 0x2d
 80085de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085e2:	e798      	b.n	8008516 <_printf_float+0xae>
 80085e4:	9a06      	ldr	r2, [sp, #24]
 80085e6:	2a47      	cmp	r2, #71	; 0x47
 80085e8:	d1be      	bne.n	8008568 <_printf_float+0x100>
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1bc      	bne.n	8008568 <_printf_float+0x100>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e7b9      	b.n	8008566 <_printf_float+0xfe>
 80085f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80085f6:	d118      	bne.n	800862a <_printf_float+0x1c2>
 80085f8:	2900      	cmp	r1, #0
 80085fa:	6863      	ldr	r3, [r4, #4]
 80085fc:	dd0b      	ble.n	8008616 <_printf_float+0x1ae>
 80085fe:	6121      	str	r1, [r4, #16]
 8008600:	b913      	cbnz	r3, 8008608 <_printf_float+0x1a0>
 8008602:	6822      	ldr	r2, [r4, #0]
 8008604:	07d0      	lsls	r0, r2, #31
 8008606:	d502      	bpl.n	800860e <_printf_float+0x1a6>
 8008608:	3301      	adds	r3, #1
 800860a:	440b      	add	r3, r1
 800860c:	6123      	str	r3, [r4, #16]
 800860e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008610:	f04f 0900 	mov.w	r9, #0
 8008614:	e7de      	b.n	80085d4 <_printf_float+0x16c>
 8008616:	b913      	cbnz	r3, 800861e <_printf_float+0x1b6>
 8008618:	6822      	ldr	r2, [r4, #0]
 800861a:	07d2      	lsls	r2, r2, #31
 800861c:	d501      	bpl.n	8008622 <_printf_float+0x1ba>
 800861e:	3302      	adds	r3, #2
 8008620:	e7f4      	b.n	800860c <_printf_float+0x1a4>
 8008622:	2301      	movs	r3, #1
 8008624:	e7f2      	b.n	800860c <_printf_float+0x1a4>
 8008626:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800862a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800862c:	4299      	cmp	r1, r3
 800862e:	db05      	blt.n	800863c <_printf_float+0x1d4>
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	6121      	str	r1, [r4, #16]
 8008634:	07d8      	lsls	r0, r3, #31
 8008636:	d5ea      	bpl.n	800860e <_printf_float+0x1a6>
 8008638:	1c4b      	adds	r3, r1, #1
 800863a:	e7e7      	b.n	800860c <_printf_float+0x1a4>
 800863c:	2900      	cmp	r1, #0
 800863e:	bfd4      	ite	le
 8008640:	f1c1 0202 	rsble	r2, r1, #2
 8008644:	2201      	movgt	r2, #1
 8008646:	4413      	add	r3, r2
 8008648:	e7e0      	b.n	800860c <_printf_float+0x1a4>
 800864a:	6823      	ldr	r3, [r4, #0]
 800864c:	055a      	lsls	r2, r3, #21
 800864e:	d407      	bmi.n	8008660 <_printf_float+0x1f8>
 8008650:	6923      	ldr	r3, [r4, #16]
 8008652:	4642      	mov	r2, r8
 8008654:	4631      	mov	r1, r6
 8008656:	4628      	mov	r0, r5
 8008658:	47b8      	blx	r7
 800865a:	3001      	adds	r0, #1
 800865c:	d12c      	bne.n	80086b8 <_printf_float+0x250>
 800865e:	e764      	b.n	800852a <_printf_float+0xc2>
 8008660:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008664:	f240 80e0 	bls.w	8008828 <_printf_float+0x3c0>
 8008668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800866c:	2200      	movs	r2, #0
 800866e:	2300      	movs	r3, #0
 8008670:	f7f8 fa32 	bl	8000ad8 <__aeabi_dcmpeq>
 8008674:	2800      	cmp	r0, #0
 8008676:	d034      	beq.n	80086e2 <_printf_float+0x27a>
 8008678:	4a37      	ldr	r2, [pc, #220]	; (8008758 <_printf_float+0x2f0>)
 800867a:	2301      	movs	r3, #1
 800867c:	4631      	mov	r1, r6
 800867e:	4628      	mov	r0, r5
 8008680:	47b8      	blx	r7
 8008682:	3001      	adds	r0, #1
 8008684:	f43f af51 	beq.w	800852a <_printf_float+0xc2>
 8008688:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800868c:	429a      	cmp	r2, r3
 800868e:	db02      	blt.n	8008696 <_printf_float+0x22e>
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	07d8      	lsls	r0, r3, #31
 8008694:	d510      	bpl.n	80086b8 <_printf_float+0x250>
 8008696:	ee18 3a10 	vmov	r3, s16
 800869a:	4652      	mov	r2, sl
 800869c:	4631      	mov	r1, r6
 800869e:	4628      	mov	r0, r5
 80086a0:	47b8      	blx	r7
 80086a2:	3001      	adds	r0, #1
 80086a4:	f43f af41 	beq.w	800852a <_printf_float+0xc2>
 80086a8:	f04f 0800 	mov.w	r8, #0
 80086ac:	f104 091a 	add.w	r9, r4, #26
 80086b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b2:	3b01      	subs	r3, #1
 80086b4:	4543      	cmp	r3, r8
 80086b6:	dc09      	bgt.n	80086cc <_printf_float+0x264>
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	079b      	lsls	r3, r3, #30
 80086bc:	f100 8105 	bmi.w	80088ca <_printf_float+0x462>
 80086c0:	68e0      	ldr	r0, [r4, #12]
 80086c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086c4:	4298      	cmp	r0, r3
 80086c6:	bfb8      	it	lt
 80086c8:	4618      	movlt	r0, r3
 80086ca:	e730      	b.n	800852e <_printf_float+0xc6>
 80086cc:	2301      	movs	r3, #1
 80086ce:	464a      	mov	r2, r9
 80086d0:	4631      	mov	r1, r6
 80086d2:	4628      	mov	r0, r5
 80086d4:	47b8      	blx	r7
 80086d6:	3001      	adds	r0, #1
 80086d8:	f43f af27 	beq.w	800852a <_printf_float+0xc2>
 80086dc:	f108 0801 	add.w	r8, r8, #1
 80086e0:	e7e6      	b.n	80086b0 <_printf_float+0x248>
 80086e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	dc39      	bgt.n	800875c <_printf_float+0x2f4>
 80086e8:	4a1b      	ldr	r2, [pc, #108]	; (8008758 <_printf_float+0x2f0>)
 80086ea:	2301      	movs	r3, #1
 80086ec:	4631      	mov	r1, r6
 80086ee:	4628      	mov	r0, r5
 80086f0:	47b8      	blx	r7
 80086f2:	3001      	adds	r0, #1
 80086f4:	f43f af19 	beq.w	800852a <_printf_float+0xc2>
 80086f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086fc:	4313      	orrs	r3, r2
 80086fe:	d102      	bne.n	8008706 <_printf_float+0x29e>
 8008700:	6823      	ldr	r3, [r4, #0]
 8008702:	07d9      	lsls	r1, r3, #31
 8008704:	d5d8      	bpl.n	80086b8 <_printf_float+0x250>
 8008706:	ee18 3a10 	vmov	r3, s16
 800870a:	4652      	mov	r2, sl
 800870c:	4631      	mov	r1, r6
 800870e:	4628      	mov	r0, r5
 8008710:	47b8      	blx	r7
 8008712:	3001      	adds	r0, #1
 8008714:	f43f af09 	beq.w	800852a <_printf_float+0xc2>
 8008718:	f04f 0900 	mov.w	r9, #0
 800871c:	f104 0a1a 	add.w	sl, r4, #26
 8008720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008722:	425b      	negs	r3, r3
 8008724:	454b      	cmp	r3, r9
 8008726:	dc01      	bgt.n	800872c <_printf_float+0x2c4>
 8008728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800872a:	e792      	b.n	8008652 <_printf_float+0x1ea>
 800872c:	2301      	movs	r3, #1
 800872e:	4652      	mov	r2, sl
 8008730:	4631      	mov	r1, r6
 8008732:	4628      	mov	r0, r5
 8008734:	47b8      	blx	r7
 8008736:	3001      	adds	r0, #1
 8008738:	f43f aef7 	beq.w	800852a <_printf_float+0xc2>
 800873c:	f109 0901 	add.w	r9, r9, #1
 8008740:	e7ee      	b.n	8008720 <_printf_float+0x2b8>
 8008742:	bf00      	nop
 8008744:	7fefffff 	.word	0x7fefffff
 8008748:	0800bcec 	.word	0x0800bcec
 800874c:	0800bcf0 	.word	0x0800bcf0
 8008750:	0800bcf8 	.word	0x0800bcf8
 8008754:	0800bcf4 	.word	0x0800bcf4
 8008758:	0800bcfc 	.word	0x0800bcfc
 800875c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800875e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008760:	429a      	cmp	r2, r3
 8008762:	bfa8      	it	ge
 8008764:	461a      	movge	r2, r3
 8008766:	2a00      	cmp	r2, #0
 8008768:	4691      	mov	r9, r2
 800876a:	dc37      	bgt.n	80087dc <_printf_float+0x374>
 800876c:	f04f 0b00 	mov.w	fp, #0
 8008770:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008774:	f104 021a 	add.w	r2, r4, #26
 8008778:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800877a:	9305      	str	r3, [sp, #20]
 800877c:	eba3 0309 	sub.w	r3, r3, r9
 8008780:	455b      	cmp	r3, fp
 8008782:	dc33      	bgt.n	80087ec <_printf_float+0x384>
 8008784:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008788:	429a      	cmp	r2, r3
 800878a:	db3b      	blt.n	8008804 <_printf_float+0x39c>
 800878c:	6823      	ldr	r3, [r4, #0]
 800878e:	07da      	lsls	r2, r3, #31
 8008790:	d438      	bmi.n	8008804 <_printf_float+0x39c>
 8008792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008794:	9a05      	ldr	r2, [sp, #20]
 8008796:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008798:	1a9a      	subs	r2, r3, r2
 800879a:	eba3 0901 	sub.w	r9, r3, r1
 800879e:	4591      	cmp	r9, r2
 80087a0:	bfa8      	it	ge
 80087a2:	4691      	movge	r9, r2
 80087a4:	f1b9 0f00 	cmp.w	r9, #0
 80087a8:	dc35      	bgt.n	8008816 <_printf_float+0x3ae>
 80087aa:	f04f 0800 	mov.w	r8, #0
 80087ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087b2:	f104 0a1a 	add.w	sl, r4, #26
 80087b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087ba:	1a9b      	subs	r3, r3, r2
 80087bc:	eba3 0309 	sub.w	r3, r3, r9
 80087c0:	4543      	cmp	r3, r8
 80087c2:	f77f af79 	ble.w	80086b8 <_printf_float+0x250>
 80087c6:	2301      	movs	r3, #1
 80087c8:	4652      	mov	r2, sl
 80087ca:	4631      	mov	r1, r6
 80087cc:	4628      	mov	r0, r5
 80087ce:	47b8      	blx	r7
 80087d0:	3001      	adds	r0, #1
 80087d2:	f43f aeaa 	beq.w	800852a <_printf_float+0xc2>
 80087d6:	f108 0801 	add.w	r8, r8, #1
 80087da:	e7ec      	b.n	80087b6 <_printf_float+0x34e>
 80087dc:	4613      	mov	r3, r2
 80087de:	4631      	mov	r1, r6
 80087e0:	4642      	mov	r2, r8
 80087e2:	4628      	mov	r0, r5
 80087e4:	47b8      	blx	r7
 80087e6:	3001      	adds	r0, #1
 80087e8:	d1c0      	bne.n	800876c <_printf_float+0x304>
 80087ea:	e69e      	b.n	800852a <_printf_float+0xc2>
 80087ec:	2301      	movs	r3, #1
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	9205      	str	r2, [sp, #20]
 80087f4:	47b8      	blx	r7
 80087f6:	3001      	adds	r0, #1
 80087f8:	f43f ae97 	beq.w	800852a <_printf_float+0xc2>
 80087fc:	9a05      	ldr	r2, [sp, #20]
 80087fe:	f10b 0b01 	add.w	fp, fp, #1
 8008802:	e7b9      	b.n	8008778 <_printf_float+0x310>
 8008804:	ee18 3a10 	vmov	r3, s16
 8008808:	4652      	mov	r2, sl
 800880a:	4631      	mov	r1, r6
 800880c:	4628      	mov	r0, r5
 800880e:	47b8      	blx	r7
 8008810:	3001      	adds	r0, #1
 8008812:	d1be      	bne.n	8008792 <_printf_float+0x32a>
 8008814:	e689      	b.n	800852a <_printf_float+0xc2>
 8008816:	9a05      	ldr	r2, [sp, #20]
 8008818:	464b      	mov	r3, r9
 800881a:	4442      	add	r2, r8
 800881c:	4631      	mov	r1, r6
 800881e:	4628      	mov	r0, r5
 8008820:	47b8      	blx	r7
 8008822:	3001      	adds	r0, #1
 8008824:	d1c1      	bne.n	80087aa <_printf_float+0x342>
 8008826:	e680      	b.n	800852a <_printf_float+0xc2>
 8008828:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800882a:	2a01      	cmp	r2, #1
 800882c:	dc01      	bgt.n	8008832 <_printf_float+0x3ca>
 800882e:	07db      	lsls	r3, r3, #31
 8008830:	d538      	bpl.n	80088a4 <_printf_float+0x43c>
 8008832:	2301      	movs	r3, #1
 8008834:	4642      	mov	r2, r8
 8008836:	4631      	mov	r1, r6
 8008838:	4628      	mov	r0, r5
 800883a:	47b8      	blx	r7
 800883c:	3001      	adds	r0, #1
 800883e:	f43f ae74 	beq.w	800852a <_printf_float+0xc2>
 8008842:	ee18 3a10 	vmov	r3, s16
 8008846:	4652      	mov	r2, sl
 8008848:	4631      	mov	r1, r6
 800884a:	4628      	mov	r0, r5
 800884c:	47b8      	blx	r7
 800884e:	3001      	adds	r0, #1
 8008850:	f43f ae6b 	beq.w	800852a <_printf_float+0xc2>
 8008854:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008858:	2200      	movs	r2, #0
 800885a:	2300      	movs	r3, #0
 800885c:	f7f8 f93c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008860:	b9d8      	cbnz	r0, 800889a <_printf_float+0x432>
 8008862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008864:	f108 0201 	add.w	r2, r8, #1
 8008868:	3b01      	subs	r3, #1
 800886a:	4631      	mov	r1, r6
 800886c:	4628      	mov	r0, r5
 800886e:	47b8      	blx	r7
 8008870:	3001      	adds	r0, #1
 8008872:	d10e      	bne.n	8008892 <_printf_float+0x42a>
 8008874:	e659      	b.n	800852a <_printf_float+0xc2>
 8008876:	2301      	movs	r3, #1
 8008878:	4652      	mov	r2, sl
 800887a:	4631      	mov	r1, r6
 800887c:	4628      	mov	r0, r5
 800887e:	47b8      	blx	r7
 8008880:	3001      	adds	r0, #1
 8008882:	f43f ae52 	beq.w	800852a <_printf_float+0xc2>
 8008886:	f108 0801 	add.w	r8, r8, #1
 800888a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800888c:	3b01      	subs	r3, #1
 800888e:	4543      	cmp	r3, r8
 8008890:	dcf1      	bgt.n	8008876 <_printf_float+0x40e>
 8008892:	464b      	mov	r3, r9
 8008894:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008898:	e6dc      	b.n	8008654 <_printf_float+0x1ec>
 800889a:	f04f 0800 	mov.w	r8, #0
 800889e:	f104 0a1a 	add.w	sl, r4, #26
 80088a2:	e7f2      	b.n	800888a <_printf_float+0x422>
 80088a4:	2301      	movs	r3, #1
 80088a6:	4642      	mov	r2, r8
 80088a8:	e7df      	b.n	800886a <_printf_float+0x402>
 80088aa:	2301      	movs	r3, #1
 80088ac:	464a      	mov	r2, r9
 80088ae:	4631      	mov	r1, r6
 80088b0:	4628      	mov	r0, r5
 80088b2:	47b8      	blx	r7
 80088b4:	3001      	adds	r0, #1
 80088b6:	f43f ae38 	beq.w	800852a <_printf_float+0xc2>
 80088ba:	f108 0801 	add.w	r8, r8, #1
 80088be:	68e3      	ldr	r3, [r4, #12]
 80088c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088c2:	1a5b      	subs	r3, r3, r1
 80088c4:	4543      	cmp	r3, r8
 80088c6:	dcf0      	bgt.n	80088aa <_printf_float+0x442>
 80088c8:	e6fa      	b.n	80086c0 <_printf_float+0x258>
 80088ca:	f04f 0800 	mov.w	r8, #0
 80088ce:	f104 0919 	add.w	r9, r4, #25
 80088d2:	e7f4      	b.n	80088be <_printf_float+0x456>

080088d4 <_printf_common>:
 80088d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088d8:	4616      	mov	r6, r2
 80088da:	4699      	mov	r9, r3
 80088dc:	688a      	ldr	r2, [r1, #8]
 80088de:	690b      	ldr	r3, [r1, #16]
 80088e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088e4:	4293      	cmp	r3, r2
 80088e6:	bfb8      	it	lt
 80088e8:	4613      	movlt	r3, r2
 80088ea:	6033      	str	r3, [r6, #0]
 80088ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088f0:	4607      	mov	r7, r0
 80088f2:	460c      	mov	r4, r1
 80088f4:	b10a      	cbz	r2, 80088fa <_printf_common+0x26>
 80088f6:	3301      	adds	r3, #1
 80088f8:	6033      	str	r3, [r6, #0]
 80088fa:	6823      	ldr	r3, [r4, #0]
 80088fc:	0699      	lsls	r1, r3, #26
 80088fe:	bf42      	ittt	mi
 8008900:	6833      	ldrmi	r3, [r6, #0]
 8008902:	3302      	addmi	r3, #2
 8008904:	6033      	strmi	r3, [r6, #0]
 8008906:	6825      	ldr	r5, [r4, #0]
 8008908:	f015 0506 	ands.w	r5, r5, #6
 800890c:	d106      	bne.n	800891c <_printf_common+0x48>
 800890e:	f104 0a19 	add.w	sl, r4, #25
 8008912:	68e3      	ldr	r3, [r4, #12]
 8008914:	6832      	ldr	r2, [r6, #0]
 8008916:	1a9b      	subs	r3, r3, r2
 8008918:	42ab      	cmp	r3, r5
 800891a:	dc26      	bgt.n	800896a <_printf_common+0x96>
 800891c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008920:	1e13      	subs	r3, r2, #0
 8008922:	6822      	ldr	r2, [r4, #0]
 8008924:	bf18      	it	ne
 8008926:	2301      	movne	r3, #1
 8008928:	0692      	lsls	r2, r2, #26
 800892a:	d42b      	bmi.n	8008984 <_printf_common+0xb0>
 800892c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008930:	4649      	mov	r1, r9
 8008932:	4638      	mov	r0, r7
 8008934:	47c0      	blx	r8
 8008936:	3001      	adds	r0, #1
 8008938:	d01e      	beq.n	8008978 <_printf_common+0xa4>
 800893a:	6823      	ldr	r3, [r4, #0]
 800893c:	68e5      	ldr	r5, [r4, #12]
 800893e:	6832      	ldr	r2, [r6, #0]
 8008940:	f003 0306 	and.w	r3, r3, #6
 8008944:	2b04      	cmp	r3, #4
 8008946:	bf08      	it	eq
 8008948:	1aad      	subeq	r5, r5, r2
 800894a:	68a3      	ldr	r3, [r4, #8]
 800894c:	6922      	ldr	r2, [r4, #16]
 800894e:	bf0c      	ite	eq
 8008950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008954:	2500      	movne	r5, #0
 8008956:	4293      	cmp	r3, r2
 8008958:	bfc4      	itt	gt
 800895a:	1a9b      	subgt	r3, r3, r2
 800895c:	18ed      	addgt	r5, r5, r3
 800895e:	2600      	movs	r6, #0
 8008960:	341a      	adds	r4, #26
 8008962:	42b5      	cmp	r5, r6
 8008964:	d11a      	bne.n	800899c <_printf_common+0xc8>
 8008966:	2000      	movs	r0, #0
 8008968:	e008      	b.n	800897c <_printf_common+0xa8>
 800896a:	2301      	movs	r3, #1
 800896c:	4652      	mov	r2, sl
 800896e:	4649      	mov	r1, r9
 8008970:	4638      	mov	r0, r7
 8008972:	47c0      	blx	r8
 8008974:	3001      	adds	r0, #1
 8008976:	d103      	bne.n	8008980 <_printf_common+0xac>
 8008978:	f04f 30ff 	mov.w	r0, #4294967295
 800897c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008980:	3501      	adds	r5, #1
 8008982:	e7c6      	b.n	8008912 <_printf_common+0x3e>
 8008984:	18e1      	adds	r1, r4, r3
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	2030      	movs	r0, #48	; 0x30
 800898a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800898e:	4422      	add	r2, r4
 8008990:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008994:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008998:	3302      	adds	r3, #2
 800899a:	e7c7      	b.n	800892c <_printf_common+0x58>
 800899c:	2301      	movs	r3, #1
 800899e:	4622      	mov	r2, r4
 80089a0:	4649      	mov	r1, r9
 80089a2:	4638      	mov	r0, r7
 80089a4:	47c0      	blx	r8
 80089a6:	3001      	adds	r0, #1
 80089a8:	d0e6      	beq.n	8008978 <_printf_common+0xa4>
 80089aa:	3601      	adds	r6, #1
 80089ac:	e7d9      	b.n	8008962 <_printf_common+0x8e>
	...

080089b0 <_printf_i>:
 80089b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089b4:	7e0f      	ldrb	r7, [r1, #24]
 80089b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80089b8:	2f78      	cmp	r7, #120	; 0x78
 80089ba:	4691      	mov	r9, r2
 80089bc:	4680      	mov	r8, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	469a      	mov	sl, r3
 80089c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80089c6:	d807      	bhi.n	80089d8 <_printf_i+0x28>
 80089c8:	2f62      	cmp	r7, #98	; 0x62
 80089ca:	d80a      	bhi.n	80089e2 <_printf_i+0x32>
 80089cc:	2f00      	cmp	r7, #0
 80089ce:	f000 80d8 	beq.w	8008b82 <_printf_i+0x1d2>
 80089d2:	2f58      	cmp	r7, #88	; 0x58
 80089d4:	f000 80a3 	beq.w	8008b1e <_printf_i+0x16e>
 80089d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80089e0:	e03a      	b.n	8008a58 <_printf_i+0xa8>
 80089e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80089e6:	2b15      	cmp	r3, #21
 80089e8:	d8f6      	bhi.n	80089d8 <_printf_i+0x28>
 80089ea:	a101      	add	r1, pc, #4	; (adr r1, 80089f0 <_printf_i+0x40>)
 80089ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089f0:	08008a49 	.word	0x08008a49
 80089f4:	08008a5d 	.word	0x08008a5d
 80089f8:	080089d9 	.word	0x080089d9
 80089fc:	080089d9 	.word	0x080089d9
 8008a00:	080089d9 	.word	0x080089d9
 8008a04:	080089d9 	.word	0x080089d9
 8008a08:	08008a5d 	.word	0x08008a5d
 8008a0c:	080089d9 	.word	0x080089d9
 8008a10:	080089d9 	.word	0x080089d9
 8008a14:	080089d9 	.word	0x080089d9
 8008a18:	080089d9 	.word	0x080089d9
 8008a1c:	08008b69 	.word	0x08008b69
 8008a20:	08008a8d 	.word	0x08008a8d
 8008a24:	08008b4b 	.word	0x08008b4b
 8008a28:	080089d9 	.word	0x080089d9
 8008a2c:	080089d9 	.word	0x080089d9
 8008a30:	08008b8b 	.word	0x08008b8b
 8008a34:	080089d9 	.word	0x080089d9
 8008a38:	08008a8d 	.word	0x08008a8d
 8008a3c:	080089d9 	.word	0x080089d9
 8008a40:	080089d9 	.word	0x080089d9
 8008a44:	08008b53 	.word	0x08008b53
 8008a48:	682b      	ldr	r3, [r5, #0]
 8008a4a:	1d1a      	adds	r2, r3, #4
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	602a      	str	r2, [r5, #0]
 8008a50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e0a3      	b.n	8008ba4 <_printf_i+0x1f4>
 8008a5c:	6820      	ldr	r0, [r4, #0]
 8008a5e:	6829      	ldr	r1, [r5, #0]
 8008a60:	0606      	lsls	r6, r0, #24
 8008a62:	f101 0304 	add.w	r3, r1, #4
 8008a66:	d50a      	bpl.n	8008a7e <_printf_i+0xce>
 8008a68:	680e      	ldr	r6, [r1, #0]
 8008a6a:	602b      	str	r3, [r5, #0]
 8008a6c:	2e00      	cmp	r6, #0
 8008a6e:	da03      	bge.n	8008a78 <_printf_i+0xc8>
 8008a70:	232d      	movs	r3, #45	; 0x2d
 8008a72:	4276      	negs	r6, r6
 8008a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a78:	485e      	ldr	r0, [pc, #376]	; (8008bf4 <_printf_i+0x244>)
 8008a7a:	230a      	movs	r3, #10
 8008a7c:	e019      	b.n	8008ab2 <_printf_i+0x102>
 8008a7e:	680e      	ldr	r6, [r1, #0]
 8008a80:	602b      	str	r3, [r5, #0]
 8008a82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a86:	bf18      	it	ne
 8008a88:	b236      	sxthne	r6, r6
 8008a8a:	e7ef      	b.n	8008a6c <_printf_i+0xbc>
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	6820      	ldr	r0, [r4, #0]
 8008a90:	1d19      	adds	r1, r3, #4
 8008a92:	6029      	str	r1, [r5, #0]
 8008a94:	0601      	lsls	r1, r0, #24
 8008a96:	d501      	bpl.n	8008a9c <_printf_i+0xec>
 8008a98:	681e      	ldr	r6, [r3, #0]
 8008a9a:	e002      	b.n	8008aa2 <_printf_i+0xf2>
 8008a9c:	0646      	lsls	r6, r0, #25
 8008a9e:	d5fb      	bpl.n	8008a98 <_printf_i+0xe8>
 8008aa0:	881e      	ldrh	r6, [r3, #0]
 8008aa2:	4854      	ldr	r0, [pc, #336]	; (8008bf4 <_printf_i+0x244>)
 8008aa4:	2f6f      	cmp	r7, #111	; 0x6f
 8008aa6:	bf0c      	ite	eq
 8008aa8:	2308      	moveq	r3, #8
 8008aaa:	230a      	movne	r3, #10
 8008aac:	2100      	movs	r1, #0
 8008aae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ab2:	6865      	ldr	r5, [r4, #4]
 8008ab4:	60a5      	str	r5, [r4, #8]
 8008ab6:	2d00      	cmp	r5, #0
 8008ab8:	bfa2      	ittt	ge
 8008aba:	6821      	ldrge	r1, [r4, #0]
 8008abc:	f021 0104 	bicge.w	r1, r1, #4
 8008ac0:	6021      	strge	r1, [r4, #0]
 8008ac2:	b90e      	cbnz	r6, 8008ac8 <_printf_i+0x118>
 8008ac4:	2d00      	cmp	r5, #0
 8008ac6:	d04d      	beq.n	8008b64 <_printf_i+0x1b4>
 8008ac8:	4615      	mov	r5, r2
 8008aca:	fbb6 f1f3 	udiv	r1, r6, r3
 8008ace:	fb03 6711 	mls	r7, r3, r1, r6
 8008ad2:	5dc7      	ldrb	r7, [r0, r7]
 8008ad4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ad8:	4637      	mov	r7, r6
 8008ada:	42bb      	cmp	r3, r7
 8008adc:	460e      	mov	r6, r1
 8008ade:	d9f4      	bls.n	8008aca <_printf_i+0x11a>
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d10b      	bne.n	8008afc <_printf_i+0x14c>
 8008ae4:	6823      	ldr	r3, [r4, #0]
 8008ae6:	07de      	lsls	r6, r3, #31
 8008ae8:	d508      	bpl.n	8008afc <_printf_i+0x14c>
 8008aea:	6923      	ldr	r3, [r4, #16]
 8008aec:	6861      	ldr	r1, [r4, #4]
 8008aee:	4299      	cmp	r1, r3
 8008af0:	bfde      	ittt	le
 8008af2:	2330      	movle	r3, #48	; 0x30
 8008af4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008af8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008afc:	1b52      	subs	r2, r2, r5
 8008afe:	6122      	str	r2, [r4, #16]
 8008b00:	f8cd a000 	str.w	sl, [sp]
 8008b04:	464b      	mov	r3, r9
 8008b06:	aa03      	add	r2, sp, #12
 8008b08:	4621      	mov	r1, r4
 8008b0a:	4640      	mov	r0, r8
 8008b0c:	f7ff fee2 	bl	80088d4 <_printf_common>
 8008b10:	3001      	adds	r0, #1
 8008b12:	d14c      	bne.n	8008bae <_printf_i+0x1fe>
 8008b14:	f04f 30ff 	mov.w	r0, #4294967295
 8008b18:	b004      	add	sp, #16
 8008b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1e:	4835      	ldr	r0, [pc, #212]	; (8008bf4 <_printf_i+0x244>)
 8008b20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008b24:	6829      	ldr	r1, [r5, #0]
 8008b26:	6823      	ldr	r3, [r4, #0]
 8008b28:	f851 6b04 	ldr.w	r6, [r1], #4
 8008b2c:	6029      	str	r1, [r5, #0]
 8008b2e:	061d      	lsls	r5, r3, #24
 8008b30:	d514      	bpl.n	8008b5c <_printf_i+0x1ac>
 8008b32:	07df      	lsls	r7, r3, #31
 8008b34:	bf44      	itt	mi
 8008b36:	f043 0320 	orrmi.w	r3, r3, #32
 8008b3a:	6023      	strmi	r3, [r4, #0]
 8008b3c:	b91e      	cbnz	r6, 8008b46 <_printf_i+0x196>
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	f023 0320 	bic.w	r3, r3, #32
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	2310      	movs	r3, #16
 8008b48:	e7b0      	b.n	8008aac <_printf_i+0xfc>
 8008b4a:	6823      	ldr	r3, [r4, #0]
 8008b4c:	f043 0320 	orr.w	r3, r3, #32
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	2378      	movs	r3, #120	; 0x78
 8008b54:	4828      	ldr	r0, [pc, #160]	; (8008bf8 <_printf_i+0x248>)
 8008b56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b5a:	e7e3      	b.n	8008b24 <_printf_i+0x174>
 8008b5c:	0659      	lsls	r1, r3, #25
 8008b5e:	bf48      	it	mi
 8008b60:	b2b6      	uxthmi	r6, r6
 8008b62:	e7e6      	b.n	8008b32 <_printf_i+0x182>
 8008b64:	4615      	mov	r5, r2
 8008b66:	e7bb      	b.n	8008ae0 <_printf_i+0x130>
 8008b68:	682b      	ldr	r3, [r5, #0]
 8008b6a:	6826      	ldr	r6, [r4, #0]
 8008b6c:	6961      	ldr	r1, [r4, #20]
 8008b6e:	1d18      	adds	r0, r3, #4
 8008b70:	6028      	str	r0, [r5, #0]
 8008b72:	0635      	lsls	r5, r6, #24
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	d501      	bpl.n	8008b7c <_printf_i+0x1cc>
 8008b78:	6019      	str	r1, [r3, #0]
 8008b7a:	e002      	b.n	8008b82 <_printf_i+0x1d2>
 8008b7c:	0670      	lsls	r0, r6, #25
 8008b7e:	d5fb      	bpl.n	8008b78 <_printf_i+0x1c8>
 8008b80:	8019      	strh	r1, [r3, #0]
 8008b82:	2300      	movs	r3, #0
 8008b84:	6123      	str	r3, [r4, #16]
 8008b86:	4615      	mov	r5, r2
 8008b88:	e7ba      	b.n	8008b00 <_printf_i+0x150>
 8008b8a:	682b      	ldr	r3, [r5, #0]
 8008b8c:	1d1a      	adds	r2, r3, #4
 8008b8e:	602a      	str	r2, [r5, #0]
 8008b90:	681d      	ldr	r5, [r3, #0]
 8008b92:	6862      	ldr	r2, [r4, #4]
 8008b94:	2100      	movs	r1, #0
 8008b96:	4628      	mov	r0, r5
 8008b98:	f7f7 fb2a 	bl	80001f0 <memchr>
 8008b9c:	b108      	cbz	r0, 8008ba2 <_printf_i+0x1f2>
 8008b9e:	1b40      	subs	r0, r0, r5
 8008ba0:	6060      	str	r0, [r4, #4]
 8008ba2:	6863      	ldr	r3, [r4, #4]
 8008ba4:	6123      	str	r3, [r4, #16]
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bac:	e7a8      	b.n	8008b00 <_printf_i+0x150>
 8008bae:	6923      	ldr	r3, [r4, #16]
 8008bb0:	462a      	mov	r2, r5
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	4640      	mov	r0, r8
 8008bb6:	47d0      	blx	sl
 8008bb8:	3001      	adds	r0, #1
 8008bba:	d0ab      	beq.n	8008b14 <_printf_i+0x164>
 8008bbc:	6823      	ldr	r3, [r4, #0]
 8008bbe:	079b      	lsls	r3, r3, #30
 8008bc0:	d413      	bmi.n	8008bea <_printf_i+0x23a>
 8008bc2:	68e0      	ldr	r0, [r4, #12]
 8008bc4:	9b03      	ldr	r3, [sp, #12]
 8008bc6:	4298      	cmp	r0, r3
 8008bc8:	bfb8      	it	lt
 8008bca:	4618      	movlt	r0, r3
 8008bcc:	e7a4      	b.n	8008b18 <_printf_i+0x168>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	4632      	mov	r2, r6
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	4640      	mov	r0, r8
 8008bd6:	47d0      	blx	sl
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d09b      	beq.n	8008b14 <_printf_i+0x164>
 8008bdc:	3501      	adds	r5, #1
 8008bde:	68e3      	ldr	r3, [r4, #12]
 8008be0:	9903      	ldr	r1, [sp, #12]
 8008be2:	1a5b      	subs	r3, r3, r1
 8008be4:	42ab      	cmp	r3, r5
 8008be6:	dcf2      	bgt.n	8008bce <_printf_i+0x21e>
 8008be8:	e7eb      	b.n	8008bc2 <_printf_i+0x212>
 8008bea:	2500      	movs	r5, #0
 8008bec:	f104 0619 	add.w	r6, r4, #25
 8008bf0:	e7f5      	b.n	8008bde <_printf_i+0x22e>
 8008bf2:	bf00      	nop
 8008bf4:	0800bcfe 	.word	0x0800bcfe
 8008bf8:	0800bd0f 	.word	0x0800bd0f

08008bfc <_sbrk_r>:
 8008bfc:	b538      	push	{r3, r4, r5, lr}
 8008bfe:	4d06      	ldr	r5, [pc, #24]	; (8008c18 <_sbrk_r+0x1c>)
 8008c00:	2300      	movs	r3, #0
 8008c02:	4604      	mov	r4, r0
 8008c04:	4608      	mov	r0, r1
 8008c06:	602b      	str	r3, [r5, #0]
 8008c08:	f7f9 f9b8 	bl	8001f7c <_sbrk>
 8008c0c:	1c43      	adds	r3, r0, #1
 8008c0e:	d102      	bne.n	8008c16 <_sbrk_r+0x1a>
 8008c10:	682b      	ldr	r3, [r5, #0]
 8008c12:	b103      	cbz	r3, 8008c16 <_sbrk_r+0x1a>
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	bd38      	pop	{r3, r4, r5, pc}
 8008c18:	20000c74 	.word	0x20000c74

08008c1c <siprintf>:
 8008c1c:	b40e      	push	{r1, r2, r3}
 8008c1e:	b500      	push	{lr}
 8008c20:	b09c      	sub	sp, #112	; 0x70
 8008c22:	ab1d      	add	r3, sp, #116	; 0x74
 8008c24:	9002      	str	r0, [sp, #8]
 8008c26:	9006      	str	r0, [sp, #24]
 8008c28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c2c:	4809      	ldr	r0, [pc, #36]	; (8008c54 <siprintf+0x38>)
 8008c2e:	9107      	str	r1, [sp, #28]
 8008c30:	9104      	str	r1, [sp, #16]
 8008c32:	4909      	ldr	r1, [pc, #36]	; (8008c58 <siprintf+0x3c>)
 8008c34:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c38:	9105      	str	r1, [sp, #20]
 8008c3a:	6800      	ldr	r0, [r0, #0]
 8008c3c:	9301      	str	r3, [sp, #4]
 8008c3e:	a902      	add	r1, sp, #8
 8008c40:	f001 fa9c 	bl	800a17c <_svfiprintf_r>
 8008c44:	9b02      	ldr	r3, [sp, #8]
 8008c46:	2200      	movs	r2, #0
 8008c48:	701a      	strb	r2, [r3, #0]
 8008c4a:	b01c      	add	sp, #112	; 0x70
 8008c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c50:	b003      	add	sp, #12
 8008c52:	4770      	bx	lr
 8008c54:	20000014 	.word	0x20000014
 8008c58:	ffff0208 	.word	0xffff0208

08008c5c <quorem>:
 8008c5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c60:	6903      	ldr	r3, [r0, #16]
 8008c62:	690c      	ldr	r4, [r1, #16]
 8008c64:	42a3      	cmp	r3, r4
 8008c66:	4607      	mov	r7, r0
 8008c68:	f2c0 8081 	blt.w	8008d6e <quorem+0x112>
 8008c6c:	3c01      	subs	r4, #1
 8008c6e:	f101 0814 	add.w	r8, r1, #20
 8008c72:	f100 0514 	add.w	r5, r0, #20
 8008c76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c7a:	9301      	str	r3, [sp, #4]
 8008c7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c84:	3301      	adds	r3, #1
 8008c86:	429a      	cmp	r2, r3
 8008c88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c90:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c94:	d331      	bcc.n	8008cfa <quorem+0x9e>
 8008c96:	f04f 0e00 	mov.w	lr, #0
 8008c9a:	4640      	mov	r0, r8
 8008c9c:	46ac      	mov	ip, r5
 8008c9e:	46f2      	mov	sl, lr
 8008ca0:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ca4:	b293      	uxth	r3, r2
 8008ca6:	fb06 e303 	mla	r3, r6, r3, lr
 8008caa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	ebaa 0303 	sub.w	r3, sl, r3
 8008cb4:	f8dc a000 	ldr.w	sl, [ip]
 8008cb8:	0c12      	lsrs	r2, r2, #16
 8008cba:	fa13 f38a 	uxtah	r3, r3, sl
 8008cbe:	fb06 e202 	mla	r2, r6, r2, lr
 8008cc2:	9300      	str	r3, [sp, #0]
 8008cc4:	9b00      	ldr	r3, [sp, #0]
 8008cc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cca:	b292      	uxth	r2, r2
 8008ccc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008cd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cd4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008cd8:	4581      	cmp	r9, r0
 8008cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cde:	f84c 3b04 	str.w	r3, [ip], #4
 8008ce2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008ce6:	d2db      	bcs.n	8008ca0 <quorem+0x44>
 8008ce8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cec:	b92b      	cbnz	r3, 8008cfa <quorem+0x9e>
 8008cee:	9b01      	ldr	r3, [sp, #4]
 8008cf0:	3b04      	subs	r3, #4
 8008cf2:	429d      	cmp	r5, r3
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	d32e      	bcc.n	8008d56 <quorem+0xfa>
 8008cf8:	613c      	str	r4, [r7, #16]
 8008cfa:	4638      	mov	r0, r7
 8008cfc:	f001 f8ca 	bl	8009e94 <__mcmp>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	db24      	blt.n	8008d4e <quorem+0xf2>
 8008d04:	3601      	adds	r6, #1
 8008d06:	4628      	mov	r0, r5
 8008d08:	f04f 0c00 	mov.w	ip, #0
 8008d0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d10:	f8d0 e000 	ldr.w	lr, [r0]
 8008d14:	b293      	uxth	r3, r2
 8008d16:	ebac 0303 	sub.w	r3, ip, r3
 8008d1a:	0c12      	lsrs	r2, r2, #16
 8008d1c:	fa13 f38e 	uxtah	r3, r3, lr
 8008d20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d2e:	45c1      	cmp	r9, r8
 8008d30:	f840 3b04 	str.w	r3, [r0], #4
 8008d34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d38:	d2e8      	bcs.n	8008d0c <quorem+0xb0>
 8008d3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d42:	b922      	cbnz	r2, 8008d4e <quorem+0xf2>
 8008d44:	3b04      	subs	r3, #4
 8008d46:	429d      	cmp	r5, r3
 8008d48:	461a      	mov	r2, r3
 8008d4a:	d30a      	bcc.n	8008d62 <quorem+0x106>
 8008d4c:	613c      	str	r4, [r7, #16]
 8008d4e:	4630      	mov	r0, r6
 8008d50:	b003      	add	sp, #12
 8008d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d56:	6812      	ldr	r2, [r2, #0]
 8008d58:	3b04      	subs	r3, #4
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	d1cc      	bne.n	8008cf8 <quorem+0x9c>
 8008d5e:	3c01      	subs	r4, #1
 8008d60:	e7c7      	b.n	8008cf2 <quorem+0x96>
 8008d62:	6812      	ldr	r2, [r2, #0]
 8008d64:	3b04      	subs	r3, #4
 8008d66:	2a00      	cmp	r2, #0
 8008d68:	d1f0      	bne.n	8008d4c <quorem+0xf0>
 8008d6a:	3c01      	subs	r4, #1
 8008d6c:	e7eb      	b.n	8008d46 <quorem+0xea>
 8008d6e:	2000      	movs	r0, #0
 8008d70:	e7ee      	b.n	8008d50 <quorem+0xf4>
 8008d72:	0000      	movs	r0, r0
 8008d74:	0000      	movs	r0, r0
	...

08008d78 <_dtoa_r>:
 8008d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7c:	ed2d 8b04 	vpush	{d8-d9}
 8008d80:	ec57 6b10 	vmov	r6, r7, d0
 8008d84:	b093      	sub	sp, #76	; 0x4c
 8008d86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d8c:	9106      	str	r1, [sp, #24]
 8008d8e:	ee10 aa10 	vmov	sl, s0
 8008d92:	4604      	mov	r4, r0
 8008d94:	9209      	str	r2, [sp, #36]	; 0x24
 8008d96:	930c      	str	r3, [sp, #48]	; 0x30
 8008d98:	46bb      	mov	fp, r7
 8008d9a:	b975      	cbnz	r5, 8008dba <_dtoa_r+0x42>
 8008d9c:	2010      	movs	r0, #16
 8008d9e:	f7ff f9cb 	bl	8008138 <malloc>
 8008da2:	4602      	mov	r2, r0
 8008da4:	6260      	str	r0, [r4, #36]	; 0x24
 8008da6:	b920      	cbnz	r0, 8008db2 <_dtoa_r+0x3a>
 8008da8:	4ba7      	ldr	r3, [pc, #668]	; (8009048 <_dtoa_r+0x2d0>)
 8008daa:	21ea      	movs	r1, #234	; 0xea
 8008dac:	48a7      	ldr	r0, [pc, #668]	; (800904c <_dtoa_r+0x2d4>)
 8008dae:	f001 fae5 	bl	800a37c <__assert_func>
 8008db2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008db6:	6005      	str	r5, [r0, #0]
 8008db8:	60c5      	str	r5, [r0, #12]
 8008dba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dbc:	6819      	ldr	r1, [r3, #0]
 8008dbe:	b151      	cbz	r1, 8008dd6 <_dtoa_r+0x5e>
 8008dc0:	685a      	ldr	r2, [r3, #4]
 8008dc2:	604a      	str	r2, [r1, #4]
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	4093      	lsls	r3, r2
 8008dc8:	608b      	str	r3, [r1, #8]
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f000 fe20 	bl	8009a10 <_Bfree>
 8008dd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	1e3b      	subs	r3, r7, #0
 8008dd8:	bfaa      	itet	ge
 8008dda:	2300      	movge	r3, #0
 8008ddc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008de0:	f8c8 3000 	strge.w	r3, [r8]
 8008de4:	4b9a      	ldr	r3, [pc, #616]	; (8009050 <_dtoa_r+0x2d8>)
 8008de6:	bfbc      	itt	lt
 8008de8:	2201      	movlt	r2, #1
 8008dea:	f8c8 2000 	strlt.w	r2, [r8]
 8008dee:	ea33 030b 	bics.w	r3, r3, fp
 8008df2:	d11b      	bne.n	8008e2c <_dtoa_r+0xb4>
 8008df4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008df6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e00:	4333      	orrs	r3, r6
 8008e02:	f000 8592 	beq.w	800992a <_dtoa_r+0xbb2>
 8008e06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e08:	b963      	cbnz	r3, 8008e24 <_dtoa_r+0xac>
 8008e0a:	4b92      	ldr	r3, [pc, #584]	; (8009054 <_dtoa_r+0x2dc>)
 8008e0c:	e022      	b.n	8008e54 <_dtoa_r+0xdc>
 8008e0e:	4b92      	ldr	r3, [pc, #584]	; (8009058 <_dtoa_r+0x2e0>)
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	3308      	adds	r3, #8
 8008e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e16:	6013      	str	r3, [r2, #0]
 8008e18:	9801      	ldr	r0, [sp, #4]
 8008e1a:	b013      	add	sp, #76	; 0x4c
 8008e1c:	ecbd 8b04 	vpop	{d8-d9}
 8008e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e24:	4b8b      	ldr	r3, [pc, #556]	; (8009054 <_dtoa_r+0x2dc>)
 8008e26:	9301      	str	r3, [sp, #4]
 8008e28:	3303      	adds	r3, #3
 8008e2a:	e7f3      	b.n	8008e14 <_dtoa_r+0x9c>
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	2300      	movs	r3, #0
 8008e30:	4650      	mov	r0, sl
 8008e32:	4659      	mov	r1, fp
 8008e34:	f7f7 fe50 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e38:	ec4b ab19 	vmov	d9, sl, fp
 8008e3c:	4680      	mov	r8, r0
 8008e3e:	b158      	cbz	r0, 8008e58 <_dtoa_r+0xe0>
 8008e40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e42:	2301      	movs	r3, #1
 8008e44:	6013      	str	r3, [r2, #0]
 8008e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f000 856b 	beq.w	8009924 <_dtoa_r+0xbac>
 8008e4e:	4883      	ldr	r0, [pc, #524]	; (800905c <_dtoa_r+0x2e4>)
 8008e50:	6018      	str	r0, [r3, #0]
 8008e52:	1e43      	subs	r3, r0, #1
 8008e54:	9301      	str	r3, [sp, #4]
 8008e56:	e7df      	b.n	8008e18 <_dtoa_r+0xa0>
 8008e58:	ec4b ab10 	vmov	d0, sl, fp
 8008e5c:	aa10      	add	r2, sp, #64	; 0x40
 8008e5e:	a911      	add	r1, sp, #68	; 0x44
 8008e60:	4620      	mov	r0, r4
 8008e62:	f001 f8bd 	bl	8009fe0 <__d2b>
 8008e66:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008e6a:	ee08 0a10 	vmov	s16, r0
 8008e6e:	2d00      	cmp	r5, #0
 8008e70:	f000 8084 	beq.w	8008f7c <_dtoa_r+0x204>
 8008e74:	ee19 3a90 	vmov	r3, s19
 8008e78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e7c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e80:	4656      	mov	r6, sl
 8008e82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e8a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008e8e:	4b74      	ldr	r3, [pc, #464]	; (8009060 <_dtoa_r+0x2e8>)
 8008e90:	2200      	movs	r2, #0
 8008e92:	4630      	mov	r0, r6
 8008e94:	4639      	mov	r1, r7
 8008e96:	f7f7 f9ff 	bl	8000298 <__aeabi_dsub>
 8008e9a:	a365      	add	r3, pc, #404	; (adr r3, 8009030 <_dtoa_r+0x2b8>)
 8008e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea0:	f7f7 fbb2 	bl	8000608 <__aeabi_dmul>
 8008ea4:	a364      	add	r3, pc, #400	; (adr r3, 8009038 <_dtoa_r+0x2c0>)
 8008ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eaa:	f7f7 f9f7 	bl	800029c <__adddf3>
 8008eae:	4606      	mov	r6, r0
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	460f      	mov	r7, r1
 8008eb4:	f7f7 fb3e 	bl	8000534 <__aeabi_i2d>
 8008eb8:	a361      	add	r3, pc, #388	; (adr r3, 8009040 <_dtoa_r+0x2c8>)
 8008eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ebe:	f7f7 fba3 	bl	8000608 <__aeabi_dmul>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	4639      	mov	r1, r7
 8008eca:	f7f7 f9e7 	bl	800029c <__adddf3>
 8008ece:	4606      	mov	r6, r0
 8008ed0:	460f      	mov	r7, r1
 8008ed2:	f7f7 fe49 	bl	8000b68 <__aeabi_d2iz>
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	9000      	str	r0, [sp, #0]
 8008eda:	2300      	movs	r3, #0
 8008edc:	4630      	mov	r0, r6
 8008ede:	4639      	mov	r1, r7
 8008ee0:	f7f7 fe04 	bl	8000aec <__aeabi_dcmplt>
 8008ee4:	b150      	cbz	r0, 8008efc <_dtoa_r+0x184>
 8008ee6:	9800      	ldr	r0, [sp, #0]
 8008ee8:	f7f7 fb24 	bl	8000534 <__aeabi_i2d>
 8008eec:	4632      	mov	r2, r6
 8008eee:	463b      	mov	r3, r7
 8008ef0:	f7f7 fdf2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ef4:	b910      	cbnz	r0, 8008efc <_dtoa_r+0x184>
 8008ef6:	9b00      	ldr	r3, [sp, #0]
 8008ef8:	3b01      	subs	r3, #1
 8008efa:	9300      	str	r3, [sp, #0]
 8008efc:	9b00      	ldr	r3, [sp, #0]
 8008efe:	2b16      	cmp	r3, #22
 8008f00:	d85a      	bhi.n	8008fb8 <_dtoa_r+0x240>
 8008f02:	9a00      	ldr	r2, [sp, #0]
 8008f04:	4b57      	ldr	r3, [pc, #348]	; (8009064 <_dtoa_r+0x2ec>)
 8008f06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0e:	ec51 0b19 	vmov	r0, r1, d9
 8008f12:	f7f7 fdeb 	bl	8000aec <__aeabi_dcmplt>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d050      	beq.n	8008fbc <_dtoa_r+0x244>
 8008f1a:	9b00      	ldr	r3, [sp, #0]
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	2300      	movs	r3, #0
 8008f22:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f26:	1b5d      	subs	r5, r3, r5
 8008f28:	1e6b      	subs	r3, r5, #1
 8008f2a:	9305      	str	r3, [sp, #20]
 8008f2c:	bf45      	ittet	mi
 8008f2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008f32:	9304      	strmi	r3, [sp, #16]
 8008f34:	2300      	movpl	r3, #0
 8008f36:	2300      	movmi	r3, #0
 8008f38:	bf4c      	ite	mi
 8008f3a:	9305      	strmi	r3, [sp, #20]
 8008f3c:	9304      	strpl	r3, [sp, #16]
 8008f3e:	9b00      	ldr	r3, [sp, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	db3d      	blt.n	8008fc0 <_dtoa_r+0x248>
 8008f44:	9b05      	ldr	r3, [sp, #20]
 8008f46:	9a00      	ldr	r2, [sp, #0]
 8008f48:	920a      	str	r2, [sp, #40]	; 0x28
 8008f4a:	4413      	add	r3, r2
 8008f4c:	9305      	str	r3, [sp, #20]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9307      	str	r3, [sp, #28]
 8008f52:	9b06      	ldr	r3, [sp, #24]
 8008f54:	2b09      	cmp	r3, #9
 8008f56:	f200 8089 	bhi.w	800906c <_dtoa_r+0x2f4>
 8008f5a:	2b05      	cmp	r3, #5
 8008f5c:	bfc4      	itt	gt
 8008f5e:	3b04      	subgt	r3, #4
 8008f60:	9306      	strgt	r3, [sp, #24]
 8008f62:	9b06      	ldr	r3, [sp, #24]
 8008f64:	f1a3 0302 	sub.w	r3, r3, #2
 8008f68:	bfcc      	ite	gt
 8008f6a:	2500      	movgt	r5, #0
 8008f6c:	2501      	movle	r5, #1
 8008f6e:	2b03      	cmp	r3, #3
 8008f70:	f200 8087 	bhi.w	8009082 <_dtoa_r+0x30a>
 8008f74:	e8df f003 	tbb	[pc, r3]
 8008f78:	59383a2d 	.word	0x59383a2d
 8008f7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008f80:	441d      	add	r5, r3
 8008f82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	bfc1      	itttt	gt
 8008f8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f92:	fa0b f303 	lslgt.w	r3, fp, r3
 8008f96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f9a:	bfda      	itte	le
 8008f9c:	f1c3 0320 	rsble	r3, r3, #32
 8008fa0:	fa06 f003 	lslle.w	r0, r6, r3
 8008fa4:	4318      	orrgt	r0, r3
 8008fa6:	f7f7 fab5 	bl	8000514 <__aeabi_ui2d>
 8008faa:	2301      	movs	r3, #1
 8008fac:	4606      	mov	r6, r0
 8008fae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008fb2:	3d01      	subs	r5, #1
 8008fb4:	930e      	str	r3, [sp, #56]	; 0x38
 8008fb6:	e76a      	b.n	8008e8e <_dtoa_r+0x116>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e7b2      	b.n	8008f22 <_dtoa_r+0x1aa>
 8008fbc:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fbe:	e7b1      	b.n	8008f24 <_dtoa_r+0x1ac>
 8008fc0:	9b04      	ldr	r3, [sp, #16]
 8008fc2:	9a00      	ldr	r2, [sp, #0]
 8008fc4:	1a9b      	subs	r3, r3, r2
 8008fc6:	9304      	str	r3, [sp, #16]
 8008fc8:	4253      	negs	r3, r2
 8008fca:	9307      	str	r3, [sp, #28]
 8008fcc:	2300      	movs	r3, #0
 8008fce:	930a      	str	r3, [sp, #40]	; 0x28
 8008fd0:	e7bf      	b.n	8008f52 <_dtoa_r+0x1da>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	9308      	str	r3, [sp, #32]
 8008fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	dc55      	bgt.n	8009088 <_dtoa_r+0x310>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	9209      	str	r2, [sp, #36]	; 0x24
 8008fe6:	e00c      	b.n	8009002 <_dtoa_r+0x28a>
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e7f3      	b.n	8008fd4 <_dtoa_r+0x25c>
 8008fec:	2300      	movs	r3, #0
 8008fee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ff0:	9308      	str	r3, [sp, #32]
 8008ff2:	9b00      	ldr	r3, [sp, #0]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	9302      	str	r3, [sp, #8]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	9303      	str	r3, [sp, #12]
 8008ffe:	bfb8      	it	lt
 8009000:	2301      	movlt	r3, #1
 8009002:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009004:	2200      	movs	r2, #0
 8009006:	6042      	str	r2, [r0, #4]
 8009008:	2204      	movs	r2, #4
 800900a:	f102 0614 	add.w	r6, r2, #20
 800900e:	429e      	cmp	r6, r3
 8009010:	6841      	ldr	r1, [r0, #4]
 8009012:	d93d      	bls.n	8009090 <_dtoa_r+0x318>
 8009014:	4620      	mov	r0, r4
 8009016:	f000 fcbb 	bl	8009990 <_Balloc>
 800901a:	9001      	str	r0, [sp, #4]
 800901c:	2800      	cmp	r0, #0
 800901e:	d13b      	bne.n	8009098 <_dtoa_r+0x320>
 8009020:	4b11      	ldr	r3, [pc, #68]	; (8009068 <_dtoa_r+0x2f0>)
 8009022:	4602      	mov	r2, r0
 8009024:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009028:	e6c0      	b.n	8008dac <_dtoa_r+0x34>
 800902a:	2301      	movs	r3, #1
 800902c:	e7df      	b.n	8008fee <_dtoa_r+0x276>
 800902e:	bf00      	nop
 8009030:	636f4361 	.word	0x636f4361
 8009034:	3fd287a7 	.word	0x3fd287a7
 8009038:	8b60c8b3 	.word	0x8b60c8b3
 800903c:	3fc68a28 	.word	0x3fc68a28
 8009040:	509f79fb 	.word	0x509f79fb
 8009044:	3fd34413 	.word	0x3fd34413
 8009048:	0800bd2d 	.word	0x0800bd2d
 800904c:	0800bd44 	.word	0x0800bd44
 8009050:	7ff00000 	.word	0x7ff00000
 8009054:	0800bd29 	.word	0x0800bd29
 8009058:	0800bd20 	.word	0x0800bd20
 800905c:	0800bcfd 	.word	0x0800bcfd
 8009060:	3ff80000 	.word	0x3ff80000
 8009064:	0800be38 	.word	0x0800be38
 8009068:	0800bd9f 	.word	0x0800bd9f
 800906c:	2501      	movs	r5, #1
 800906e:	2300      	movs	r3, #0
 8009070:	9306      	str	r3, [sp, #24]
 8009072:	9508      	str	r5, [sp, #32]
 8009074:	f04f 33ff 	mov.w	r3, #4294967295
 8009078:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	2312      	movs	r3, #18
 8009080:	e7b0      	b.n	8008fe4 <_dtoa_r+0x26c>
 8009082:	2301      	movs	r3, #1
 8009084:	9308      	str	r3, [sp, #32]
 8009086:	e7f5      	b.n	8009074 <_dtoa_r+0x2fc>
 8009088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800908e:	e7b8      	b.n	8009002 <_dtoa_r+0x28a>
 8009090:	3101      	adds	r1, #1
 8009092:	6041      	str	r1, [r0, #4]
 8009094:	0052      	lsls	r2, r2, #1
 8009096:	e7b8      	b.n	800900a <_dtoa_r+0x292>
 8009098:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800909a:	9a01      	ldr	r2, [sp, #4]
 800909c:	601a      	str	r2, [r3, #0]
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	2b0e      	cmp	r3, #14
 80090a2:	f200 809d 	bhi.w	80091e0 <_dtoa_r+0x468>
 80090a6:	2d00      	cmp	r5, #0
 80090a8:	f000 809a 	beq.w	80091e0 <_dtoa_r+0x468>
 80090ac:	9b00      	ldr	r3, [sp, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	dd32      	ble.n	8009118 <_dtoa_r+0x3a0>
 80090b2:	4ab7      	ldr	r2, [pc, #732]	; (8009390 <_dtoa_r+0x618>)
 80090b4:	f003 030f 	and.w	r3, r3, #15
 80090b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090c0:	9b00      	ldr	r3, [sp, #0]
 80090c2:	05d8      	lsls	r0, r3, #23
 80090c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80090c8:	d516      	bpl.n	80090f8 <_dtoa_r+0x380>
 80090ca:	4bb2      	ldr	r3, [pc, #712]	; (8009394 <_dtoa_r+0x61c>)
 80090cc:	ec51 0b19 	vmov	r0, r1, d9
 80090d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090d4:	f7f7 fbc2 	bl	800085c <__aeabi_ddiv>
 80090d8:	f007 070f 	and.w	r7, r7, #15
 80090dc:	4682      	mov	sl, r0
 80090de:	468b      	mov	fp, r1
 80090e0:	2503      	movs	r5, #3
 80090e2:	4eac      	ldr	r6, [pc, #688]	; (8009394 <_dtoa_r+0x61c>)
 80090e4:	b957      	cbnz	r7, 80090fc <_dtoa_r+0x384>
 80090e6:	4642      	mov	r2, r8
 80090e8:	464b      	mov	r3, r9
 80090ea:	4650      	mov	r0, sl
 80090ec:	4659      	mov	r1, fp
 80090ee:	f7f7 fbb5 	bl	800085c <__aeabi_ddiv>
 80090f2:	4682      	mov	sl, r0
 80090f4:	468b      	mov	fp, r1
 80090f6:	e028      	b.n	800914a <_dtoa_r+0x3d2>
 80090f8:	2502      	movs	r5, #2
 80090fa:	e7f2      	b.n	80090e2 <_dtoa_r+0x36a>
 80090fc:	07f9      	lsls	r1, r7, #31
 80090fe:	d508      	bpl.n	8009112 <_dtoa_r+0x39a>
 8009100:	4640      	mov	r0, r8
 8009102:	4649      	mov	r1, r9
 8009104:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009108:	f7f7 fa7e 	bl	8000608 <__aeabi_dmul>
 800910c:	3501      	adds	r5, #1
 800910e:	4680      	mov	r8, r0
 8009110:	4689      	mov	r9, r1
 8009112:	107f      	asrs	r7, r7, #1
 8009114:	3608      	adds	r6, #8
 8009116:	e7e5      	b.n	80090e4 <_dtoa_r+0x36c>
 8009118:	f000 809b 	beq.w	8009252 <_dtoa_r+0x4da>
 800911c:	9b00      	ldr	r3, [sp, #0]
 800911e:	4f9d      	ldr	r7, [pc, #628]	; (8009394 <_dtoa_r+0x61c>)
 8009120:	425e      	negs	r6, r3
 8009122:	4b9b      	ldr	r3, [pc, #620]	; (8009390 <_dtoa_r+0x618>)
 8009124:	f006 020f 	and.w	r2, r6, #15
 8009128:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800912c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009130:	ec51 0b19 	vmov	r0, r1, d9
 8009134:	f7f7 fa68 	bl	8000608 <__aeabi_dmul>
 8009138:	1136      	asrs	r6, r6, #4
 800913a:	4682      	mov	sl, r0
 800913c:	468b      	mov	fp, r1
 800913e:	2300      	movs	r3, #0
 8009140:	2502      	movs	r5, #2
 8009142:	2e00      	cmp	r6, #0
 8009144:	d17a      	bne.n	800923c <_dtoa_r+0x4c4>
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1d3      	bne.n	80090f2 <_dtoa_r+0x37a>
 800914a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800914c:	2b00      	cmp	r3, #0
 800914e:	f000 8082 	beq.w	8009256 <_dtoa_r+0x4de>
 8009152:	4b91      	ldr	r3, [pc, #580]	; (8009398 <_dtoa_r+0x620>)
 8009154:	2200      	movs	r2, #0
 8009156:	4650      	mov	r0, sl
 8009158:	4659      	mov	r1, fp
 800915a:	f7f7 fcc7 	bl	8000aec <__aeabi_dcmplt>
 800915e:	2800      	cmp	r0, #0
 8009160:	d079      	beq.n	8009256 <_dtoa_r+0x4de>
 8009162:	9b03      	ldr	r3, [sp, #12]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d076      	beq.n	8009256 <_dtoa_r+0x4de>
 8009168:	9b02      	ldr	r3, [sp, #8]
 800916a:	2b00      	cmp	r3, #0
 800916c:	dd36      	ble.n	80091dc <_dtoa_r+0x464>
 800916e:	9b00      	ldr	r3, [sp, #0]
 8009170:	4650      	mov	r0, sl
 8009172:	4659      	mov	r1, fp
 8009174:	1e5f      	subs	r7, r3, #1
 8009176:	2200      	movs	r2, #0
 8009178:	4b88      	ldr	r3, [pc, #544]	; (800939c <_dtoa_r+0x624>)
 800917a:	f7f7 fa45 	bl	8000608 <__aeabi_dmul>
 800917e:	9e02      	ldr	r6, [sp, #8]
 8009180:	4682      	mov	sl, r0
 8009182:	468b      	mov	fp, r1
 8009184:	3501      	adds	r5, #1
 8009186:	4628      	mov	r0, r5
 8009188:	f7f7 f9d4 	bl	8000534 <__aeabi_i2d>
 800918c:	4652      	mov	r2, sl
 800918e:	465b      	mov	r3, fp
 8009190:	f7f7 fa3a 	bl	8000608 <__aeabi_dmul>
 8009194:	4b82      	ldr	r3, [pc, #520]	; (80093a0 <_dtoa_r+0x628>)
 8009196:	2200      	movs	r2, #0
 8009198:	f7f7 f880 	bl	800029c <__adddf3>
 800919c:	46d0      	mov	r8, sl
 800919e:	46d9      	mov	r9, fp
 80091a0:	4682      	mov	sl, r0
 80091a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80091a6:	2e00      	cmp	r6, #0
 80091a8:	d158      	bne.n	800925c <_dtoa_r+0x4e4>
 80091aa:	4b7e      	ldr	r3, [pc, #504]	; (80093a4 <_dtoa_r+0x62c>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	4640      	mov	r0, r8
 80091b0:	4649      	mov	r1, r9
 80091b2:	f7f7 f871 	bl	8000298 <__aeabi_dsub>
 80091b6:	4652      	mov	r2, sl
 80091b8:	465b      	mov	r3, fp
 80091ba:	4680      	mov	r8, r0
 80091bc:	4689      	mov	r9, r1
 80091be:	f7f7 fcb3 	bl	8000b28 <__aeabi_dcmpgt>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	f040 8295 	bne.w	80096f2 <_dtoa_r+0x97a>
 80091c8:	4652      	mov	r2, sl
 80091ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80091ce:	4640      	mov	r0, r8
 80091d0:	4649      	mov	r1, r9
 80091d2:	f7f7 fc8b 	bl	8000aec <__aeabi_dcmplt>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	f040 8289 	bne.w	80096ee <_dtoa_r+0x976>
 80091dc:	ec5b ab19 	vmov	sl, fp, d9
 80091e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f2c0 8148 	blt.w	8009478 <_dtoa_r+0x700>
 80091e8:	9a00      	ldr	r2, [sp, #0]
 80091ea:	2a0e      	cmp	r2, #14
 80091ec:	f300 8144 	bgt.w	8009478 <_dtoa_r+0x700>
 80091f0:	4b67      	ldr	r3, [pc, #412]	; (8009390 <_dtoa_r+0x618>)
 80091f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f280 80d5 	bge.w	80093ac <_dtoa_r+0x634>
 8009202:	9b03      	ldr	r3, [sp, #12]
 8009204:	2b00      	cmp	r3, #0
 8009206:	f300 80d1 	bgt.w	80093ac <_dtoa_r+0x634>
 800920a:	f040 826f 	bne.w	80096ec <_dtoa_r+0x974>
 800920e:	4b65      	ldr	r3, [pc, #404]	; (80093a4 <_dtoa_r+0x62c>)
 8009210:	2200      	movs	r2, #0
 8009212:	4640      	mov	r0, r8
 8009214:	4649      	mov	r1, r9
 8009216:	f7f7 f9f7 	bl	8000608 <__aeabi_dmul>
 800921a:	4652      	mov	r2, sl
 800921c:	465b      	mov	r3, fp
 800921e:	f7f7 fc79 	bl	8000b14 <__aeabi_dcmpge>
 8009222:	9e03      	ldr	r6, [sp, #12]
 8009224:	4637      	mov	r7, r6
 8009226:	2800      	cmp	r0, #0
 8009228:	f040 8245 	bne.w	80096b6 <_dtoa_r+0x93e>
 800922c:	9d01      	ldr	r5, [sp, #4]
 800922e:	2331      	movs	r3, #49	; 0x31
 8009230:	f805 3b01 	strb.w	r3, [r5], #1
 8009234:	9b00      	ldr	r3, [sp, #0]
 8009236:	3301      	adds	r3, #1
 8009238:	9300      	str	r3, [sp, #0]
 800923a:	e240      	b.n	80096be <_dtoa_r+0x946>
 800923c:	07f2      	lsls	r2, r6, #31
 800923e:	d505      	bpl.n	800924c <_dtoa_r+0x4d4>
 8009240:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009244:	f7f7 f9e0 	bl	8000608 <__aeabi_dmul>
 8009248:	3501      	adds	r5, #1
 800924a:	2301      	movs	r3, #1
 800924c:	1076      	asrs	r6, r6, #1
 800924e:	3708      	adds	r7, #8
 8009250:	e777      	b.n	8009142 <_dtoa_r+0x3ca>
 8009252:	2502      	movs	r5, #2
 8009254:	e779      	b.n	800914a <_dtoa_r+0x3d2>
 8009256:	9f00      	ldr	r7, [sp, #0]
 8009258:	9e03      	ldr	r6, [sp, #12]
 800925a:	e794      	b.n	8009186 <_dtoa_r+0x40e>
 800925c:	9901      	ldr	r1, [sp, #4]
 800925e:	4b4c      	ldr	r3, [pc, #304]	; (8009390 <_dtoa_r+0x618>)
 8009260:	4431      	add	r1, r6
 8009262:	910d      	str	r1, [sp, #52]	; 0x34
 8009264:	9908      	ldr	r1, [sp, #32]
 8009266:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800926a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800926e:	2900      	cmp	r1, #0
 8009270:	d043      	beq.n	80092fa <_dtoa_r+0x582>
 8009272:	494d      	ldr	r1, [pc, #308]	; (80093a8 <_dtoa_r+0x630>)
 8009274:	2000      	movs	r0, #0
 8009276:	f7f7 faf1 	bl	800085c <__aeabi_ddiv>
 800927a:	4652      	mov	r2, sl
 800927c:	465b      	mov	r3, fp
 800927e:	f7f7 f80b 	bl	8000298 <__aeabi_dsub>
 8009282:	9d01      	ldr	r5, [sp, #4]
 8009284:	4682      	mov	sl, r0
 8009286:	468b      	mov	fp, r1
 8009288:	4649      	mov	r1, r9
 800928a:	4640      	mov	r0, r8
 800928c:	f7f7 fc6c 	bl	8000b68 <__aeabi_d2iz>
 8009290:	4606      	mov	r6, r0
 8009292:	f7f7 f94f 	bl	8000534 <__aeabi_i2d>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	4640      	mov	r0, r8
 800929c:	4649      	mov	r1, r9
 800929e:	f7f6 fffb 	bl	8000298 <__aeabi_dsub>
 80092a2:	3630      	adds	r6, #48	; 0x30
 80092a4:	f805 6b01 	strb.w	r6, [r5], #1
 80092a8:	4652      	mov	r2, sl
 80092aa:	465b      	mov	r3, fp
 80092ac:	4680      	mov	r8, r0
 80092ae:	4689      	mov	r9, r1
 80092b0:	f7f7 fc1c 	bl	8000aec <__aeabi_dcmplt>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	d163      	bne.n	8009380 <_dtoa_r+0x608>
 80092b8:	4642      	mov	r2, r8
 80092ba:	464b      	mov	r3, r9
 80092bc:	4936      	ldr	r1, [pc, #216]	; (8009398 <_dtoa_r+0x620>)
 80092be:	2000      	movs	r0, #0
 80092c0:	f7f6 ffea 	bl	8000298 <__aeabi_dsub>
 80092c4:	4652      	mov	r2, sl
 80092c6:	465b      	mov	r3, fp
 80092c8:	f7f7 fc10 	bl	8000aec <__aeabi_dcmplt>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	f040 80b5 	bne.w	800943c <_dtoa_r+0x6c4>
 80092d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092d4:	429d      	cmp	r5, r3
 80092d6:	d081      	beq.n	80091dc <_dtoa_r+0x464>
 80092d8:	4b30      	ldr	r3, [pc, #192]	; (800939c <_dtoa_r+0x624>)
 80092da:	2200      	movs	r2, #0
 80092dc:	4650      	mov	r0, sl
 80092de:	4659      	mov	r1, fp
 80092e0:	f7f7 f992 	bl	8000608 <__aeabi_dmul>
 80092e4:	4b2d      	ldr	r3, [pc, #180]	; (800939c <_dtoa_r+0x624>)
 80092e6:	4682      	mov	sl, r0
 80092e8:	468b      	mov	fp, r1
 80092ea:	4640      	mov	r0, r8
 80092ec:	4649      	mov	r1, r9
 80092ee:	2200      	movs	r2, #0
 80092f0:	f7f7 f98a 	bl	8000608 <__aeabi_dmul>
 80092f4:	4680      	mov	r8, r0
 80092f6:	4689      	mov	r9, r1
 80092f8:	e7c6      	b.n	8009288 <_dtoa_r+0x510>
 80092fa:	4650      	mov	r0, sl
 80092fc:	4659      	mov	r1, fp
 80092fe:	f7f7 f983 	bl	8000608 <__aeabi_dmul>
 8009302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009304:	9d01      	ldr	r5, [sp, #4]
 8009306:	930f      	str	r3, [sp, #60]	; 0x3c
 8009308:	4682      	mov	sl, r0
 800930a:	468b      	mov	fp, r1
 800930c:	4649      	mov	r1, r9
 800930e:	4640      	mov	r0, r8
 8009310:	f7f7 fc2a 	bl	8000b68 <__aeabi_d2iz>
 8009314:	4606      	mov	r6, r0
 8009316:	f7f7 f90d 	bl	8000534 <__aeabi_i2d>
 800931a:	3630      	adds	r6, #48	; 0x30
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	4640      	mov	r0, r8
 8009322:	4649      	mov	r1, r9
 8009324:	f7f6 ffb8 	bl	8000298 <__aeabi_dsub>
 8009328:	f805 6b01 	strb.w	r6, [r5], #1
 800932c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800932e:	429d      	cmp	r5, r3
 8009330:	4680      	mov	r8, r0
 8009332:	4689      	mov	r9, r1
 8009334:	f04f 0200 	mov.w	r2, #0
 8009338:	d124      	bne.n	8009384 <_dtoa_r+0x60c>
 800933a:	4b1b      	ldr	r3, [pc, #108]	; (80093a8 <_dtoa_r+0x630>)
 800933c:	4650      	mov	r0, sl
 800933e:	4659      	mov	r1, fp
 8009340:	f7f6 ffac 	bl	800029c <__adddf3>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	4640      	mov	r0, r8
 800934a:	4649      	mov	r1, r9
 800934c:	f7f7 fbec 	bl	8000b28 <__aeabi_dcmpgt>
 8009350:	2800      	cmp	r0, #0
 8009352:	d173      	bne.n	800943c <_dtoa_r+0x6c4>
 8009354:	4652      	mov	r2, sl
 8009356:	465b      	mov	r3, fp
 8009358:	4913      	ldr	r1, [pc, #76]	; (80093a8 <_dtoa_r+0x630>)
 800935a:	2000      	movs	r0, #0
 800935c:	f7f6 ff9c 	bl	8000298 <__aeabi_dsub>
 8009360:	4602      	mov	r2, r0
 8009362:	460b      	mov	r3, r1
 8009364:	4640      	mov	r0, r8
 8009366:	4649      	mov	r1, r9
 8009368:	f7f7 fbc0 	bl	8000aec <__aeabi_dcmplt>
 800936c:	2800      	cmp	r0, #0
 800936e:	f43f af35 	beq.w	80091dc <_dtoa_r+0x464>
 8009372:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009374:	1e6b      	subs	r3, r5, #1
 8009376:	930f      	str	r3, [sp, #60]	; 0x3c
 8009378:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800937c:	2b30      	cmp	r3, #48	; 0x30
 800937e:	d0f8      	beq.n	8009372 <_dtoa_r+0x5fa>
 8009380:	9700      	str	r7, [sp, #0]
 8009382:	e049      	b.n	8009418 <_dtoa_r+0x6a0>
 8009384:	4b05      	ldr	r3, [pc, #20]	; (800939c <_dtoa_r+0x624>)
 8009386:	f7f7 f93f 	bl	8000608 <__aeabi_dmul>
 800938a:	4680      	mov	r8, r0
 800938c:	4689      	mov	r9, r1
 800938e:	e7bd      	b.n	800930c <_dtoa_r+0x594>
 8009390:	0800be38 	.word	0x0800be38
 8009394:	0800be10 	.word	0x0800be10
 8009398:	3ff00000 	.word	0x3ff00000
 800939c:	40240000 	.word	0x40240000
 80093a0:	401c0000 	.word	0x401c0000
 80093a4:	40140000 	.word	0x40140000
 80093a8:	3fe00000 	.word	0x3fe00000
 80093ac:	9d01      	ldr	r5, [sp, #4]
 80093ae:	4656      	mov	r6, sl
 80093b0:	465f      	mov	r7, fp
 80093b2:	4642      	mov	r2, r8
 80093b4:	464b      	mov	r3, r9
 80093b6:	4630      	mov	r0, r6
 80093b8:	4639      	mov	r1, r7
 80093ba:	f7f7 fa4f 	bl	800085c <__aeabi_ddiv>
 80093be:	f7f7 fbd3 	bl	8000b68 <__aeabi_d2iz>
 80093c2:	4682      	mov	sl, r0
 80093c4:	f7f7 f8b6 	bl	8000534 <__aeabi_i2d>
 80093c8:	4642      	mov	r2, r8
 80093ca:	464b      	mov	r3, r9
 80093cc:	f7f7 f91c 	bl	8000608 <__aeabi_dmul>
 80093d0:	4602      	mov	r2, r0
 80093d2:	460b      	mov	r3, r1
 80093d4:	4630      	mov	r0, r6
 80093d6:	4639      	mov	r1, r7
 80093d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80093dc:	f7f6 ff5c 	bl	8000298 <__aeabi_dsub>
 80093e0:	f805 6b01 	strb.w	r6, [r5], #1
 80093e4:	9e01      	ldr	r6, [sp, #4]
 80093e6:	9f03      	ldr	r7, [sp, #12]
 80093e8:	1bae      	subs	r6, r5, r6
 80093ea:	42b7      	cmp	r7, r6
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	d135      	bne.n	800945e <_dtoa_r+0x6e6>
 80093f2:	f7f6 ff53 	bl	800029c <__adddf3>
 80093f6:	4642      	mov	r2, r8
 80093f8:	464b      	mov	r3, r9
 80093fa:	4606      	mov	r6, r0
 80093fc:	460f      	mov	r7, r1
 80093fe:	f7f7 fb93 	bl	8000b28 <__aeabi_dcmpgt>
 8009402:	b9d0      	cbnz	r0, 800943a <_dtoa_r+0x6c2>
 8009404:	4642      	mov	r2, r8
 8009406:	464b      	mov	r3, r9
 8009408:	4630      	mov	r0, r6
 800940a:	4639      	mov	r1, r7
 800940c:	f7f7 fb64 	bl	8000ad8 <__aeabi_dcmpeq>
 8009410:	b110      	cbz	r0, 8009418 <_dtoa_r+0x6a0>
 8009412:	f01a 0f01 	tst.w	sl, #1
 8009416:	d110      	bne.n	800943a <_dtoa_r+0x6c2>
 8009418:	4620      	mov	r0, r4
 800941a:	ee18 1a10 	vmov	r1, s16
 800941e:	f000 faf7 	bl	8009a10 <_Bfree>
 8009422:	2300      	movs	r3, #0
 8009424:	9800      	ldr	r0, [sp, #0]
 8009426:	702b      	strb	r3, [r5, #0]
 8009428:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800942a:	3001      	adds	r0, #1
 800942c:	6018      	str	r0, [r3, #0]
 800942e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009430:	2b00      	cmp	r3, #0
 8009432:	f43f acf1 	beq.w	8008e18 <_dtoa_r+0xa0>
 8009436:	601d      	str	r5, [r3, #0]
 8009438:	e4ee      	b.n	8008e18 <_dtoa_r+0xa0>
 800943a:	9f00      	ldr	r7, [sp, #0]
 800943c:	462b      	mov	r3, r5
 800943e:	461d      	mov	r5, r3
 8009440:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009444:	2a39      	cmp	r2, #57	; 0x39
 8009446:	d106      	bne.n	8009456 <_dtoa_r+0x6de>
 8009448:	9a01      	ldr	r2, [sp, #4]
 800944a:	429a      	cmp	r2, r3
 800944c:	d1f7      	bne.n	800943e <_dtoa_r+0x6c6>
 800944e:	9901      	ldr	r1, [sp, #4]
 8009450:	2230      	movs	r2, #48	; 0x30
 8009452:	3701      	adds	r7, #1
 8009454:	700a      	strb	r2, [r1, #0]
 8009456:	781a      	ldrb	r2, [r3, #0]
 8009458:	3201      	adds	r2, #1
 800945a:	701a      	strb	r2, [r3, #0]
 800945c:	e790      	b.n	8009380 <_dtoa_r+0x608>
 800945e:	4ba6      	ldr	r3, [pc, #664]	; (80096f8 <_dtoa_r+0x980>)
 8009460:	2200      	movs	r2, #0
 8009462:	f7f7 f8d1 	bl	8000608 <__aeabi_dmul>
 8009466:	2200      	movs	r2, #0
 8009468:	2300      	movs	r3, #0
 800946a:	4606      	mov	r6, r0
 800946c:	460f      	mov	r7, r1
 800946e:	f7f7 fb33 	bl	8000ad8 <__aeabi_dcmpeq>
 8009472:	2800      	cmp	r0, #0
 8009474:	d09d      	beq.n	80093b2 <_dtoa_r+0x63a>
 8009476:	e7cf      	b.n	8009418 <_dtoa_r+0x6a0>
 8009478:	9a08      	ldr	r2, [sp, #32]
 800947a:	2a00      	cmp	r2, #0
 800947c:	f000 80d7 	beq.w	800962e <_dtoa_r+0x8b6>
 8009480:	9a06      	ldr	r2, [sp, #24]
 8009482:	2a01      	cmp	r2, #1
 8009484:	f300 80ba 	bgt.w	80095fc <_dtoa_r+0x884>
 8009488:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800948a:	2a00      	cmp	r2, #0
 800948c:	f000 80b2 	beq.w	80095f4 <_dtoa_r+0x87c>
 8009490:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009494:	9e07      	ldr	r6, [sp, #28]
 8009496:	9d04      	ldr	r5, [sp, #16]
 8009498:	9a04      	ldr	r2, [sp, #16]
 800949a:	441a      	add	r2, r3
 800949c:	9204      	str	r2, [sp, #16]
 800949e:	9a05      	ldr	r2, [sp, #20]
 80094a0:	2101      	movs	r1, #1
 80094a2:	441a      	add	r2, r3
 80094a4:	4620      	mov	r0, r4
 80094a6:	9205      	str	r2, [sp, #20]
 80094a8:	f000 fb6a 	bl	8009b80 <__i2b>
 80094ac:	4607      	mov	r7, r0
 80094ae:	2d00      	cmp	r5, #0
 80094b0:	dd0c      	ble.n	80094cc <_dtoa_r+0x754>
 80094b2:	9b05      	ldr	r3, [sp, #20]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dd09      	ble.n	80094cc <_dtoa_r+0x754>
 80094b8:	42ab      	cmp	r3, r5
 80094ba:	9a04      	ldr	r2, [sp, #16]
 80094bc:	bfa8      	it	ge
 80094be:	462b      	movge	r3, r5
 80094c0:	1ad2      	subs	r2, r2, r3
 80094c2:	9204      	str	r2, [sp, #16]
 80094c4:	9a05      	ldr	r2, [sp, #20]
 80094c6:	1aed      	subs	r5, r5, r3
 80094c8:	1ad3      	subs	r3, r2, r3
 80094ca:	9305      	str	r3, [sp, #20]
 80094cc:	9b07      	ldr	r3, [sp, #28]
 80094ce:	b31b      	cbz	r3, 8009518 <_dtoa_r+0x7a0>
 80094d0:	9b08      	ldr	r3, [sp, #32]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 80af 	beq.w	8009636 <_dtoa_r+0x8be>
 80094d8:	2e00      	cmp	r6, #0
 80094da:	dd13      	ble.n	8009504 <_dtoa_r+0x78c>
 80094dc:	4639      	mov	r1, r7
 80094de:	4632      	mov	r2, r6
 80094e0:	4620      	mov	r0, r4
 80094e2:	f000 fc0d 	bl	8009d00 <__pow5mult>
 80094e6:	ee18 2a10 	vmov	r2, s16
 80094ea:	4601      	mov	r1, r0
 80094ec:	4607      	mov	r7, r0
 80094ee:	4620      	mov	r0, r4
 80094f0:	f000 fb5c 	bl	8009bac <__multiply>
 80094f4:	ee18 1a10 	vmov	r1, s16
 80094f8:	4680      	mov	r8, r0
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 fa88 	bl	8009a10 <_Bfree>
 8009500:	ee08 8a10 	vmov	s16, r8
 8009504:	9b07      	ldr	r3, [sp, #28]
 8009506:	1b9a      	subs	r2, r3, r6
 8009508:	d006      	beq.n	8009518 <_dtoa_r+0x7a0>
 800950a:	ee18 1a10 	vmov	r1, s16
 800950e:	4620      	mov	r0, r4
 8009510:	f000 fbf6 	bl	8009d00 <__pow5mult>
 8009514:	ee08 0a10 	vmov	s16, r0
 8009518:	2101      	movs	r1, #1
 800951a:	4620      	mov	r0, r4
 800951c:	f000 fb30 	bl	8009b80 <__i2b>
 8009520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009522:	2b00      	cmp	r3, #0
 8009524:	4606      	mov	r6, r0
 8009526:	f340 8088 	ble.w	800963a <_dtoa_r+0x8c2>
 800952a:	461a      	mov	r2, r3
 800952c:	4601      	mov	r1, r0
 800952e:	4620      	mov	r0, r4
 8009530:	f000 fbe6 	bl	8009d00 <__pow5mult>
 8009534:	9b06      	ldr	r3, [sp, #24]
 8009536:	2b01      	cmp	r3, #1
 8009538:	4606      	mov	r6, r0
 800953a:	f340 8081 	ble.w	8009640 <_dtoa_r+0x8c8>
 800953e:	f04f 0800 	mov.w	r8, #0
 8009542:	6933      	ldr	r3, [r6, #16]
 8009544:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009548:	6918      	ldr	r0, [r3, #16]
 800954a:	f000 fac9 	bl	8009ae0 <__hi0bits>
 800954e:	f1c0 0020 	rsb	r0, r0, #32
 8009552:	9b05      	ldr	r3, [sp, #20]
 8009554:	4418      	add	r0, r3
 8009556:	f010 001f 	ands.w	r0, r0, #31
 800955a:	f000 8092 	beq.w	8009682 <_dtoa_r+0x90a>
 800955e:	f1c0 0320 	rsb	r3, r0, #32
 8009562:	2b04      	cmp	r3, #4
 8009564:	f340 808a 	ble.w	800967c <_dtoa_r+0x904>
 8009568:	f1c0 001c 	rsb	r0, r0, #28
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	4403      	add	r3, r0
 8009570:	9304      	str	r3, [sp, #16]
 8009572:	9b05      	ldr	r3, [sp, #20]
 8009574:	4403      	add	r3, r0
 8009576:	4405      	add	r5, r0
 8009578:	9305      	str	r3, [sp, #20]
 800957a:	9b04      	ldr	r3, [sp, #16]
 800957c:	2b00      	cmp	r3, #0
 800957e:	dd07      	ble.n	8009590 <_dtoa_r+0x818>
 8009580:	ee18 1a10 	vmov	r1, s16
 8009584:	461a      	mov	r2, r3
 8009586:	4620      	mov	r0, r4
 8009588:	f000 fc14 	bl	8009db4 <__lshift>
 800958c:	ee08 0a10 	vmov	s16, r0
 8009590:	9b05      	ldr	r3, [sp, #20]
 8009592:	2b00      	cmp	r3, #0
 8009594:	dd05      	ble.n	80095a2 <_dtoa_r+0x82a>
 8009596:	4631      	mov	r1, r6
 8009598:	461a      	mov	r2, r3
 800959a:	4620      	mov	r0, r4
 800959c:	f000 fc0a 	bl	8009db4 <__lshift>
 80095a0:	4606      	mov	r6, r0
 80095a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d06e      	beq.n	8009686 <_dtoa_r+0x90e>
 80095a8:	ee18 0a10 	vmov	r0, s16
 80095ac:	4631      	mov	r1, r6
 80095ae:	f000 fc71 	bl	8009e94 <__mcmp>
 80095b2:	2800      	cmp	r0, #0
 80095b4:	da67      	bge.n	8009686 <_dtoa_r+0x90e>
 80095b6:	9b00      	ldr	r3, [sp, #0]
 80095b8:	3b01      	subs	r3, #1
 80095ba:	ee18 1a10 	vmov	r1, s16
 80095be:	9300      	str	r3, [sp, #0]
 80095c0:	220a      	movs	r2, #10
 80095c2:	2300      	movs	r3, #0
 80095c4:	4620      	mov	r0, r4
 80095c6:	f000 fa45 	bl	8009a54 <__multadd>
 80095ca:	9b08      	ldr	r3, [sp, #32]
 80095cc:	ee08 0a10 	vmov	s16, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f000 81b1 	beq.w	8009938 <_dtoa_r+0xbc0>
 80095d6:	2300      	movs	r3, #0
 80095d8:	4639      	mov	r1, r7
 80095da:	220a      	movs	r2, #10
 80095dc:	4620      	mov	r0, r4
 80095de:	f000 fa39 	bl	8009a54 <__multadd>
 80095e2:	9b02      	ldr	r3, [sp, #8]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	4607      	mov	r7, r0
 80095e8:	f300 808e 	bgt.w	8009708 <_dtoa_r+0x990>
 80095ec:	9b06      	ldr	r3, [sp, #24]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	dc51      	bgt.n	8009696 <_dtoa_r+0x91e>
 80095f2:	e089      	b.n	8009708 <_dtoa_r+0x990>
 80095f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095fa:	e74b      	b.n	8009494 <_dtoa_r+0x71c>
 80095fc:	9b03      	ldr	r3, [sp, #12]
 80095fe:	1e5e      	subs	r6, r3, #1
 8009600:	9b07      	ldr	r3, [sp, #28]
 8009602:	42b3      	cmp	r3, r6
 8009604:	bfbf      	itttt	lt
 8009606:	9b07      	ldrlt	r3, [sp, #28]
 8009608:	9607      	strlt	r6, [sp, #28]
 800960a:	1af2      	sublt	r2, r6, r3
 800960c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800960e:	bfb6      	itet	lt
 8009610:	189b      	addlt	r3, r3, r2
 8009612:	1b9e      	subge	r6, r3, r6
 8009614:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009616:	9b03      	ldr	r3, [sp, #12]
 8009618:	bfb8      	it	lt
 800961a:	2600      	movlt	r6, #0
 800961c:	2b00      	cmp	r3, #0
 800961e:	bfb7      	itett	lt
 8009620:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009624:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009628:	1a9d      	sublt	r5, r3, r2
 800962a:	2300      	movlt	r3, #0
 800962c:	e734      	b.n	8009498 <_dtoa_r+0x720>
 800962e:	9e07      	ldr	r6, [sp, #28]
 8009630:	9d04      	ldr	r5, [sp, #16]
 8009632:	9f08      	ldr	r7, [sp, #32]
 8009634:	e73b      	b.n	80094ae <_dtoa_r+0x736>
 8009636:	9a07      	ldr	r2, [sp, #28]
 8009638:	e767      	b.n	800950a <_dtoa_r+0x792>
 800963a:	9b06      	ldr	r3, [sp, #24]
 800963c:	2b01      	cmp	r3, #1
 800963e:	dc18      	bgt.n	8009672 <_dtoa_r+0x8fa>
 8009640:	f1ba 0f00 	cmp.w	sl, #0
 8009644:	d115      	bne.n	8009672 <_dtoa_r+0x8fa>
 8009646:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800964a:	b993      	cbnz	r3, 8009672 <_dtoa_r+0x8fa>
 800964c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009650:	0d1b      	lsrs	r3, r3, #20
 8009652:	051b      	lsls	r3, r3, #20
 8009654:	b183      	cbz	r3, 8009678 <_dtoa_r+0x900>
 8009656:	9b04      	ldr	r3, [sp, #16]
 8009658:	3301      	adds	r3, #1
 800965a:	9304      	str	r3, [sp, #16]
 800965c:	9b05      	ldr	r3, [sp, #20]
 800965e:	3301      	adds	r3, #1
 8009660:	9305      	str	r3, [sp, #20]
 8009662:	f04f 0801 	mov.w	r8, #1
 8009666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009668:	2b00      	cmp	r3, #0
 800966a:	f47f af6a 	bne.w	8009542 <_dtoa_r+0x7ca>
 800966e:	2001      	movs	r0, #1
 8009670:	e76f      	b.n	8009552 <_dtoa_r+0x7da>
 8009672:	f04f 0800 	mov.w	r8, #0
 8009676:	e7f6      	b.n	8009666 <_dtoa_r+0x8ee>
 8009678:	4698      	mov	r8, r3
 800967a:	e7f4      	b.n	8009666 <_dtoa_r+0x8ee>
 800967c:	f43f af7d 	beq.w	800957a <_dtoa_r+0x802>
 8009680:	4618      	mov	r0, r3
 8009682:	301c      	adds	r0, #28
 8009684:	e772      	b.n	800956c <_dtoa_r+0x7f4>
 8009686:	9b03      	ldr	r3, [sp, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	dc37      	bgt.n	80096fc <_dtoa_r+0x984>
 800968c:	9b06      	ldr	r3, [sp, #24]
 800968e:	2b02      	cmp	r3, #2
 8009690:	dd34      	ble.n	80096fc <_dtoa_r+0x984>
 8009692:	9b03      	ldr	r3, [sp, #12]
 8009694:	9302      	str	r3, [sp, #8]
 8009696:	9b02      	ldr	r3, [sp, #8]
 8009698:	b96b      	cbnz	r3, 80096b6 <_dtoa_r+0x93e>
 800969a:	4631      	mov	r1, r6
 800969c:	2205      	movs	r2, #5
 800969e:	4620      	mov	r0, r4
 80096a0:	f000 f9d8 	bl	8009a54 <__multadd>
 80096a4:	4601      	mov	r1, r0
 80096a6:	4606      	mov	r6, r0
 80096a8:	ee18 0a10 	vmov	r0, s16
 80096ac:	f000 fbf2 	bl	8009e94 <__mcmp>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	f73f adbb 	bgt.w	800922c <_dtoa_r+0x4b4>
 80096b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096b8:	9d01      	ldr	r5, [sp, #4]
 80096ba:	43db      	mvns	r3, r3
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	f04f 0800 	mov.w	r8, #0
 80096c2:	4631      	mov	r1, r6
 80096c4:	4620      	mov	r0, r4
 80096c6:	f000 f9a3 	bl	8009a10 <_Bfree>
 80096ca:	2f00      	cmp	r7, #0
 80096cc:	f43f aea4 	beq.w	8009418 <_dtoa_r+0x6a0>
 80096d0:	f1b8 0f00 	cmp.w	r8, #0
 80096d4:	d005      	beq.n	80096e2 <_dtoa_r+0x96a>
 80096d6:	45b8      	cmp	r8, r7
 80096d8:	d003      	beq.n	80096e2 <_dtoa_r+0x96a>
 80096da:	4641      	mov	r1, r8
 80096dc:	4620      	mov	r0, r4
 80096de:	f000 f997 	bl	8009a10 <_Bfree>
 80096e2:	4639      	mov	r1, r7
 80096e4:	4620      	mov	r0, r4
 80096e6:	f000 f993 	bl	8009a10 <_Bfree>
 80096ea:	e695      	b.n	8009418 <_dtoa_r+0x6a0>
 80096ec:	2600      	movs	r6, #0
 80096ee:	4637      	mov	r7, r6
 80096f0:	e7e1      	b.n	80096b6 <_dtoa_r+0x93e>
 80096f2:	9700      	str	r7, [sp, #0]
 80096f4:	4637      	mov	r7, r6
 80096f6:	e599      	b.n	800922c <_dtoa_r+0x4b4>
 80096f8:	40240000 	.word	0x40240000
 80096fc:	9b08      	ldr	r3, [sp, #32]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f000 80ca 	beq.w	8009898 <_dtoa_r+0xb20>
 8009704:	9b03      	ldr	r3, [sp, #12]
 8009706:	9302      	str	r3, [sp, #8]
 8009708:	2d00      	cmp	r5, #0
 800970a:	dd05      	ble.n	8009718 <_dtoa_r+0x9a0>
 800970c:	4639      	mov	r1, r7
 800970e:	462a      	mov	r2, r5
 8009710:	4620      	mov	r0, r4
 8009712:	f000 fb4f 	bl	8009db4 <__lshift>
 8009716:	4607      	mov	r7, r0
 8009718:	f1b8 0f00 	cmp.w	r8, #0
 800971c:	d05b      	beq.n	80097d6 <_dtoa_r+0xa5e>
 800971e:	6879      	ldr	r1, [r7, #4]
 8009720:	4620      	mov	r0, r4
 8009722:	f000 f935 	bl	8009990 <_Balloc>
 8009726:	4605      	mov	r5, r0
 8009728:	b928      	cbnz	r0, 8009736 <_dtoa_r+0x9be>
 800972a:	4b87      	ldr	r3, [pc, #540]	; (8009948 <_dtoa_r+0xbd0>)
 800972c:	4602      	mov	r2, r0
 800972e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009732:	f7ff bb3b 	b.w	8008dac <_dtoa_r+0x34>
 8009736:	693a      	ldr	r2, [r7, #16]
 8009738:	3202      	adds	r2, #2
 800973a:	0092      	lsls	r2, r2, #2
 800973c:	f107 010c 	add.w	r1, r7, #12
 8009740:	300c      	adds	r0, #12
 8009742:	f000 f90b 	bl	800995c <memcpy>
 8009746:	2201      	movs	r2, #1
 8009748:	4629      	mov	r1, r5
 800974a:	4620      	mov	r0, r4
 800974c:	f000 fb32 	bl	8009db4 <__lshift>
 8009750:	9b01      	ldr	r3, [sp, #4]
 8009752:	f103 0901 	add.w	r9, r3, #1
 8009756:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800975a:	4413      	add	r3, r2
 800975c:	9305      	str	r3, [sp, #20]
 800975e:	f00a 0301 	and.w	r3, sl, #1
 8009762:	46b8      	mov	r8, r7
 8009764:	9304      	str	r3, [sp, #16]
 8009766:	4607      	mov	r7, r0
 8009768:	4631      	mov	r1, r6
 800976a:	ee18 0a10 	vmov	r0, s16
 800976e:	f7ff fa75 	bl	8008c5c <quorem>
 8009772:	4641      	mov	r1, r8
 8009774:	9002      	str	r0, [sp, #8]
 8009776:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800977a:	ee18 0a10 	vmov	r0, s16
 800977e:	f000 fb89 	bl	8009e94 <__mcmp>
 8009782:	463a      	mov	r2, r7
 8009784:	9003      	str	r0, [sp, #12]
 8009786:	4631      	mov	r1, r6
 8009788:	4620      	mov	r0, r4
 800978a:	f000 fb9f 	bl	8009ecc <__mdiff>
 800978e:	68c2      	ldr	r2, [r0, #12]
 8009790:	f109 3bff 	add.w	fp, r9, #4294967295
 8009794:	4605      	mov	r5, r0
 8009796:	bb02      	cbnz	r2, 80097da <_dtoa_r+0xa62>
 8009798:	4601      	mov	r1, r0
 800979a:	ee18 0a10 	vmov	r0, s16
 800979e:	f000 fb79 	bl	8009e94 <__mcmp>
 80097a2:	4602      	mov	r2, r0
 80097a4:	4629      	mov	r1, r5
 80097a6:	4620      	mov	r0, r4
 80097a8:	9207      	str	r2, [sp, #28]
 80097aa:	f000 f931 	bl	8009a10 <_Bfree>
 80097ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80097b2:	ea43 0102 	orr.w	r1, r3, r2
 80097b6:	9b04      	ldr	r3, [sp, #16]
 80097b8:	430b      	orrs	r3, r1
 80097ba:	464d      	mov	r5, r9
 80097bc:	d10f      	bne.n	80097de <_dtoa_r+0xa66>
 80097be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80097c2:	d02a      	beq.n	800981a <_dtoa_r+0xaa2>
 80097c4:	9b03      	ldr	r3, [sp, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	dd02      	ble.n	80097d0 <_dtoa_r+0xa58>
 80097ca:	9b02      	ldr	r3, [sp, #8]
 80097cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80097d0:	f88b a000 	strb.w	sl, [fp]
 80097d4:	e775      	b.n	80096c2 <_dtoa_r+0x94a>
 80097d6:	4638      	mov	r0, r7
 80097d8:	e7ba      	b.n	8009750 <_dtoa_r+0x9d8>
 80097da:	2201      	movs	r2, #1
 80097dc:	e7e2      	b.n	80097a4 <_dtoa_r+0xa2c>
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	db04      	blt.n	80097ee <_dtoa_r+0xa76>
 80097e4:	9906      	ldr	r1, [sp, #24]
 80097e6:	430b      	orrs	r3, r1
 80097e8:	9904      	ldr	r1, [sp, #16]
 80097ea:	430b      	orrs	r3, r1
 80097ec:	d122      	bne.n	8009834 <_dtoa_r+0xabc>
 80097ee:	2a00      	cmp	r2, #0
 80097f0:	ddee      	ble.n	80097d0 <_dtoa_r+0xa58>
 80097f2:	ee18 1a10 	vmov	r1, s16
 80097f6:	2201      	movs	r2, #1
 80097f8:	4620      	mov	r0, r4
 80097fa:	f000 fadb 	bl	8009db4 <__lshift>
 80097fe:	4631      	mov	r1, r6
 8009800:	ee08 0a10 	vmov	s16, r0
 8009804:	f000 fb46 	bl	8009e94 <__mcmp>
 8009808:	2800      	cmp	r0, #0
 800980a:	dc03      	bgt.n	8009814 <_dtoa_r+0xa9c>
 800980c:	d1e0      	bne.n	80097d0 <_dtoa_r+0xa58>
 800980e:	f01a 0f01 	tst.w	sl, #1
 8009812:	d0dd      	beq.n	80097d0 <_dtoa_r+0xa58>
 8009814:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009818:	d1d7      	bne.n	80097ca <_dtoa_r+0xa52>
 800981a:	2339      	movs	r3, #57	; 0x39
 800981c:	f88b 3000 	strb.w	r3, [fp]
 8009820:	462b      	mov	r3, r5
 8009822:	461d      	mov	r5, r3
 8009824:	3b01      	subs	r3, #1
 8009826:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800982a:	2a39      	cmp	r2, #57	; 0x39
 800982c:	d071      	beq.n	8009912 <_dtoa_r+0xb9a>
 800982e:	3201      	adds	r2, #1
 8009830:	701a      	strb	r2, [r3, #0]
 8009832:	e746      	b.n	80096c2 <_dtoa_r+0x94a>
 8009834:	2a00      	cmp	r2, #0
 8009836:	dd07      	ble.n	8009848 <_dtoa_r+0xad0>
 8009838:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800983c:	d0ed      	beq.n	800981a <_dtoa_r+0xaa2>
 800983e:	f10a 0301 	add.w	r3, sl, #1
 8009842:	f88b 3000 	strb.w	r3, [fp]
 8009846:	e73c      	b.n	80096c2 <_dtoa_r+0x94a>
 8009848:	9b05      	ldr	r3, [sp, #20]
 800984a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800984e:	4599      	cmp	r9, r3
 8009850:	d047      	beq.n	80098e2 <_dtoa_r+0xb6a>
 8009852:	ee18 1a10 	vmov	r1, s16
 8009856:	2300      	movs	r3, #0
 8009858:	220a      	movs	r2, #10
 800985a:	4620      	mov	r0, r4
 800985c:	f000 f8fa 	bl	8009a54 <__multadd>
 8009860:	45b8      	cmp	r8, r7
 8009862:	ee08 0a10 	vmov	s16, r0
 8009866:	f04f 0300 	mov.w	r3, #0
 800986a:	f04f 020a 	mov.w	r2, #10
 800986e:	4641      	mov	r1, r8
 8009870:	4620      	mov	r0, r4
 8009872:	d106      	bne.n	8009882 <_dtoa_r+0xb0a>
 8009874:	f000 f8ee 	bl	8009a54 <__multadd>
 8009878:	4680      	mov	r8, r0
 800987a:	4607      	mov	r7, r0
 800987c:	f109 0901 	add.w	r9, r9, #1
 8009880:	e772      	b.n	8009768 <_dtoa_r+0x9f0>
 8009882:	f000 f8e7 	bl	8009a54 <__multadd>
 8009886:	4639      	mov	r1, r7
 8009888:	4680      	mov	r8, r0
 800988a:	2300      	movs	r3, #0
 800988c:	220a      	movs	r2, #10
 800988e:	4620      	mov	r0, r4
 8009890:	f000 f8e0 	bl	8009a54 <__multadd>
 8009894:	4607      	mov	r7, r0
 8009896:	e7f1      	b.n	800987c <_dtoa_r+0xb04>
 8009898:	9b03      	ldr	r3, [sp, #12]
 800989a:	9302      	str	r3, [sp, #8]
 800989c:	9d01      	ldr	r5, [sp, #4]
 800989e:	ee18 0a10 	vmov	r0, s16
 80098a2:	4631      	mov	r1, r6
 80098a4:	f7ff f9da 	bl	8008c5c <quorem>
 80098a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80098ac:	9b01      	ldr	r3, [sp, #4]
 80098ae:	f805 ab01 	strb.w	sl, [r5], #1
 80098b2:	1aea      	subs	r2, r5, r3
 80098b4:	9b02      	ldr	r3, [sp, #8]
 80098b6:	4293      	cmp	r3, r2
 80098b8:	dd09      	ble.n	80098ce <_dtoa_r+0xb56>
 80098ba:	ee18 1a10 	vmov	r1, s16
 80098be:	2300      	movs	r3, #0
 80098c0:	220a      	movs	r2, #10
 80098c2:	4620      	mov	r0, r4
 80098c4:	f000 f8c6 	bl	8009a54 <__multadd>
 80098c8:	ee08 0a10 	vmov	s16, r0
 80098cc:	e7e7      	b.n	800989e <_dtoa_r+0xb26>
 80098ce:	9b02      	ldr	r3, [sp, #8]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bfc8      	it	gt
 80098d4:	461d      	movgt	r5, r3
 80098d6:	9b01      	ldr	r3, [sp, #4]
 80098d8:	bfd8      	it	le
 80098da:	2501      	movle	r5, #1
 80098dc:	441d      	add	r5, r3
 80098de:	f04f 0800 	mov.w	r8, #0
 80098e2:	ee18 1a10 	vmov	r1, s16
 80098e6:	2201      	movs	r2, #1
 80098e8:	4620      	mov	r0, r4
 80098ea:	f000 fa63 	bl	8009db4 <__lshift>
 80098ee:	4631      	mov	r1, r6
 80098f0:	ee08 0a10 	vmov	s16, r0
 80098f4:	f000 face 	bl	8009e94 <__mcmp>
 80098f8:	2800      	cmp	r0, #0
 80098fa:	dc91      	bgt.n	8009820 <_dtoa_r+0xaa8>
 80098fc:	d102      	bne.n	8009904 <_dtoa_r+0xb8c>
 80098fe:	f01a 0f01 	tst.w	sl, #1
 8009902:	d18d      	bne.n	8009820 <_dtoa_r+0xaa8>
 8009904:	462b      	mov	r3, r5
 8009906:	461d      	mov	r5, r3
 8009908:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800990c:	2a30      	cmp	r2, #48	; 0x30
 800990e:	d0fa      	beq.n	8009906 <_dtoa_r+0xb8e>
 8009910:	e6d7      	b.n	80096c2 <_dtoa_r+0x94a>
 8009912:	9a01      	ldr	r2, [sp, #4]
 8009914:	429a      	cmp	r2, r3
 8009916:	d184      	bne.n	8009822 <_dtoa_r+0xaaa>
 8009918:	9b00      	ldr	r3, [sp, #0]
 800991a:	3301      	adds	r3, #1
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	2331      	movs	r3, #49	; 0x31
 8009920:	7013      	strb	r3, [r2, #0]
 8009922:	e6ce      	b.n	80096c2 <_dtoa_r+0x94a>
 8009924:	4b09      	ldr	r3, [pc, #36]	; (800994c <_dtoa_r+0xbd4>)
 8009926:	f7ff ba95 	b.w	8008e54 <_dtoa_r+0xdc>
 800992a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800992c:	2b00      	cmp	r3, #0
 800992e:	f47f aa6e 	bne.w	8008e0e <_dtoa_r+0x96>
 8009932:	4b07      	ldr	r3, [pc, #28]	; (8009950 <_dtoa_r+0xbd8>)
 8009934:	f7ff ba8e 	b.w	8008e54 <_dtoa_r+0xdc>
 8009938:	9b02      	ldr	r3, [sp, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	dcae      	bgt.n	800989c <_dtoa_r+0xb24>
 800993e:	9b06      	ldr	r3, [sp, #24]
 8009940:	2b02      	cmp	r3, #2
 8009942:	f73f aea8 	bgt.w	8009696 <_dtoa_r+0x91e>
 8009946:	e7a9      	b.n	800989c <_dtoa_r+0xb24>
 8009948:	0800bd9f 	.word	0x0800bd9f
 800994c:	0800bcfc 	.word	0x0800bcfc
 8009950:	0800bd20 	.word	0x0800bd20

08009954 <_localeconv_r>:
 8009954:	4800      	ldr	r0, [pc, #0]	; (8009958 <_localeconv_r+0x4>)
 8009956:	4770      	bx	lr
 8009958:	20000168 	.word	0x20000168

0800995c <memcpy>:
 800995c:	440a      	add	r2, r1
 800995e:	4291      	cmp	r1, r2
 8009960:	f100 33ff 	add.w	r3, r0, #4294967295
 8009964:	d100      	bne.n	8009968 <memcpy+0xc>
 8009966:	4770      	bx	lr
 8009968:	b510      	push	{r4, lr}
 800996a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800996e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009972:	4291      	cmp	r1, r2
 8009974:	d1f9      	bne.n	800996a <memcpy+0xe>
 8009976:	bd10      	pop	{r4, pc}

08009978 <__malloc_lock>:
 8009978:	4801      	ldr	r0, [pc, #4]	; (8009980 <__malloc_lock+0x8>)
 800997a:	f000 bd30 	b.w	800a3de <__retarget_lock_acquire_recursive>
 800997e:	bf00      	nop
 8009980:	20000c78 	.word	0x20000c78

08009984 <__malloc_unlock>:
 8009984:	4801      	ldr	r0, [pc, #4]	; (800998c <__malloc_unlock+0x8>)
 8009986:	f000 bd2b 	b.w	800a3e0 <__retarget_lock_release_recursive>
 800998a:	bf00      	nop
 800998c:	20000c78 	.word	0x20000c78

08009990 <_Balloc>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009994:	4604      	mov	r4, r0
 8009996:	460d      	mov	r5, r1
 8009998:	b976      	cbnz	r6, 80099b8 <_Balloc+0x28>
 800999a:	2010      	movs	r0, #16
 800999c:	f7fe fbcc 	bl	8008138 <malloc>
 80099a0:	4602      	mov	r2, r0
 80099a2:	6260      	str	r0, [r4, #36]	; 0x24
 80099a4:	b920      	cbnz	r0, 80099b0 <_Balloc+0x20>
 80099a6:	4b18      	ldr	r3, [pc, #96]	; (8009a08 <_Balloc+0x78>)
 80099a8:	4818      	ldr	r0, [pc, #96]	; (8009a0c <_Balloc+0x7c>)
 80099aa:	2166      	movs	r1, #102	; 0x66
 80099ac:	f000 fce6 	bl	800a37c <__assert_func>
 80099b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099b4:	6006      	str	r6, [r0, #0]
 80099b6:	60c6      	str	r6, [r0, #12]
 80099b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80099ba:	68f3      	ldr	r3, [r6, #12]
 80099bc:	b183      	cbz	r3, 80099e0 <_Balloc+0x50>
 80099be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099c0:	68db      	ldr	r3, [r3, #12]
 80099c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099c6:	b9b8      	cbnz	r0, 80099f8 <_Balloc+0x68>
 80099c8:	2101      	movs	r1, #1
 80099ca:	fa01 f605 	lsl.w	r6, r1, r5
 80099ce:	1d72      	adds	r2, r6, #5
 80099d0:	0092      	lsls	r2, r2, #2
 80099d2:	4620      	mov	r0, r4
 80099d4:	f000 fb60 	bl	800a098 <_calloc_r>
 80099d8:	b160      	cbz	r0, 80099f4 <_Balloc+0x64>
 80099da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099de:	e00e      	b.n	80099fe <_Balloc+0x6e>
 80099e0:	2221      	movs	r2, #33	; 0x21
 80099e2:	2104      	movs	r1, #4
 80099e4:	4620      	mov	r0, r4
 80099e6:	f000 fb57 	bl	800a098 <_calloc_r>
 80099ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099ec:	60f0      	str	r0, [r6, #12]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1e4      	bne.n	80099be <_Balloc+0x2e>
 80099f4:	2000      	movs	r0, #0
 80099f6:	bd70      	pop	{r4, r5, r6, pc}
 80099f8:	6802      	ldr	r2, [r0, #0]
 80099fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099fe:	2300      	movs	r3, #0
 8009a00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a04:	e7f7      	b.n	80099f6 <_Balloc+0x66>
 8009a06:	bf00      	nop
 8009a08:	0800bd2d 	.word	0x0800bd2d
 8009a0c:	0800bdb0 	.word	0x0800bdb0

08009a10 <_Bfree>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a14:	4605      	mov	r5, r0
 8009a16:	460c      	mov	r4, r1
 8009a18:	b976      	cbnz	r6, 8009a38 <_Bfree+0x28>
 8009a1a:	2010      	movs	r0, #16
 8009a1c:	f7fe fb8c 	bl	8008138 <malloc>
 8009a20:	4602      	mov	r2, r0
 8009a22:	6268      	str	r0, [r5, #36]	; 0x24
 8009a24:	b920      	cbnz	r0, 8009a30 <_Bfree+0x20>
 8009a26:	4b09      	ldr	r3, [pc, #36]	; (8009a4c <_Bfree+0x3c>)
 8009a28:	4809      	ldr	r0, [pc, #36]	; (8009a50 <_Bfree+0x40>)
 8009a2a:	218a      	movs	r1, #138	; 0x8a
 8009a2c:	f000 fca6 	bl	800a37c <__assert_func>
 8009a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a34:	6006      	str	r6, [r0, #0]
 8009a36:	60c6      	str	r6, [r0, #12]
 8009a38:	b13c      	cbz	r4, 8009a4a <_Bfree+0x3a>
 8009a3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a3c:	6862      	ldr	r2, [r4, #4]
 8009a3e:	68db      	ldr	r3, [r3, #12]
 8009a40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a44:	6021      	str	r1, [r4, #0]
 8009a46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a4a:	bd70      	pop	{r4, r5, r6, pc}
 8009a4c:	0800bd2d 	.word	0x0800bd2d
 8009a50:	0800bdb0 	.word	0x0800bdb0

08009a54 <__multadd>:
 8009a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a58:	690d      	ldr	r5, [r1, #16]
 8009a5a:	4607      	mov	r7, r0
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	461e      	mov	r6, r3
 8009a60:	f101 0c14 	add.w	ip, r1, #20
 8009a64:	2000      	movs	r0, #0
 8009a66:	f8dc 3000 	ldr.w	r3, [ip]
 8009a6a:	b299      	uxth	r1, r3
 8009a6c:	fb02 6101 	mla	r1, r2, r1, r6
 8009a70:	0c1e      	lsrs	r6, r3, #16
 8009a72:	0c0b      	lsrs	r3, r1, #16
 8009a74:	fb02 3306 	mla	r3, r2, r6, r3
 8009a78:	b289      	uxth	r1, r1
 8009a7a:	3001      	adds	r0, #1
 8009a7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a80:	4285      	cmp	r5, r0
 8009a82:	f84c 1b04 	str.w	r1, [ip], #4
 8009a86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a8a:	dcec      	bgt.n	8009a66 <__multadd+0x12>
 8009a8c:	b30e      	cbz	r6, 8009ad2 <__multadd+0x7e>
 8009a8e:	68a3      	ldr	r3, [r4, #8]
 8009a90:	42ab      	cmp	r3, r5
 8009a92:	dc19      	bgt.n	8009ac8 <__multadd+0x74>
 8009a94:	6861      	ldr	r1, [r4, #4]
 8009a96:	4638      	mov	r0, r7
 8009a98:	3101      	adds	r1, #1
 8009a9a:	f7ff ff79 	bl	8009990 <_Balloc>
 8009a9e:	4680      	mov	r8, r0
 8009aa0:	b928      	cbnz	r0, 8009aae <__multadd+0x5a>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	4b0c      	ldr	r3, [pc, #48]	; (8009ad8 <__multadd+0x84>)
 8009aa6:	480d      	ldr	r0, [pc, #52]	; (8009adc <__multadd+0x88>)
 8009aa8:	21b5      	movs	r1, #181	; 0xb5
 8009aaa:	f000 fc67 	bl	800a37c <__assert_func>
 8009aae:	6922      	ldr	r2, [r4, #16]
 8009ab0:	3202      	adds	r2, #2
 8009ab2:	f104 010c 	add.w	r1, r4, #12
 8009ab6:	0092      	lsls	r2, r2, #2
 8009ab8:	300c      	adds	r0, #12
 8009aba:	f7ff ff4f 	bl	800995c <memcpy>
 8009abe:	4621      	mov	r1, r4
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	f7ff ffa5 	bl	8009a10 <_Bfree>
 8009ac6:	4644      	mov	r4, r8
 8009ac8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009acc:	3501      	adds	r5, #1
 8009ace:	615e      	str	r6, [r3, #20]
 8009ad0:	6125      	str	r5, [r4, #16]
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ad8:	0800bd9f 	.word	0x0800bd9f
 8009adc:	0800bdb0 	.word	0x0800bdb0

08009ae0 <__hi0bits>:
 8009ae0:	0c03      	lsrs	r3, r0, #16
 8009ae2:	041b      	lsls	r3, r3, #16
 8009ae4:	b9d3      	cbnz	r3, 8009b1c <__hi0bits+0x3c>
 8009ae6:	0400      	lsls	r0, r0, #16
 8009ae8:	2310      	movs	r3, #16
 8009aea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009aee:	bf04      	itt	eq
 8009af0:	0200      	lsleq	r0, r0, #8
 8009af2:	3308      	addeq	r3, #8
 8009af4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009af8:	bf04      	itt	eq
 8009afa:	0100      	lsleq	r0, r0, #4
 8009afc:	3304      	addeq	r3, #4
 8009afe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b02:	bf04      	itt	eq
 8009b04:	0080      	lsleq	r0, r0, #2
 8009b06:	3302      	addeq	r3, #2
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	db05      	blt.n	8009b18 <__hi0bits+0x38>
 8009b0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b10:	f103 0301 	add.w	r3, r3, #1
 8009b14:	bf08      	it	eq
 8009b16:	2320      	moveq	r3, #32
 8009b18:	4618      	mov	r0, r3
 8009b1a:	4770      	bx	lr
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	e7e4      	b.n	8009aea <__hi0bits+0xa>

08009b20 <__lo0bits>:
 8009b20:	6803      	ldr	r3, [r0, #0]
 8009b22:	f013 0207 	ands.w	r2, r3, #7
 8009b26:	4601      	mov	r1, r0
 8009b28:	d00b      	beq.n	8009b42 <__lo0bits+0x22>
 8009b2a:	07da      	lsls	r2, r3, #31
 8009b2c:	d423      	bmi.n	8009b76 <__lo0bits+0x56>
 8009b2e:	0798      	lsls	r0, r3, #30
 8009b30:	bf49      	itett	mi
 8009b32:	085b      	lsrmi	r3, r3, #1
 8009b34:	089b      	lsrpl	r3, r3, #2
 8009b36:	2001      	movmi	r0, #1
 8009b38:	600b      	strmi	r3, [r1, #0]
 8009b3a:	bf5c      	itt	pl
 8009b3c:	600b      	strpl	r3, [r1, #0]
 8009b3e:	2002      	movpl	r0, #2
 8009b40:	4770      	bx	lr
 8009b42:	b298      	uxth	r0, r3
 8009b44:	b9a8      	cbnz	r0, 8009b72 <__lo0bits+0x52>
 8009b46:	0c1b      	lsrs	r3, r3, #16
 8009b48:	2010      	movs	r0, #16
 8009b4a:	b2da      	uxtb	r2, r3
 8009b4c:	b90a      	cbnz	r2, 8009b52 <__lo0bits+0x32>
 8009b4e:	3008      	adds	r0, #8
 8009b50:	0a1b      	lsrs	r3, r3, #8
 8009b52:	071a      	lsls	r2, r3, #28
 8009b54:	bf04      	itt	eq
 8009b56:	091b      	lsreq	r3, r3, #4
 8009b58:	3004      	addeq	r0, #4
 8009b5a:	079a      	lsls	r2, r3, #30
 8009b5c:	bf04      	itt	eq
 8009b5e:	089b      	lsreq	r3, r3, #2
 8009b60:	3002      	addeq	r0, #2
 8009b62:	07da      	lsls	r2, r3, #31
 8009b64:	d403      	bmi.n	8009b6e <__lo0bits+0x4e>
 8009b66:	085b      	lsrs	r3, r3, #1
 8009b68:	f100 0001 	add.w	r0, r0, #1
 8009b6c:	d005      	beq.n	8009b7a <__lo0bits+0x5a>
 8009b6e:	600b      	str	r3, [r1, #0]
 8009b70:	4770      	bx	lr
 8009b72:	4610      	mov	r0, r2
 8009b74:	e7e9      	b.n	8009b4a <__lo0bits+0x2a>
 8009b76:	2000      	movs	r0, #0
 8009b78:	4770      	bx	lr
 8009b7a:	2020      	movs	r0, #32
 8009b7c:	4770      	bx	lr
	...

08009b80 <__i2b>:
 8009b80:	b510      	push	{r4, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	2101      	movs	r1, #1
 8009b86:	f7ff ff03 	bl	8009990 <_Balloc>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	b928      	cbnz	r0, 8009b9a <__i2b+0x1a>
 8009b8e:	4b05      	ldr	r3, [pc, #20]	; (8009ba4 <__i2b+0x24>)
 8009b90:	4805      	ldr	r0, [pc, #20]	; (8009ba8 <__i2b+0x28>)
 8009b92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b96:	f000 fbf1 	bl	800a37c <__assert_func>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	6144      	str	r4, [r0, #20]
 8009b9e:	6103      	str	r3, [r0, #16]
 8009ba0:	bd10      	pop	{r4, pc}
 8009ba2:	bf00      	nop
 8009ba4:	0800bd9f 	.word	0x0800bd9f
 8009ba8:	0800bdb0 	.word	0x0800bdb0

08009bac <__multiply>:
 8009bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb0:	4691      	mov	r9, r2
 8009bb2:	690a      	ldr	r2, [r1, #16]
 8009bb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	bfb8      	it	lt
 8009bbc:	460b      	movlt	r3, r1
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	bfbc      	itt	lt
 8009bc2:	464c      	movlt	r4, r9
 8009bc4:	4699      	movlt	r9, r3
 8009bc6:	6927      	ldr	r7, [r4, #16]
 8009bc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	6861      	ldr	r1, [r4, #4]
 8009bd0:	eb07 060a 	add.w	r6, r7, sl
 8009bd4:	42b3      	cmp	r3, r6
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	bfb8      	it	lt
 8009bda:	3101      	addlt	r1, #1
 8009bdc:	f7ff fed8 	bl	8009990 <_Balloc>
 8009be0:	b930      	cbnz	r0, 8009bf0 <__multiply+0x44>
 8009be2:	4602      	mov	r2, r0
 8009be4:	4b44      	ldr	r3, [pc, #272]	; (8009cf8 <__multiply+0x14c>)
 8009be6:	4845      	ldr	r0, [pc, #276]	; (8009cfc <__multiply+0x150>)
 8009be8:	f240 115d 	movw	r1, #349	; 0x15d
 8009bec:	f000 fbc6 	bl	800a37c <__assert_func>
 8009bf0:	f100 0514 	add.w	r5, r0, #20
 8009bf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bf8:	462b      	mov	r3, r5
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	4543      	cmp	r3, r8
 8009bfe:	d321      	bcc.n	8009c44 <__multiply+0x98>
 8009c00:	f104 0314 	add.w	r3, r4, #20
 8009c04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c08:	f109 0314 	add.w	r3, r9, #20
 8009c0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c10:	9202      	str	r2, [sp, #8]
 8009c12:	1b3a      	subs	r2, r7, r4
 8009c14:	3a15      	subs	r2, #21
 8009c16:	f022 0203 	bic.w	r2, r2, #3
 8009c1a:	3204      	adds	r2, #4
 8009c1c:	f104 0115 	add.w	r1, r4, #21
 8009c20:	428f      	cmp	r7, r1
 8009c22:	bf38      	it	cc
 8009c24:	2204      	movcc	r2, #4
 8009c26:	9201      	str	r2, [sp, #4]
 8009c28:	9a02      	ldr	r2, [sp, #8]
 8009c2a:	9303      	str	r3, [sp, #12]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d80c      	bhi.n	8009c4a <__multiply+0x9e>
 8009c30:	2e00      	cmp	r6, #0
 8009c32:	dd03      	ble.n	8009c3c <__multiply+0x90>
 8009c34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d05a      	beq.n	8009cf2 <__multiply+0x146>
 8009c3c:	6106      	str	r6, [r0, #16]
 8009c3e:	b005      	add	sp, #20
 8009c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c44:	f843 2b04 	str.w	r2, [r3], #4
 8009c48:	e7d8      	b.n	8009bfc <__multiply+0x50>
 8009c4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c4e:	f1ba 0f00 	cmp.w	sl, #0
 8009c52:	d024      	beq.n	8009c9e <__multiply+0xf2>
 8009c54:	f104 0e14 	add.w	lr, r4, #20
 8009c58:	46a9      	mov	r9, r5
 8009c5a:	f04f 0c00 	mov.w	ip, #0
 8009c5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c62:	f8d9 1000 	ldr.w	r1, [r9]
 8009c66:	fa1f fb82 	uxth.w	fp, r2
 8009c6a:	b289      	uxth	r1, r1
 8009c6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009c70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009c74:	f8d9 2000 	ldr.w	r2, [r9]
 8009c78:	4461      	add	r1, ip
 8009c7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009c82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009c86:	b289      	uxth	r1, r1
 8009c88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009c8c:	4577      	cmp	r7, lr
 8009c8e:	f849 1b04 	str.w	r1, [r9], #4
 8009c92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c96:	d8e2      	bhi.n	8009c5e <__multiply+0xb2>
 8009c98:	9a01      	ldr	r2, [sp, #4]
 8009c9a:	f845 c002 	str.w	ip, [r5, r2]
 8009c9e:	9a03      	ldr	r2, [sp, #12]
 8009ca0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	f1b9 0f00 	cmp.w	r9, #0
 8009caa:	d020      	beq.n	8009cee <__multiply+0x142>
 8009cac:	6829      	ldr	r1, [r5, #0]
 8009cae:	f104 0c14 	add.w	ip, r4, #20
 8009cb2:	46ae      	mov	lr, r5
 8009cb4:	f04f 0a00 	mov.w	sl, #0
 8009cb8:	f8bc b000 	ldrh.w	fp, [ip]
 8009cbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009cc0:	fb09 220b 	mla	r2, r9, fp, r2
 8009cc4:	4492      	add	sl, r2
 8009cc6:	b289      	uxth	r1, r1
 8009cc8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009ccc:	f84e 1b04 	str.w	r1, [lr], #4
 8009cd0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009cd4:	f8be 1000 	ldrh.w	r1, [lr]
 8009cd8:	0c12      	lsrs	r2, r2, #16
 8009cda:	fb09 1102 	mla	r1, r9, r2, r1
 8009cde:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ce2:	4567      	cmp	r7, ip
 8009ce4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ce8:	d8e6      	bhi.n	8009cb8 <__multiply+0x10c>
 8009cea:	9a01      	ldr	r2, [sp, #4]
 8009cec:	50a9      	str	r1, [r5, r2]
 8009cee:	3504      	adds	r5, #4
 8009cf0:	e79a      	b.n	8009c28 <__multiply+0x7c>
 8009cf2:	3e01      	subs	r6, #1
 8009cf4:	e79c      	b.n	8009c30 <__multiply+0x84>
 8009cf6:	bf00      	nop
 8009cf8:	0800bd9f 	.word	0x0800bd9f
 8009cfc:	0800bdb0 	.word	0x0800bdb0

08009d00 <__pow5mult>:
 8009d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d04:	4615      	mov	r5, r2
 8009d06:	f012 0203 	ands.w	r2, r2, #3
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	d007      	beq.n	8009d20 <__pow5mult+0x20>
 8009d10:	4c25      	ldr	r4, [pc, #148]	; (8009da8 <__pow5mult+0xa8>)
 8009d12:	3a01      	subs	r2, #1
 8009d14:	2300      	movs	r3, #0
 8009d16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d1a:	f7ff fe9b 	bl	8009a54 <__multadd>
 8009d1e:	4607      	mov	r7, r0
 8009d20:	10ad      	asrs	r5, r5, #2
 8009d22:	d03d      	beq.n	8009da0 <__pow5mult+0xa0>
 8009d24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d26:	b97c      	cbnz	r4, 8009d48 <__pow5mult+0x48>
 8009d28:	2010      	movs	r0, #16
 8009d2a:	f7fe fa05 	bl	8008138 <malloc>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	6270      	str	r0, [r6, #36]	; 0x24
 8009d32:	b928      	cbnz	r0, 8009d40 <__pow5mult+0x40>
 8009d34:	4b1d      	ldr	r3, [pc, #116]	; (8009dac <__pow5mult+0xac>)
 8009d36:	481e      	ldr	r0, [pc, #120]	; (8009db0 <__pow5mult+0xb0>)
 8009d38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d3c:	f000 fb1e 	bl	800a37c <__assert_func>
 8009d40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d44:	6004      	str	r4, [r0, #0]
 8009d46:	60c4      	str	r4, [r0, #12]
 8009d48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d50:	b94c      	cbnz	r4, 8009d66 <__pow5mult+0x66>
 8009d52:	f240 2171 	movw	r1, #625	; 0x271
 8009d56:	4630      	mov	r0, r6
 8009d58:	f7ff ff12 	bl	8009b80 <__i2b>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d62:	4604      	mov	r4, r0
 8009d64:	6003      	str	r3, [r0, #0]
 8009d66:	f04f 0900 	mov.w	r9, #0
 8009d6a:	07eb      	lsls	r3, r5, #31
 8009d6c:	d50a      	bpl.n	8009d84 <__pow5mult+0x84>
 8009d6e:	4639      	mov	r1, r7
 8009d70:	4622      	mov	r2, r4
 8009d72:	4630      	mov	r0, r6
 8009d74:	f7ff ff1a 	bl	8009bac <__multiply>
 8009d78:	4639      	mov	r1, r7
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	f7ff fe47 	bl	8009a10 <_Bfree>
 8009d82:	4647      	mov	r7, r8
 8009d84:	106d      	asrs	r5, r5, #1
 8009d86:	d00b      	beq.n	8009da0 <__pow5mult+0xa0>
 8009d88:	6820      	ldr	r0, [r4, #0]
 8009d8a:	b938      	cbnz	r0, 8009d9c <__pow5mult+0x9c>
 8009d8c:	4622      	mov	r2, r4
 8009d8e:	4621      	mov	r1, r4
 8009d90:	4630      	mov	r0, r6
 8009d92:	f7ff ff0b 	bl	8009bac <__multiply>
 8009d96:	6020      	str	r0, [r4, #0]
 8009d98:	f8c0 9000 	str.w	r9, [r0]
 8009d9c:	4604      	mov	r4, r0
 8009d9e:	e7e4      	b.n	8009d6a <__pow5mult+0x6a>
 8009da0:	4638      	mov	r0, r7
 8009da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009da6:	bf00      	nop
 8009da8:	0800bf00 	.word	0x0800bf00
 8009dac:	0800bd2d 	.word	0x0800bd2d
 8009db0:	0800bdb0 	.word	0x0800bdb0

08009db4 <__lshift>:
 8009db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009db8:	460c      	mov	r4, r1
 8009dba:	6849      	ldr	r1, [r1, #4]
 8009dbc:	6923      	ldr	r3, [r4, #16]
 8009dbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dc2:	68a3      	ldr	r3, [r4, #8]
 8009dc4:	4607      	mov	r7, r0
 8009dc6:	4691      	mov	r9, r2
 8009dc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009dcc:	f108 0601 	add.w	r6, r8, #1
 8009dd0:	42b3      	cmp	r3, r6
 8009dd2:	db0b      	blt.n	8009dec <__lshift+0x38>
 8009dd4:	4638      	mov	r0, r7
 8009dd6:	f7ff fddb 	bl	8009990 <_Balloc>
 8009dda:	4605      	mov	r5, r0
 8009ddc:	b948      	cbnz	r0, 8009df2 <__lshift+0x3e>
 8009dde:	4602      	mov	r2, r0
 8009de0:	4b2a      	ldr	r3, [pc, #168]	; (8009e8c <__lshift+0xd8>)
 8009de2:	482b      	ldr	r0, [pc, #172]	; (8009e90 <__lshift+0xdc>)
 8009de4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009de8:	f000 fac8 	bl	800a37c <__assert_func>
 8009dec:	3101      	adds	r1, #1
 8009dee:	005b      	lsls	r3, r3, #1
 8009df0:	e7ee      	b.n	8009dd0 <__lshift+0x1c>
 8009df2:	2300      	movs	r3, #0
 8009df4:	f100 0114 	add.w	r1, r0, #20
 8009df8:	f100 0210 	add.w	r2, r0, #16
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	4553      	cmp	r3, sl
 8009e00:	db37      	blt.n	8009e72 <__lshift+0xbe>
 8009e02:	6920      	ldr	r0, [r4, #16]
 8009e04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e08:	f104 0314 	add.w	r3, r4, #20
 8009e0c:	f019 091f 	ands.w	r9, r9, #31
 8009e10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e18:	d02f      	beq.n	8009e7a <__lshift+0xc6>
 8009e1a:	f1c9 0e20 	rsb	lr, r9, #32
 8009e1e:	468a      	mov	sl, r1
 8009e20:	f04f 0c00 	mov.w	ip, #0
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	fa02 f209 	lsl.w	r2, r2, r9
 8009e2a:	ea42 020c 	orr.w	r2, r2, ip
 8009e2e:	f84a 2b04 	str.w	r2, [sl], #4
 8009e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e36:	4298      	cmp	r0, r3
 8009e38:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e3c:	d8f2      	bhi.n	8009e24 <__lshift+0x70>
 8009e3e:	1b03      	subs	r3, r0, r4
 8009e40:	3b15      	subs	r3, #21
 8009e42:	f023 0303 	bic.w	r3, r3, #3
 8009e46:	3304      	adds	r3, #4
 8009e48:	f104 0215 	add.w	r2, r4, #21
 8009e4c:	4290      	cmp	r0, r2
 8009e4e:	bf38      	it	cc
 8009e50:	2304      	movcc	r3, #4
 8009e52:	f841 c003 	str.w	ip, [r1, r3]
 8009e56:	f1bc 0f00 	cmp.w	ip, #0
 8009e5a:	d001      	beq.n	8009e60 <__lshift+0xac>
 8009e5c:	f108 0602 	add.w	r6, r8, #2
 8009e60:	3e01      	subs	r6, #1
 8009e62:	4638      	mov	r0, r7
 8009e64:	612e      	str	r6, [r5, #16]
 8009e66:	4621      	mov	r1, r4
 8009e68:	f7ff fdd2 	bl	8009a10 <_Bfree>
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e72:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e76:	3301      	adds	r3, #1
 8009e78:	e7c1      	b.n	8009dfe <__lshift+0x4a>
 8009e7a:	3904      	subs	r1, #4
 8009e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e80:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e84:	4298      	cmp	r0, r3
 8009e86:	d8f9      	bhi.n	8009e7c <__lshift+0xc8>
 8009e88:	e7ea      	b.n	8009e60 <__lshift+0xac>
 8009e8a:	bf00      	nop
 8009e8c:	0800bd9f 	.word	0x0800bd9f
 8009e90:	0800bdb0 	.word	0x0800bdb0

08009e94 <__mcmp>:
 8009e94:	b530      	push	{r4, r5, lr}
 8009e96:	6902      	ldr	r2, [r0, #16]
 8009e98:	690c      	ldr	r4, [r1, #16]
 8009e9a:	1b12      	subs	r2, r2, r4
 8009e9c:	d10e      	bne.n	8009ebc <__mcmp+0x28>
 8009e9e:	f100 0314 	add.w	r3, r0, #20
 8009ea2:	3114      	adds	r1, #20
 8009ea4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009ea8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009eac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009eb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009eb4:	42a5      	cmp	r5, r4
 8009eb6:	d003      	beq.n	8009ec0 <__mcmp+0x2c>
 8009eb8:	d305      	bcc.n	8009ec6 <__mcmp+0x32>
 8009eba:	2201      	movs	r2, #1
 8009ebc:	4610      	mov	r0, r2
 8009ebe:	bd30      	pop	{r4, r5, pc}
 8009ec0:	4283      	cmp	r3, r0
 8009ec2:	d3f3      	bcc.n	8009eac <__mcmp+0x18>
 8009ec4:	e7fa      	b.n	8009ebc <__mcmp+0x28>
 8009ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eca:	e7f7      	b.n	8009ebc <__mcmp+0x28>

08009ecc <__mdiff>:
 8009ecc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed0:	460c      	mov	r4, r1
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	4611      	mov	r1, r2
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	4690      	mov	r8, r2
 8009eda:	f7ff ffdb 	bl	8009e94 <__mcmp>
 8009ede:	1e05      	subs	r5, r0, #0
 8009ee0:	d110      	bne.n	8009f04 <__mdiff+0x38>
 8009ee2:	4629      	mov	r1, r5
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	f7ff fd53 	bl	8009990 <_Balloc>
 8009eea:	b930      	cbnz	r0, 8009efa <__mdiff+0x2e>
 8009eec:	4b3a      	ldr	r3, [pc, #232]	; (8009fd8 <__mdiff+0x10c>)
 8009eee:	4602      	mov	r2, r0
 8009ef0:	f240 2132 	movw	r1, #562	; 0x232
 8009ef4:	4839      	ldr	r0, [pc, #228]	; (8009fdc <__mdiff+0x110>)
 8009ef6:	f000 fa41 	bl	800a37c <__assert_func>
 8009efa:	2301      	movs	r3, #1
 8009efc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f04:	bfa4      	itt	ge
 8009f06:	4643      	movge	r3, r8
 8009f08:	46a0      	movge	r8, r4
 8009f0a:	4630      	mov	r0, r6
 8009f0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f10:	bfa6      	itte	ge
 8009f12:	461c      	movge	r4, r3
 8009f14:	2500      	movge	r5, #0
 8009f16:	2501      	movlt	r5, #1
 8009f18:	f7ff fd3a 	bl	8009990 <_Balloc>
 8009f1c:	b920      	cbnz	r0, 8009f28 <__mdiff+0x5c>
 8009f1e:	4b2e      	ldr	r3, [pc, #184]	; (8009fd8 <__mdiff+0x10c>)
 8009f20:	4602      	mov	r2, r0
 8009f22:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009f26:	e7e5      	b.n	8009ef4 <__mdiff+0x28>
 8009f28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009f2c:	6926      	ldr	r6, [r4, #16]
 8009f2e:	60c5      	str	r5, [r0, #12]
 8009f30:	f104 0914 	add.w	r9, r4, #20
 8009f34:	f108 0514 	add.w	r5, r8, #20
 8009f38:	f100 0e14 	add.w	lr, r0, #20
 8009f3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f44:	f108 0210 	add.w	r2, r8, #16
 8009f48:	46f2      	mov	sl, lr
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f54:	fa1f f883 	uxth.w	r8, r3
 8009f58:	fa11 f18b 	uxtah	r1, r1, fp
 8009f5c:	0c1b      	lsrs	r3, r3, #16
 8009f5e:	eba1 0808 	sub.w	r8, r1, r8
 8009f62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009f6a:	fa1f f888 	uxth.w	r8, r8
 8009f6e:	1419      	asrs	r1, r3, #16
 8009f70:	454e      	cmp	r6, r9
 8009f72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009f76:	f84a 3b04 	str.w	r3, [sl], #4
 8009f7a:	d8e7      	bhi.n	8009f4c <__mdiff+0x80>
 8009f7c:	1b33      	subs	r3, r6, r4
 8009f7e:	3b15      	subs	r3, #21
 8009f80:	f023 0303 	bic.w	r3, r3, #3
 8009f84:	3304      	adds	r3, #4
 8009f86:	3415      	adds	r4, #21
 8009f88:	42a6      	cmp	r6, r4
 8009f8a:	bf38      	it	cc
 8009f8c:	2304      	movcc	r3, #4
 8009f8e:	441d      	add	r5, r3
 8009f90:	4473      	add	r3, lr
 8009f92:	469e      	mov	lr, r3
 8009f94:	462e      	mov	r6, r5
 8009f96:	4566      	cmp	r6, ip
 8009f98:	d30e      	bcc.n	8009fb8 <__mdiff+0xec>
 8009f9a:	f10c 0203 	add.w	r2, ip, #3
 8009f9e:	1b52      	subs	r2, r2, r5
 8009fa0:	f022 0203 	bic.w	r2, r2, #3
 8009fa4:	3d03      	subs	r5, #3
 8009fa6:	45ac      	cmp	ip, r5
 8009fa8:	bf38      	it	cc
 8009faa:	2200      	movcc	r2, #0
 8009fac:	441a      	add	r2, r3
 8009fae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009fb2:	b17b      	cbz	r3, 8009fd4 <__mdiff+0x108>
 8009fb4:	6107      	str	r7, [r0, #16]
 8009fb6:	e7a3      	b.n	8009f00 <__mdiff+0x34>
 8009fb8:	f856 8b04 	ldr.w	r8, [r6], #4
 8009fbc:	fa11 f288 	uxtah	r2, r1, r8
 8009fc0:	1414      	asrs	r4, r2, #16
 8009fc2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009fc6:	b292      	uxth	r2, r2
 8009fc8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009fcc:	f84e 2b04 	str.w	r2, [lr], #4
 8009fd0:	1421      	asrs	r1, r4, #16
 8009fd2:	e7e0      	b.n	8009f96 <__mdiff+0xca>
 8009fd4:	3f01      	subs	r7, #1
 8009fd6:	e7ea      	b.n	8009fae <__mdiff+0xe2>
 8009fd8:	0800bd9f 	.word	0x0800bd9f
 8009fdc:	0800bdb0 	.word	0x0800bdb0

08009fe0 <__d2b>:
 8009fe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009fe4:	4689      	mov	r9, r1
 8009fe6:	2101      	movs	r1, #1
 8009fe8:	ec57 6b10 	vmov	r6, r7, d0
 8009fec:	4690      	mov	r8, r2
 8009fee:	f7ff fccf 	bl	8009990 <_Balloc>
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	b930      	cbnz	r0, 800a004 <__d2b+0x24>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	4b25      	ldr	r3, [pc, #148]	; (800a090 <__d2b+0xb0>)
 8009ffa:	4826      	ldr	r0, [pc, #152]	; (800a094 <__d2b+0xb4>)
 8009ffc:	f240 310a 	movw	r1, #778	; 0x30a
 800a000:	f000 f9bc 	bl	800a37c <__assert_func>
 800a004:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a00c:	bb35      	cbnz	r5, 800a05c <__d2b+0x7c>
 800a00e:	2e00      	cmp	r6, #0
 800a010:	9301      	str	r3, [sp, #4]
 800a012:	d028      	beq.n	800a066 <__d2b+0x86>
 800a014:	4668      	mov	r0, sp
 800a016:	9600      	str	r6, [sp, #0]
 800a018:	f7ff fd82 	bl	8009b20 <__lo0bits>
 800a01c:	9900      	ldr	r1, [sp, #0]
 800a01e:	b300      	cbz	r0, 800a062 <__d2b+0x82>
 800a020:	9a01      	ldr	r2, [sp, #4]
 800a022:	f1c0 0320 	rsb	r3, r0, #32
 800a026:	fa02 f303 	lsl.w	r3, r2, r3
 800a02a:	430b      	orrs	r3, r1
 800a02c:	40c2      	lsrs	r2, r0
 800a02e:	6163      	str	r3, [r4, #20]
 800a030:	9201      	str	r2, [sp, #4]
 800a032:	9b01      	ldr	r3, [sp, #4]
 800a034:	61a3      	str	r3, [r4, #24]
 800a036:	2b00      	cmp	r3, #0
 800a038:	bf14      	ite	ne
 800a03a:	2202      	movne	r2, #2
 800a03c:	2201      	moveq	r2, #1
 800a03e:	6122      	str	r2, [r4, #16]
 800a040:	b1d5      	cbz	r5, 800a078 <__d2b+0x98>
 800a042:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a046:	4405      	add	r5, r0
 800a048:	f8c9 5000 	str.w	r5, [r9]
 800a04c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a050:	f8c8 0000 	str.w	r0, [r8]
 800a054:	4620      	mov	r0, r4
 800a056:	b003      	add	sp, #12
 800a058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a05c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a060:	e7d5      	b.n	800a00e <__d2b+0x2e>
 800a062:	6161      	str	r1, [r4, #20]
 800a064:	e7e5      	b.n	800a032 <__d2b+0x52>
 800a066:	a801      	add	r0, sp, #4
 800a068:	f7ff fd5a 	bl	8009b20 <__lo0bits>
 800a06c:	9b01      	ldr	r3, [sp, #4]
 800a06e:	6163      	str	r3, [r4, #20]
 800a070:	2201      	movs	r2, #1
 800a072:	6122      	str	r2, [r4, #16]
 800a074:	3020      	adds	r0, #32
 800a076:	e7e3      	b.n	800a040 <__d2b+0x60>
 800a078:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a07c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a080:	f8c9 0000 	str.w	r0, [r9]
 800a084:	6918      	ldr	r0, [r3, #16]
 800a086:	f7ff fd2b 	bl	8009ae0 <__hi0bits>
 800a08a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a08e:	e7df      	b.n	800a050 <__d2b+0x70>
 800a090:	0800bd9f 	.word	0x0800bd9f
 800a094:	0800bdb0 	.word	0x0800bdb0

0800a098 <_calloc_r>:
 800a098:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a09a:	fba1 2402 	umull	r2, r4, r1, r2
 800a09e:	b94c      	cbnz	r4, 800a0b4 <_calloc_r+0x1c>
 800a0a0:	4611      	mov	r1, r2
 800a0a2:	9201      	str	r2, [sp, #4]
 800a0a4:	f7fe f8cc 	bl	8008240 <_malloc_r>
 800a0a8:	9a01      	ldr	r2, [sp, #4]
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	b930      	cbnz	r0, 800a0bc <_calloc_r+0x24>
 800a0ae:	4628      	mov	r0, r5
 800a0b0:	b003      	add	sp, #12
 800a0b2:	bd30      	pop	{r4, r5, pc}
 800a0b4:	220c      	movs	r2, #12
 800a0b6:	6002      	str	r2, [r0, #0]
 800a0b8:	2500      	movs	r5, #0
 800a0ba:	e7f8      	b.n	800a0ae <_calloc_r+0x16>
 800a0bc:	4621      	mov	r1, r4
 800a0be:	f7fe f84b 	bl	8008158 <memset>
 800a0c2:	e7f4      	b.n	800a0ae <_calloc_r+0x16>

0800a0c4 <__ssputs_r>:
 800a0c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0c8:	688e      	ldr	r6, [r1, #8]
 800a0ca:	429e      	cmp	r6, r3
 800a0cc:	4682      	mov	sl, r0
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	4690      	mov	r8, r2
 800a0d2:	461f      	mov	r7, r3
 800a0d4:	d838      	bhi.n	800a148 <__ssputs_r+0x84>
 800a0d6:	898a      	ldrh	r2, [r1, #12]
 800a0d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a0dc:	d032      	beq.n	800a144 <__ssputs_r+0x80>
 800a0de:	6825      	ldr	r5, [r4, #0]
 800a0e0:	6909      	ldr	r1, [r1, #16]
 800a0e2:	eba5 0901 	sub.w	r9, r5, r1
 800a0e6:	6965      	ldr	r5, [r4, #20]
 800a0e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	444b      	add	r3, r9
 800a0f4:	106d      	asrs	r5, r5, #1
 800a0f6:	429d      	cmp	r5, r3
 800a0f8:	bf38      	it	cc
 800a0fa:	461d      	movcc	r5, r3
 800a0fc:	0553      	lsls	r3, r2, #21
 800a0fe:	d531      	bpl.n	800a164 <__ssputs_r+0xa0>
 800a100:	4629      	mov	r1, r5
 800a102:	f7fe f89d 	bl	8008240 <_malloc_r>
 800a106:	4606      	mov	r6, r0
 800a108:	b950      	cbnz	r0, 800a120 <__ssputs_r+0x5c>
 800a10a:	230c      	movs	r3, #12
 800a10c:	f8ca 3000 	str.w	r3, [sl]
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a116:	81a3      	strh	r3, [r4, #12]
 800a118:	f04f 30ff 	mov.w	r0, #4294967295
 800a11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a120:	6921      	ldr	r1, [r4, #16]
 800a122:	464a      	mov	r2, r9
 800a124:	f7ff fc1a 	bl	800995c <memcpy>
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a12e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a132:	81a3      	strh	r3, [r4, #12]
 800a134:	6126      	str	r6, [r4, #16]
 800a136:	6165      	str	r5, [r4, #20]
 800a138:	444e      	add	r6, r9
 800a13a:	eba5 0509 	sub.w	r5, r5, r9
 800a13e:	6026      	str	r6, [r4, #0]
 800a140:	60a5      	str	r5, [r4, #8]
 800a142:	463e      	mov	r6, r7
 800a144:	42be      	cmp	r6, r7
 800a146:	d900      	bls.n	800a14a <__ssputs_r+0x86>
 800a148:	463e      	mov	r6, r7
 800a14a:	6820      	ldr	r0, [r4, #0]
 800a14c:	4632      	mov	r2, r6
 800a14e:	4641      	mov	r1, r8
 800a150:	f000 f959 	bl	800a406 <memmove>
 800a154:	68a3      	ldr	r3, [r4, #8]
 800a156:	1b9b      	subs	r3, r3, r6
 800a158:	60a3      	str	r3, [r4, #8]
 800a15a:	6823      	ldr	r3, [r4, #0]
 800a15c:	4433      	add	r3, r6
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	2000      	movs	r0, #0
 800a162:	e7db      	b.n	800a11c <__ssputs_r+0x58>
 800a164:	462a      	mov	r2, r5
 800a166:	f000 f968 	bl	800a43a <_realloc_r>
 800a16a:	4606      	mov	r6, r0
 800a16c:	2800      	cmp	r0, #0
 800a16e:	d1e1      	bne.n	800a134 <__ssputs_r+0x70>
 800a170:	6921      	ldr	r1, [r4, #16]
 800a172:	4650      	mov	r0, sl
 800a174:	f7fd fff8 	bl	8008168 <_free_r>
 800a178:	e7c7      	b.n	800a10a <__ssputs_r+0x46>
	...

0800a17c <_svfiprintf_r>:
 800a17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a180:	4698      	mov	r8, r3
 800a182:	898b      	ldrh	r3, [r1, #12]
 800a184:	061b      	lsls	r3, r3, #24
 800a186:	b09d      	sub	sp, #116	; 0x74
 800a188:	4607      	mov	r7, r0
 800a18a:	460d      	mov	r5, r1
 800a18c:	4614      	mov	r4, r2
 800a18e:	d50e      	bpl.n	800a1ae <_svfiprintf_r+0x32>
 800a190:	690b      	ldr	r3, [r1, #16]
 800a192:	b963      	cbnz	r3, 800a1ae <_svfiprintf_r+0x32>
 800a194:	2140      	movs	r1, #64	; 0x40
 800a196:	f7fe f853 	bl	8008240 <_malloc_r>
 800a19a:	6028      	str	r0, [r5, #0]
 800a19c:	6128      	str	r0, [r5, #16]
 800a19e:	b920      	cbnz	r0, 800a1aa <_svfiprintf_r+0x2e>
 800a1a0:	230c      	movs	r3, #12
 800a1a2:	603b      	str	r3, [r7, #0]
 800a1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a8:	e0d1      	b.n	800a34e <_svfiprintf_r+0x1d2>
 800a1aa:	2340      	movs	r3, #64	; 0x40
 800a1ac:	616b      	str	r3, [r5, #20]
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a1b2:	2320      	movs	r3, #32
 800a1b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1bc:	2330      	movs	r3, #48	; 0x30
 800a1be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a368 <_svfiprintf_r+0x1ec>
 800a1c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a1c6:	f04f 0901 	mov.w	r9, #1
 800a1ca:	4623      	mov	r3, r4
 800a1cc:	469a      	mov	sl, r3
 800a1ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1d2:	b10a      	cbz	r2, 800a1d8 <_svfiprintf_r+0x5c>
 800a1d4:	2a25      	cmp	r2, #37	; 0x25
 800a1d6:	d1f9      	bne.n	800a1cc <_svfiprintf_r+0x50>
 800a1d8:	ebba 0b04 	subs.w	fp, sl, r4
 800a1dc:	d00b      	beq.n	800a1f6 <_svfiprintf_r+0x7a>
 800a1de:	465b      	mov	r3, fp
 800a1e0:	4622      	mov	r2, r4
 800a1e2:	4629      	mov	r1, r5
 800a1e4:	4638      	mov	r0, r7
 800a1e6:	f7ff ff6d 	bl	800a0c4 <__ssputs_r>
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	f000 80aa 	beq.w	800a344 <_svfiprintf_r+0x1c8>
 800a1f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1f2:	445a      	add	r2, fp
 800a1f4:	9209      	str	r2, [sp, #36]	; 0x24
 800a1f6:	f89a 3000 	ldrb.w	r3, [sl]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f000 80a2 	beq.w	800a344 <_svfiprintf_r+0x1c8>
 800a200:	2300      	movs	r3, #0
 800a202:	f04f 32ff 	mov.w	r2, #4294967295
 800a206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a20a:	f10a 0a01 	add.w	sl, sl, #1
 800a20e:	9304      	str	r3, [sp, #16]
 800a210:	9307      	str	r3, [sp, #28]
 800a212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a216:	931a      	str	r3, [sp, #104]	; 0x68
 800a218:	4654      	mov	r4, sl
 800a21a:	2205      	movs	r2, #5
 800a21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a220:	4851      	ldr	r0, [pc, #324]	; (800a368 <_svfiprintf_r+0x1ec>)
 800a222:	f7f5 ffe5 	bl	80001f0 <memchr>
 800a226:	9a04      	ldr	r2, [sp, #16]
 800a228:	b9d8      	cbnz	r0, 800a262 <_svfiprintf_r+0xe6>
 800a22a:	06d0      	lsls	r0, r2, #27
 800a22c:	bf44      	itt	mi
 800a22e:	2320      	movmi	r3, #32
 800a230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a234:	0711      	lsls	r1, r2, #28
 800a236:	bf44      	itt	mi
 800a238:	232b      	movmi	r3, #43	; 0x2b
 800a23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a23e:	f89a 3000 	ldrb.w	r3, [sl]
 800a242:	2b2a      	cmp	r3, #42	; 0x2a
 800a244:	d015      	beq.n	800a272 <_svfiprintf_r+0xf6>
 800a246:	9a07      	ldr	r2, [sp, #28]
 800a248:	4654      	mov	r4, sl
 800a24a:	2000      	movs	r0, #0
 800a24c:	f04f 0c0a 	mov.w	ip, #10
 800a250:	4621      	mov	r1, r4
 800a252:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a256:	3b30      	subs	r3, #48	; 0x30
 800a258:	2b09      	cmp	r3, #9
 800a25a:	d94e      	bls.n	800a2fa <_svfiprintf_r+0x17e>
 800a25c:	b1b0      	cbz	r0, 800a28c <_svfiprintf_r+0x110>
 800a25e:	9207      	str	r2, [sp, #28]
 800a260:	e014      	b.n	800a28c <_svfiprintf_r+0x110>
 800a262:	eba0 0308 	sub.w	r3, r0, r8
 800a266:	fa09 f303 	lsl.w	r3, r9, r3
 800a26a:	4313      	orrs	r3, r2
 800a26c:	9304      	str	r3, [sp, #16]
 800a26e:	46a2      	mov	sl, r4
 800a270:	e7d2      	b.n	800a218 <_svfiprintf_r+0x9c>
 800a272:	9b03      	ldr	r3, [sp, #12]
 800a274:	1d19      	adds	r1, r3, #4
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	9103      	str	r1, [sp, #12]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	bfbb      	ittet	lt
 800a27e:	425b      	neglt	r3, r3
 800a280:	f042 0202 	orrlt.w	r2, r2, #2
 800a284:	9307      	strge	r3, [sp, #28]
 800a286:	9307      	strlt	r3, [sp, #28]
 800a288:	bfb8      	it	lt
 800a28a:	9204      	strlt	r2, [sp, #16]
 800a28c:	7823      	ldrb	r3, [r4, #0]
 800a28e:	2b2e      	cmp	r3, #46	; 0x2e
 800a290:	d10c      	bne.n	800a2ac <_svfiprintf_r+0x130>
 800a292:	7863      	ldrb	r3, [r4, #1]
 800a294:	2b2a      	cmp	r3, #42	; 0x2a
 800a296:	d135      	bne.n	800a304 <_svfiprintf_r+0x188>
 800a298:	9b03      	ldr	r3, [sp, #12]
 800a29a:	1d1a      	adds	r2, r3, #4
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	9203      	str	r2, [sp, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	bfb8      	it	lt
 800a2a4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2a8:	3402      	adds	r4, #2
 800a2aa:	9305      	str	r3, [sp, #20]
 800a2ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a378 <_svfiprintf_r+0x1fc>
 800a2b0:	7821      	ldrb	r1, [r4, #0]
 800a2b2:	2203      	movs	r2, #3
 800a2b4:	4650      	mov	r0, sl
 800a2b6:	f7f5 ff9b 	bl	80001f0 <memchr>
 800a2ba:	b140      	cbz	r0, 800a2ce <_svfiprintf_r+0x152>
 800a2bc:	2340      	movs	r3, #64	; 0x40
 800a2be:	eba0 000a 	sub.w	r0, r0, sl
 800a2c2:	fa03 f000 	lsl.w	r0, r3, r0
 800a2c6:	9b04      	ldr	r3, [sp, #16]
 800a2c8:	4303      	orrs	r3, r0
 800a2ca:	3401      	adds	r4, #1
 800a2cc:	9304      	str	r3, [sp, #16]
 800a2ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2d2:	4826      	ldr	r0, [pc, #152]	; (800a36c <_svfiprintf_r+0x1f0>)
 800a2d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2d8:	2206      	movs	r2, #6
 800a2da:	f7f5 ff89 	bl	80001f0 <memchr>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d038      	beq.n	800a354 <_svfiprintf_r+0x1d8>
 800a2e2:	4b23      	ldr	r3, [pc, #140]	; (800a370 <_svfiprintf_r+0x1f4>)
 800a2e4:	bb1b      	cbnz	r3, 800a32e <_svfiprintf_r+0x1b2>
 800a2e6:	9b03      	ldr	r3, [sp, #12]
 800a2e8:	3307      	adds	r3, #7
 800a2ea:	f023 0307 	bic.w	r3, r3, #7
 800a2ee:	3308      	adds	r3, #8
 800a2f0:	9303      	str	r3, [sp, #12]
 800a2f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2f4:	4433      	add	r3, r6
 800a2f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2f8:	e767      	b.n	800a1ca <_svfiprintf_r+0x4e>
 800a2fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2fe:	460c      	mov	r4, r1
 800a300:	2001      	movs	r0, #1
 800a302:	e7a5      	b.n	800a250 <_svfiprintf_r+0xd4>
 800a304:	2300      	movs	r3, #0
 800a306:	3401      	adds	r4, #1
 800a308:	9305      	str	r3, [sp, #20]
 800a30a:	4619      	mov	r1, r3
 800a30c:	f04f 0c0a 	mov.w	ip, #10
 800a310:	4620      	mov	r0, r4
 800a312:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a316:	3a30      	subs	r2, #48	; 0x30
 800a318:	2a09      	cmp	r2, #9
 800a31a:	d903      	bls.n	800a324 <_svfiprintf_r+0x1a8>
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d0c5      	beq.n	800a2ac <_svfiprintf_r+0x130>
 800a320:	9105      	str	r1, [sp, #20]
 800a322:	e7c3      	b.n	800a2ac <_svfiprintf_r+0x130>
 800a324:	fb0c 2101 	mla	r1, ip, r1, r2
 800a328:	4604      	mov	r4, r0
 800a32a:	2301      	movs	r3, #1
 800a32c:	e7f0      	b.n	800a310 <_svfiprintf_r+0x194>
 800a32e:	ab03      	add	r3, sp, #12
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	462a      	mov	r2, r5
 800a334:	4b0f      	ldr	r3, [pc, #60]	; (800a374 <_svfiprintf_r+0x1f8>)
 800a336:	a904      	add	r1, sp, #16
 800a338:	4638      	mov	r0, r7
 800a33a:	f7fe f895 	bl	8008468 <_printf_float>
 800a33e:	1c42      	adds	r2, r0, #1
 800a340:	4606      	mov	r6, r0
 800a342:	d1d6      	bne.n	800a2f2 <_svfiprintf_r+0x176>
 800a344:	89ab      	ldrh	r3, [r5, #12]
 800a346:	065b      	lsls	r3, r3, #25
 800a348:	f53f af2c 	bmi.w	800a1a4 <_svfiprintf_r+0x28>
 800a34c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a34e:	b01d      	add	sp, #116	; 0x74
 800a350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a354:	ab03      	add	r3, sp, #12
 800a356:	9300      	str	r3, [sp, #0]
 800a358:	462a      	mov	r2, r5
 800a35a:	4b06      	ldr	r3, [pc, #24]	; (800a374 <_svfiprintf_r+0x1f8>)
 800a35c:	a904      	add	r1, sp, #16
 800a35e:	4638      	mov	r0, r7
 800a360:	f7fe fb26 	bl	80089b0 <_printf_i>
 800a364:	e7eb      	b.n	800a33e <_svfiprintf_r+0x1c2>
 800a366:	bf00      	nop
 800a368:	0800bf0c 	.word	0x0800bf0c
 800a36c:	0800bf16 	.word	0x0800bf16
 800a370:	08008469 	.word	0x08008469
 800a374:	0800a0c5 	.word	0x0800a0c5
 800a378:	0800bf12 	.word	0x0800bf12

0800a37c <__assert_func>:
 800a37c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a37e:	4614      	mov	r4, r2
 800a380:	461a      	mov	r2, r3
 800a382:	4b09      	ldr	r3, [pc, #36]	; (800a3a8 <__assert_func+0x2c>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4605      	mov	r5, r0
 800a388:	68d8      	ldr	r0, [r3, #12]
 800a38a:	b14c      	cbz	r4, 800a3a0 <__assert_func+0x24>
 800a38c:	4b07      	ldr	r3, [pc, #28]	; (800a3ac <__assert_func+0x30>)
 800a38e:	9100      	str	r1, [sp, #0]
 800a390:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a394:	4906      	ldr	r1, [pc, #24]	; (800a3b0 <__assert_func+0x34>)
 800a396:	462b      	mov	r3, r5
 800a398:	f000 f80e 	bl	800a3b8 <fiprintf>
 800a39c:	f000 faa4 	bl	800a8e8 <abort>
 800a3a0:	4b04      	ldr	r3, [pc, #16]	; (800a3b4 <__assert_func+0x38>)
 800a3a2:	461c      	mov	r4, r3
 800a3a4:	e7f3      	b.n	800a38e <__assert_func+0x12>
 800a3a6:	bf00      	nop
 800a3a8:	20000014 	.word	0x20000014
 800a3ac:	0800bf1d 	.word	0x0800bf1d
 800a3b0:	0800bf2a 	.word	0x0800bf2a
 800a3b4:	0800bf58 	.word	0x0800bf58

0800a3b8 <fiprintf>:
 800a3b8:	b40e      	push	{r1, r2, r3}
 800a3ba:	b503      	push	{r0, r1, lr}
 800a3bc:	4601      	mov	r1, r0
 800a3be:	ab03      	add	r3, sp, #12
 800a3c0:	4805      	ldr	r0, [pc, #20]	; (800a3d8 <fiprintf+0x20>)
 800a3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c6:	6800      	ldr	r0, [r0, #0]
 800a3c8:	9301      	str	r3, [sp, #4]
 800a3ca:	f000 f88f 	bl	800a4ec <_vfiprintf_r>
 800a3ce:	b002      	add	sp, #8
 800a3d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3d4:	b003      	add	sp, #12
 800a3d6:	4770      	bx	lr
 800a3d8:	20000014 	.word	0x20000014

0800a3dc <__retarget_lock_init_recursive>:
 800a3dc:	4770      	bx	lr

0800a3de <__retarget_lock_acquire_recursive>:
 800a3de:	4770      	bx	lr

0800a3e0 <__retarget_lock_release_recursive>:
 800a3e0:	4770      	bx	lr

0800a3e2 <__ascii_mbtowc>:
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	b901      	cbnz	r1, 800a3e8 <__ascii_mbtowc+0x6>
 800a3e6:	a901      	add	r1, sp, #4
 800a3e8:	b142      	cbz	r2, 800a3fc <__ascii_mbtowc+0x1a>
 800a3ea:	b14b      	cbz	r3, 800a400 <__ascii_mbtowc+0x1e>
 800a3ec:	7813      	ldrb	r3, [r2, #0]
 800a3ee:	600b      	str	r3, [r1, #0]
 800a3f0:	7812      	ldrb	r2, [r2, #0]
 800a3f2:	1e10      	subs	r0, r2, #0
 800a3f4:	bf18      	it	ne
 800a3f6:	2001      	movne	r0, #1
 800a3f8:	b002      	add	sp, #8
 800a3fa:	4770      	bx	lr
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	e7fb      	b.n	800a3f8 <__ascii_mbtowc+0x16>
 800a400:	f06f 0001 	mvn.w	r0, #1
 800a404:	e7f8      	b.n	800a3f8 <__ascii_mbtowc+0x16>

0800a406 <memmove>:
 800a406:	4288      	cmp	r0, r1
 800a408:	b510      	push	{r4, lr}
 800a40a:	eb01 0402 	add.w	r4, r1, r2
 800a40e:	d902      	bls.n	800a416 <memmove+0x10>
 800a410:	4284      	cmp	r4, r0
 800a412:	4623      	mov	r3, r4
 800a414:	d807      	bhi.n	800a426 <memmove+0x20>
 800a416:	1e43      	subs	r3, r0, #1
 800a418:	42a1      	cmp	r1, r4
 800a41a:	d008      	beq.n	800a42e <memmove+0x28>
 800a41c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a420:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a424:	e7f8      	b.n	800a418 <memmove+0x12>
 800a426:	4402      	add	r2, r0
 800a428:	4601      	mov	r1, r0
 800a42a:	428a      	cmp	r2, r1
 800a42c:	d100      	bne.n	800a430 <memmove+0x2a>
 800a42e:	bd10      	pop	{r4, pc}
 800a430:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a434:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a438:	e7f7      	b.n	800a42a <memmove+0x24>

0800a43a <_realloc_r>:
 800a43a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a43e:	4680      	mov	r8, r0
 800a440:	4614      	mov	r4, r2
 800a442:	460e      	mov	r6, r1
 800a444:	b921      	cbnz	r1, 800a450 <_realloc_r+0x16>
 800a446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a44a:	4611      	mov	r1, r2
 800a44c:	f7fd bef8 	b.w	8008240 <_malloc_r>
 800a450:	b92a      	cbnz	r2, 800a45e <_realloc_r+0x24>
 800a452:	f7fd fe89 	bl	8008168 <_free_r>
 800a456:	4625      	mov	r5, r4
 800a458:	4628      	mov	r0, r5
 800a45a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a45e:	f000 fc67 	bl	800ad30 <_malloc_usable_size_r>
 800a462:	4284      	cmp	r4, r0
 800a464:	4607      	mov	r7, r0
 800a466:	d802      	bhi.n	800a46e <_realloc_r+0x34>
 800a468:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a46c:	d812      	bhi.n	800a494 <_realloc_r+0x5a>
 800a46e:	4621      	mov	r1, r4
 800a470:	4640      	mov	r0, r8
 800a472:	f7fd fee5 	bl	8008240 <_malloc_r>
 800a476:	4605      	mov	r5, r0
 800a478:	2800      	cmp	r0, #0
 800a47a:	d0ed      	beq.n	800a458 <_realloc_r+0x1e>
 800a47c:	42bc      	cmp	r4, r7
 800a47e:	4622      	mov	r2, r4
 800a480:	4631      	mov	r1, r6
 800a482:	bf28      	it	cs
 800a484:	463a      	movcs	r2, r7
 800a486:	f7ff fa69 	bl	800995c <memcpy>
 800a48a:	4631      	mov	r1, r6
 800a48c:	4640      	mov	r0, r8
 800a48e:	f7fd fe6b 	bl	8008168 <_free_r>
 800a492:	e7e1      	b.n	800a458 <_realloc_r+0x1e>
 800a494:	4635      	mov	r5, r6
 800a496:	e7df      	b.n	800a458 <_realloc_r+0x1e>

0800a498 <__sfputc_r>:
 800a498:	6893      	ldr	r3, [r2, #8]
 800a49a:	3b01      	subs	r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	b410      	push	{r4}
 800a4a0:	6093      	str	r3, [r2, #8]
 800a4a2:	da08      	bge.n	800a4b6 <__sfputc_r+0x1e>
 800a4a4:	6994      	ldr	r4, [r2, #24]
 800a4a6:	42a3      	cmp	r3, r4
 800a4a8:	db01      	blt.n	800a4ae <__sfputc_r+0x16>
 800a4aa:	290a      	cmp	r1, #10
 800a4ac:	d103      	bne.n	800a4b6 <__sfputc_r+0x1e>
 800a4ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4b2:	f000 b94b 	b.w	800a74c <__swbuf_r>
 800a4b6:	6813      	ldr	r3, [r2, #0]
 800a4b8:	1c58      	adds	r0, r3, #1
 800a4ba:	6010      	str	r0, [r2, #0]
 800a4bc:	7019      	strb	r1, [r3, #0]
 800a4be:	4608      	mov	r0, r1
 800a4c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <__sfputs_r>:
 800a4c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c8:	4606      	mov	r6, r0
 800a4ca:	460f      	mov	r7, r1
 800a4cc:	4614      	mov	r4, r2
 800a4ce:	18d5      	adds	r5, r2, r3
 800a4d0:	42ac      	cmp	r4, r5
 800a4d2:	d101      	bne.n	800a4d8 <__sfputs_r+0x12>
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	e007      	b.n	800a4e8 <__sfputs_r+0x22>
 800a4d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4dc:	463a      	mov	r2, r7
 800a4de:	4630      	mov	r0, r6
 800a4e0:	f7ff ffda 	bl	800a498 <__sfputc_r>
 800a4e4:	1c43      	adds	r3, r0, #1
 800a4e6:	d1f3      	bne.n	800a4d0 <__sfputs_r+0xa>
 800a4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4ec <_vfiprintf_r>:
 800a4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4f0:	460d      	mov	r5, r1
 800a4f2:	b09d      	sub	sp, #116	; 0x74
 800a4f4:	4614      	mov	r4, r2
 800a4f6:	4698      	mov	r8, r3
 800a4f8:	4606      	mov	r6, r0
 800a4fa:	b118      	cbz	r0, 800a504 <_vfiprintf_r+0x18>
 800a4fc:	6983      	ldr	r3, [r0, #24]
 800a4fe:	b90b      	cbnz	r3, 800a504 <_vfiprintf_r+0x18>
 800a500:	f000 fb14 	bl	800ab2c <__sinit>
 800a504:	4b89      	ldr	r3, [pc, #548]	; (800a72c <_vfiprintf_r+0x240>)
 800a506:	429d      	cmp	r5, r3
 800a508:	d11b      	bne.n	800a542 <_vfiprintf_r+0x56>
 800a50a:	6875      	ldr	r5, [r6, #4]
 800a50c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a50e:	07d9      	lsls	r1, r3, #31
 800a510:	d405      	bmi.n	800a51e <_vfiprintf_r+0x32>
 800a512:	89ab      	ldrh	r3, [r5, #12]
 800a514:	059a      	lsls	r2, r3, #22
 800a516:	d402      	bmi.n	800a51e <_vfiprintf_r+0x32>
 800a518:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a51a:	f7ff ff60 	bl	800a3de <__retarget_lock_acquire_recursive>
 800a51e:	89ab      	ldrh	r3, [r5, #12]
 800a520:	071b      	lsls	r3, r3, #28
 800a522:	d501      	bpl.n	800a528 <_vfiprintf_r+0x3c>
 800a524:	692b      	ldr	r3, [r5, #16]
 800a526:	b9eb      	cbnz	r3, 800a564 <_vfiprintf_r+0x78>
 800a528:	4629      	mov	r1, r5
 800a52a:	4630      	mov	r0, r6
 800a52c:	f000 f96e 	bl	800a80c <__swsetup_r>
 800a530:	b1c0      	cbz	r0, 800a564 <_vfiprintf_r+0x78>
 800a532:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a534:	07dc      	lsls	r4, r3, #31
 800a536:	d50e      	bpl.n	800a556 <_vfiprintf_r+0x6a>
 800a538:	f04f 30ff 	mov.w	r0, #4294967295
 800a53c:	b01d      	add	sp, #116	; 0x74
 800a53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a542:	4b7b      	ldr	r3, [pc, #492]	; (800a730 <_vfiprintf_r+0x244>)
 800a544:	429d      	cmp	r5, r3
 800a546:	d101      	bne.n	800a54c <_vfiprintf_r+0x60>
 800a548:	68b5      	ldr	r5, [r6, #8]
 800a54a:	e7df      	b.n	800a50c <_vfiprintf_r+0x20>
 800a54c:	4b79      	ldr	r3, [pc, #484]	; (800a734 <_vfiprintf_r+0x248>)
 800a54e:	429d      	cmp	r5, r3
 800a550:	bf08      	it	eq
 800a552:	68f5      	ldreq	r5, [r6, #12]
 800a554:	e7da      	b.n	800a50c <_vfiprintf_r+0x20>
 800a556:	89ab      	ldrh	r3, [r5, #12]
 800a558:	0598      	lsls	r0, r3, #22
 800a55a:	d4ed      	bmi.n	800a538 <_vfiprintf_r+0x4c>
 800a55c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a55e:	f7ff ff3f 	bl	800a3e0 <__retarget_lock_release_recursive>
 800a562:	e7e9      	b.n	800a538 <_vfiprintf_r+0x4c>
 800a564:	2300      	movs	r3, #0
 800a566:	9309      	str	r3, [sp, #36]	; 0x24
 800a568:	2320      	movs	r3, #32
 800a56a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a56e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a572:	2330      	movs	r3, #48	; 0x30
 800a574:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a738 <_vfiprintf_r+0x24c>
 800a578:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a57c:	f04f 0901 	mov.w	r9, #1
 800a580:	4623      	mov	r3, r4
 800a582:	469a      	mov	sl, r3
 800a584:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a588:	b10a      	cbz	r2, 800a58e <_vfiprintf_r+0xa2>
 800a58a:	2a25      	cmp	r2, #37	; 0x25
 800a58c:	d1f9      	bne.n	800a582 <_vfiprintf_r+0x96>
 800a58e:	ebba 0b04 	subs.w	fp, sl, r4
 800a592:	d00b      	beq.n	800a5ac <_vfiprintf_r+0xc0>
 800a594:	465b      	mov	r3, fp
 800a596:	4622      	mov	r2, r4
 800a598:	4629      	mov	r1, r5
 800a59a:	4630      	mov	r0, r6
 800a59c:	f7ff ff93 	bl	800a4c6 <__sfputs_r>
 800a5a0:	3001      	adds	r0, #1
 800a5a2:	f000 80aa 	beq.w	800a6fa <_vfiprintf_r+0x20e>
 800a5a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5a8:	445a      	add	r2, fp
 800a5aa:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f000 80a2 	beq.w	800a6fa <_vfiprintf_r+0x20e>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a5bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5c0:	f10a 0a01 	add.w	sl, sl, #1
 800a5c4:	9304      	str	r3, [sp, #16]
 800a5c6:	9307      	str	r3, [sp, #28]
 800a5c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5cc:	931a      	str	r3, [sp, #104]	; 0x68
 800a5ce:	4654      	mov	r4, sl
 800a5d0:	2205      	movs	r2, #5
 800a5d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5d6:	4858      	ldr	r0, [pc, #352]	; (800a738 <_vfiprintf_r+0x24c>)
 800a5d8:	f7f5 fe0a 	bl	80001f0 <memchr>
 800a5dc:	9a04      	ldr	r2, [sp, #16]
 800a5de:	b9d8      	cbnz	r0, 800a618 <_vfiprintf_r+0x12c>
 800a5e0:	06d1      	lsls	r1, r2, #27
 800a5e2:	bf44      	itt	mi
 800a5e4:	2320      	movmi	r3, #32
 800a5e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5ea:	0713      	lsls	r3, r2, #28
 800a5ec:	bf44      	itt	mi
 800a5ee:	232b      	movmi	r3, #43	; 0x2b
 800a5f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a5fa:	d015      	beq.n	800a628 <_vfiprintf_r+0x13c>
 800a5fc:	9a07      	ldr	r2, [sp, #28]
 800a5fe:	4654      	mov	r4, sl
 800a600:	2000      	movs	r0, #0
 800a602:	f04f 0c0a 	mov.w	ip, #10
 800a606:	4621      	mov	r1, r4
 800a608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a60c:	3b30      	subs	r3, #48	; 0x30
 800a60e:	2b09      	cmp	r3, #9
 800a610:	d94e      	bls.n	800a6b0 <_vfiprintf_r+0x1c4>
 800a612:	b1b0      	cbz	r0, 800a642 <_vfiprintf_r+0x156>
 800a614:	9207      	str	r2, [sp, #28]
 800a616:	e014      	b.n	800a642 <_vfiprintf_r+0x156>
 800a618:	eba0 0308 	sub.w	r3, r0, r8
 800a61c:	fa09 f303 	lsl.w	r3, r9, r3
 800a620:	4313      	orrs	r3, r2
 800a622:	9304      	str	r3, [sp, #16]
 800a624:	46a2      	mov	sl, r4
 800a626:	e7d2      	b.n	800a5ce <_vfiprintf_r+0xe2>
 800a628:	9b03      	ldr	r3, [sp, #12]
 800a62a:	1d19      	adds	r1, r3, #4
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	9103      	str	r1, [sp, #12]
 800a630:	2b00      	cmp	r3, #0
 800a632:	bfbb      	ittet	lt
 800a634:	425b      	neglt	r3, r3
 800a636:	f042 0202 	orrlt.w	r2, r2, #2
 800a63a:	9307      	strge	r3, [sp, #28]
 800a63c:	9307      	strlt	r3, [sp, #28]
 800a63e:	bfb8      	it	lt
 800a640:	9204      	strlt	r2, [sp, #16]
 800a642:	7823      	ldrb	r3, [r4, #0]
 800a644:	2b2e      	cmp	r3, #46	; 0x2e
 800a646:	d10c      	bne.n	800a662 <_vfiprintf_r+0x176>
 800a648:	7863      	ldrb	r3, [r4, #1]
 800a64a:	2b2a      	cmp	r3, #42	; 0x2a
 800a64c:	d135      	bne.n	800a6ba <_vfiprintf_r+0x1ce>
 800a64e:	9b03      	ldr	r3, [sp, #12]
 800a650:	1d1a      	adds	r2, r3, #4
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	9203      	str	r2, [sp, #12]
 800a656:	2b00      	cmp	r3, #0
 800a658:	bfb8      	it	lt
 800a65a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a65e:	3402      	adds	r4, #2
 800a660:	9305      	str	r3, [sp, #20]
 800a662:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a748 <_vfiprintf_r+0x25c>
 800a666:	7821      	ldrb	r1, [r4, #0]
 800a668:	2203      	movs	r2, #3
 800a66a:	4650      	mov	r0, sl
 800a66c:	f7f5 fdc0 	bl	80001f0 <memchr>
 800a670:	b140      	cbz	r0, 800a684 <_vfiprintf_r+0x198>
 800a672:	2340      	movs	r3, #64	; 0x40
 800a674:	eba0 000a 	sub.w	r0, r0, sl
 800a678:	fa03 f000 	lsl.w	r0, r3, r0
 800a67c:	9b04      	ldr	r3, [sp, #16]
 800a67e:	4303      	orrs	r3, r0
 800a680:	3401      	adds	r4, #1
 800a682:	9304      	str	r3, [sp, #16]
 800a684:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a688:	482c      	ldr	r0, [pc, #176]	; (800a73c <_vfiprintf_r+0x250>)
 800a68a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a68e:	2206      	movs	r2, #6
 800a690:	f7f5 fdae 	bl	80001f0 <memchr>
 800a694:	2800      	cmp	r0, #0
 800a696:	d03f      	beq.n	800a718 <_vfiprintf_r+0x22c>
 800a698:	4b29      	ldr	r3, [pc, #164]	; (800a740 <_vfiprintf_r+0x254>)
 800a69a:	bb1b      	cbnz	r3, 800a6e4 <_vfiprintf_r+0x1f8>
 800a69c:	9b03      	ldr	r3, [sp, #12]
 800a69e:	3307      	adds	r3, #7
 800a6a0:	f023 0307 	bic.w	r3, r3, #7
 800a6a4:	3308      	adds	r3, #8
 800a6a6:	9303      	str	r3, [sp, #12]
 800a6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6aa:	443b      	add	r3, r7
 800a6ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ae:	e767      	b.n	800a580 <_vfiprintf_r+0x94>
 800a6b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6b4:	460c      	mov	r4, r1
 800a6b6:	2001      	movs	r0, #1
 800a6b8:	e7a5      	b.n	800a606 <_vfiprintf_r+0x11a>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	3401      	adds	r4, #1
 800a6be:	9305      	str	r3, [sp, #20]
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	f04f 0c0a 	mov.w	ip, #10
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6cc:	3a30      	subs	r2, #48	; 0x30
 800a6ce:	2a09      	cmp	r2, #9
 800a6d0:	d903      	bls.n	800a6da <_vfiprintf_r+0x1ee>
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d0c5      	beq.n	800a662 <_vfiprintf_r+0x176>
 800a6d6:	9105      	str	r1, [sp, #20]
 800a6d8:	e7c3      	b.n	800a662 <_vfiprintf_r+0x176>
 800a6da:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6de:	4604      	mov	r4, r0
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	e7f0      	b.n	800a6c6 <_vfiprintf_r+0x1da>
 800a6e4:	ab03      	add	r3, sp, #12
 800a6e6:	9300      	str	r3, [sp, #0]
 800a6e8:	462a      	mov	r2, r5
 800a6ea:	4b16      	ldr	r3, [pc, #88]	; (800a744 <_vfiprintf_r+0x258>)
 800a6ec:	a904      	add	r1, sp, #16
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	f7fd feba 	bl	8008468 <_printf_float>
 800a6f4:	4607      	mov	r7, r0
 800a6f6:	1c78      	adds	r0, r7, #1
 800a6f8:	d1d6      	bne.n	800a6a8 <_vfiprintf_r+0x1bc>
 800a6fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6fc:	07d9      	lsls	r1, r3, #31
 800a6fe:	d405      	bmi.n	800a70c <_vfiprintf_r+0x220>
 800a700:	89ab      	ldrh	r3, [r5, #12]
 800a702:	059a      	lsls	r2, r3, #22
 800a704:	d402      	bmi.n	800a70c <_vfiprintf_r+0x220>
 800a706:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a708:	f7ff fe6a 	bl	800a3e0 <__retarget_lock_release_recursive>
 800a70c:	89ab      	ldrh	r3, [r5, #12]
 800a70e:	065b      	lsls	r3, r3, #25
 800a710:	f53f af12 	bmi.w	800a538 <_vfiprintf_r+0x4c>
 800a714:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a716:	e711      	b.n	800a53c <_vfiprintf_r+0x50>
 800a718:	ab03      	add	r3, sp, #12
 800a71a:	9300      	str	r3, [sp, #0]
 800a71c:	462a      	mov	r2, r5
 800a71e:	4b09      	ldr	r3, [pc, #36]	; (800a744 <_vfiprintf_r+0x258>)
 800a720:	a904      	add	r1, sp, #16
 800a722:	4630      	mov	r0, r6
 800a724:	f7fe f944 	bl	80089b0 <_printf_i>
 800a728:	e7e4      	b.n	800a6f4 <_vfiprintf_r+0x208>
 800a72a:	bf00      	nop
 800a72c:	0800c084 	.word	0x0800c084
 800a730:	0800c0a4 	.word	0x0800c0a4
 800a734:	0800c064 	.word	0x0800c064
 800a738:	0800bf0c 	.word	0x0800bf0c
 800a73c:	0800bf16 	.word	0x0800bf16
 800a740:	08008469 	.word	0x08008469
 800a744:	0800a4c7 	.word	0x0800a4c7
 800a748:	0800bf12 	.word	0x0800bf12

0800a74c <__swbuf_r>:
 800a74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a74e:	460e      	mov	r6, r1
 800a750:	4614      	mov	r4, r2
 800a752:	4605      	mov	r5, r0
 800a754:	b118      	cbz	r0, 800a75e <__swbuf_r+0x12>
 800a756:	6983      	ldr	r3, [r0, #24]
 800a758:	b90b      	cbnz	r3, 800a75e <__swbuf_r+0x12>
 800a75a:	f000 f9e7 	bl	800ab2c <__sinit>
 800a75e:	4b21      	ldr	r3, [pc, #132]	; (800a7e4 <__swbuf_r+0x98>)
 800a760:	429c      	cmp	r4, r3
 800a762:	d12b      	bne.n	800a7bc <__swbuf_r+0x70>
 800a764:	686c      	ldr	r4, [r5, #4]
 800a766:	69a3      	ldr	r3, [r4, #24]
 800a768:	60a3      	str	r3, [r4, #8]
 800a76a:	89a3      	ldrh	r3, [r4, #12]
 800a76c:	071a      	lsls	r2, r3, #28
 800a76e:	d52f      	bpl.n	800a7d0 <__swbuf_r+0x84>
 800a770:	6923      	ldr	r3, [r4, #16]
 800a772:	b36b      	cbz	r3, 800a7d0 <__swbuf_r+0x84>
 800a774:	6923      	ldr	r3, [r4, #16]
 800a776:	6820      	ldr	r0, [r4, #0]
 800a778:	1ac0      	subs	r0, r0, r3
 800a77a:	6963      	ldr	r3, [r4, #20]
 800a77c:	b2f6      	uxtb	r6, r6
 800a77e:	4283      	cmp	r3, r0
 800a780:	4637      	mov	r7, r6
 800a782:	dc04      	bgt.n	800a78e <__swbuf_r+0x42>
 800a784:	4621      	mov	r1, r4
 800a786:	4628      	mov	r0, r5
 800a788:	f000 f93c 	bl	800aa04 <_fflush_r>
 800a78c:	bb30      	cbnz	r0, 800a7dc <__swbuf_r+0x90>
 800a78e:	68a3      	ldr	r3, [r4, #8]
 800a790:	3b01      	subs	r3, #1
 800a792:	60a3      	str	r3, [r4, #8]
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	1c5a      	adds	r2, r3, #1
 800a798:	6022      	str	r2, [r4, #0]
 800a79a:	701e      	strb	r6, [r3, #0]
 800a79c:	6963      	ldr	r3, [r4, #20]
 800a79e:	3001      	adds	r0, #1
 800a7a0:	4283      	cmp	r3, r0
 800a7a2:	d004      	beq.n	800a7ae <__swbuf_r+0x62>
 800a7a4:	89a3      	ldrh	r3, [r4, #12]
 800a7a6:	07db      	lsls	r3, r3, #31
 800a7a8:	d506      	bpl.n	800a7b8 <__swbuf_r+0x6c>
 800a7aa:	2e0a      	cmp	r6, #10
 800a7ac:	d104      	bne.n	800a7b8 <__swbuf_r+0x6c>
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	f000 f927 	bl	800aa04 <_fflush_r>
 800a7b6:	b988      	cbnz	r0, 800a7dc <__swbuf_r+0x90>
 800a7b8:	4638      	mov	r0, r7
 800a7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7bc:	4b0a      	ldr	r3, [pc, #40]	; (800a7e8 <__swbuf_r+0x9c>)
 800a7be:	429c      	cmp	r4, r3
 800a7c0:	d101      	bne.n	800a7c6 <__swbuf_r+0x7a>
 800a7c2:	68ac      	ldr	r4, [r5, #8]
 800a7c4:	e7cf      	b.n	800a766 <__swbuf_r+0x1a>
 800a7c6:	4b09      	ldr	r3, [pc, #36]	; (800a7ec <__swbuf_r+0xa0>)
 800a7c8:	429c      	cmp	r4, r3
 800a7ca:	bf08      	it	eq
 800a7cc:	68ec      	ldreq	r4, [r5, #12]
 800a7ce:	e7ca      	b.n	800a766 <__swbuf_r+0x1a>
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	f000 f81a 	bl	800a80c <__swsetup_r>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d0cb      	beq.n	800a774 <__swbuf_r+0x28>
 800a7dc:	f04f 37ff 	mov.w	r7, #4294967295
 800a7e0:	e7ea      	b.n	800a7b8 <__swbuf_r+0x6c>
 800a7e2:	bf00      	nop
 800a7e4:	0800c084 	.word	0x0800c084
 800a7e8:	0800c0a4 	.word	0x0800c0a4
 800a7ec:	0800c064 	.word	0x0800c064

0800a7f0 <__ascii_wctomb>:
 800a7f0:	b149      	cbz	r1, 800a806 <__ascii_wctomb+0x16>
 800a7f2:	2aff      	cmp	r2, #255	; 0xff
 800a7f4:	bf85      	ittet	hi
 800a7f6:	238a      	movhi	r3, #138	; 0x8a
 800a7f8:	6003      	strhi	r3, [r0, #0]
 800a7fa:	700a      	strbls	r2, [r1, #0]
 800a7fc:	f04f 30ff 	movhi.w	r0, #4294967295
 800a800:	bf98      	it	ls
 800a802:	2001      	movls	r0, #1
 800a804:	4770      	bx	lr
 800a806:	4608      	mov	r0, r1
 800a808:	4770      	bx	lr
	...

0800a80c <__swsetup_r>:
 800a80c:	4b32      	ldr	r3, [pc, #200]	; (800a8d8 <__swsetup_r+0xcc>)
 800a80e:	b570      	push	{r4, r5, r6, lr}
 800a810:	681d      	ldr	r5, [r3, #0]
 800a812:	4606      	mov	r6, r0
 800a814:	460c      	mov	r4, r1
 800a816:	b125      	cbz	r5, 800a822 <__swsetup_r+0x16>
 800a818:	69ab      	ldr	r3, [r5, #24]
 800a81a:	b913      	cbnz	r3, 800a822 <__swsetup_r+0x16>
 800a81c:	4628      	mov	r0, r5
 800a81e:	f000 f985 	bl	800ab2c <__sinit>
 800a822:	4b2e      	ldr	r3, [pc, #184]	; (800a8dc <__swsetup_r+0xd0>)
 800a824:	429c      	cmp	r4, r3
 800a826:	d10f      	bne.n	800a848 <__swsetup_r+0x3c>
 800a828:	686c      	ldr	r4, [r5, #4]
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a830:	0719      	lsls	r1, r3, #28
 800a832:	d42c      	bmi.n	800a88e <__swsetup_r+0x82>
 800a834:	06dd      	lsls	r5, r3, #27
 800a836:	d411      	bmi.n	800a85c <__swsetup_r+0x50>
 800a838:	2309      	movs	r3, #9
 800a83a:	6033      	str	r3, [r6, #0]
 800a83c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a840:	81a3      	strh	r3, [r4, #12]
 800a842:	f04f 30ff 	mov.w	r0, #4294967295
 800a846:	e03e      	b.n	800a8c6 <__swsetup_r+0xba>
 800a848:	4b25      	ldr	r3, [pc, #148]	; (800a8e0 <__swsetup_r+0xd4>)
 800a84a:	429c      	cmp	r4, r3
 800a84c:	d101      	bne.n	800a852 <__swsetup_r+0x46>
 800a84e:	68ac      	ldr	r4, [r5, #8]
 800a850:	e7eb      	b.n	800a82a <__swsetup_r+0x1e>
 800a852:	4b24      	ldr	r3, [pc, #144]	; (800a8e4 <__swsetup_r+0xd8>)
 800a854:	429c      	cmp	r4, r3
 800a856:	bf08      	it	eq
 800a858:	68ec      	ldreq	r4, [r5, #12]
 800a85a:	e7e6      	b.n	800a82a <__swsetup_r+0x1e>
 800a85c:	0758      	lsls	r0, r3, #29
 800a85e:	d512      	bpl.n	800a886 <__swsetup_r+0x7a>
 800a860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a862:	b141      	cbz	r1, 800a876 <__swsetup_r+0x6a>
 800a864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a868:	4299      	cmp	r1, r3
 800a86a:	d002      	beq.n	800a872 <__swsetup_r+0x66>
 800a86c:	4630      	mov	r0, r6
 800a86e:	f7fd fc7b 	bl	8008168 <_free_r>
 800a872:	2300      	movs	r3, #0
 800a874:	6363      	str	r3, [r4, #52]	; 0x34
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a87c:	81a3      	strh	r3, [r4, #12]
 800a87e:	2300      	movs	r3, #0
 800a880:	6063      	str	r3, [r4, #4]
 800a882:	6923      	ldr	r3, [r4, #16]
 800a884:	6023      	str	r3, [r4, #0]
 800a886:	89a3      	ldrh	r3, [r4, #12]
 800a888:	f043 0308 	orr.w	r3, r3, #8
 800a88c:	81a3      	strh	r3, [r4, #12]
 800a88e:	6923      	ldr	r3, [r4, #16]
 800a890:	b94b      	cbnz	r3, 800a8a6 <__swsetup_r+0x9a>
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a89c:	d003      	beq.n	800a8a6 <__swsetup_r+0x9a>
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f000 fa05 	bl	800acb0 <__smakebuf_r>
 800a8a6:	89a0      	ldrh	r0, [r4, #12]
 800a8a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8ac:	f010 0301 	ands.w	r3, r0, #1
 800a8b0:	d00a      	beq.n	800a8c8 <__swsetup_r+0xbc>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60a3      	str	r3, [r4, #8]
 800a8b6:	6963      	ldr	r3, [r4, #20]
 800a8b8:	425b      	negs	r3, r3
 800a8ba:	61a3      	str	r3, [r4, #24]
 800a8bc:	6923      	ldr	r3, [r4, #16]
 800a8be:	b943      	cbnz	r3, 800a8d2 <__swsetup_r+0xc6>
 800a8c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8c4:	d1ba      	bne.n	800a83c <__swsetup_r+0x30>
 800a8c6:	bd70      	pop	{r4, r5, r6, pc}
 800a8c8:	0781      	lsls	r1, r0, #30
 800a8ca:	bf58      	it	pl
 800a8cc:	6963      	ldrpl	r3, [r4, #20]
 800a8ce:	60a3      	str	r3, [r4, #8]
 800a8d0:	e7f4      	b.n	800a8bc <__swsetup_r+0xb0>
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	e7f7      	b.n	800a8c6 <__swsetup_r+0xba>
 800a8d6:	bf00      	nop
 800a8d8:	20000014 	.word	0x20000014
 800a8dc:	0800c084 	.word	0x0800c084
 800a8e0:	0800c0a4 	.word	0x0800c0a4
 800a8e4:	0800c064 	.word	0x0800c064

0800a8e8 <abort>:
 800a8e8:	b508      	push	{r3, lr}
 800a8ea:	2006      	movs	r0, #6
 800a8ec:	f000 fa50 	bl	800ad90 <raise>
 800a8f0:	2001      	movs	r0, #1
 800a8f2:	f7f7 facb 	bl	8001e8c <_exit>
	...

0800a8f8 <__sflush_r>:
 800a8f8:	898a      	ldrh	r2, [r1, #12]
 800a8fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8fe:	4605      	mov	r5, r0
 800a900:	0710      	lsls	r0, r2, #28
 800a902:	460c      	mov	r4, r1
 800a904:	d458      	bmi.n	800a9b8 <__sflush_r+0xc0>
 800a906:	684b      	ldr	r3, [r1, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	dc05      	bgt.n	800a918 <__sflush_r+0x20>
 800a90c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a90e:	2b00      	cmp	r3, #0
 800a910:	dc02      	bgt.n	800a918 <__sflush_r+0x20>
 800a912:	2000      	movs	r0, #0
 800a914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a91a:	2e00      	cmp	r6, #0
 800a91c:	d0f9      	beq.n	800a912 <__sflush_r+0x1a>
 800a91e:	2300      	movs	r3, #0
 800a920:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a924:	682f      	ldr	r7, [r5, #0]
 800a926:	602b      	str	r3, [r5, #0]
 800a928:	d032      	beq.n	800a990 <__sflush_r+0x98>
 800a92a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a92c:	89a3      	ldrh	r3, [r4, #12]
 800a92e:	075a      	lsls	r2, r3, #29
 800a930:	d505      	bpl.n	800a93e <__sflush_r+0x46>
 800a932:	6863      	ldr	r3, [r4, #4]
 800a934:	1ac0      	subs	r0, r0, r3
 800a936:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a938:	b10b      	cbz	r3, 800a93e <__sflush_r+0x46>
 800a93a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a93c:	1ac0      	subs	r0, r0, r3
 800a93e:	2300      	movs	r3, #0
 800a940:	4602      	mov	r2, r0
 800a942:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a944:	6a21      	ldr	r1, [r4, #32]
 800a946:	4628      	mov	r0, r5
 800a948:	47b0      	blx	r6
 800a94a:	1c43      	adds	r3, r0, #1
 800a94c:	89a3      	ldrh	r3, [r4, #12]
 800a94e:	d106      	bne.n	800a95e <__sflush_r+0x66>
 800a950:	6829      	ldr	r1, [r5, #0]
 800a952:	291d      	cmp	r1, #29
 800a954:	d82c      	bhi.n	800a9b0 <__sflush_r+0xb8>
 800a956:	4a2a      	ldr	r2, [pc, #168]	; (800aa00 <__sflush_r+0x108>)
 800a958:	40ca      	lsrs	r2, r1
 800a95a:	07d6      	lsls	r6, r2, #31
 800a95c:	d528      	bpl.n	800a9b0 <__sflush_r+0xb8>
 800a95e:	2200      	movs	r2, #0
 800a960:	6062      	str	r2, [r4, #4]
 800a962:	04d9      	lsls	r1, r3, #19
 800a964:	6922      	ldr	r2, [r4, #16]
 800a966:	6022      	str	r2, [r4, #0]
 800a968:	d504      	bpl.n	800a974 <__sflush_r+0x7c>
 800a96a:	1c42      	adds	r2, r0, #1
 800a96c:	d101      	bne.n	800a972 <__sflush_r+0x7a>
 800a96e:	682b      	ldr	r3, [r5, #0]
 800a970:	b903      	cbnz	r3, 800a974 <__sflush_r+0x7c>
 800a972:	6560      	str	r0, [r4, #84]	; 0x54
 800a974:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a976:	602f      	str	r7, [r5, #0]
 800a978:	2900      	cmp	r1, #0
 800a97a:	d0ca      	beq.n	800a912 <__sflush_r+0x1a>
 800a97c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a980:	4299      	cmp	r1, r3
 800a982:	d002      	beq.n	800a98a <__sflush_r+0x92>
 800a984:	4628      	mov	r0, r5
 800a986:	f7fd fbef 	bl	8008168 <_free_r>
 800a98a:	2000      	movs	r0, #0
 800a98c:	6360      	str	r0, [r4, #52]	; 0x34
 800a98e:	e7c1      	b.n	800a914 <__sflush_r+0x1c>
 800a990:	6a21      	ldr	r1, [r4, #32]
 800a992:	2301      	movs	r3, #1
 800a994:	4628      	mov	r0, r5
 800a996:	47b0      	blx	r6
 800a998:	1c41      	adds	r1, r0, #1
 800a99a:	d1c7      	bne.n	800a92c <__sflush_r+0x34>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d0c4      	beq.n	800a92c <__sflush_r+0x34>
 800a9a2:	2b1d      	cmp	r3, #29
 800a9a4:	d001      	beq.n	800a9aa <__sflush_r+0xb2>
 800a9a6:	2b16      	cmp	r3, #22
 800a9a8:	d101      	bne.n	800a9ae <__sflush_r+0xb6>
 800a9aa:	602f      	str	r7, [r5, #0]
 800a9ac:	e7b1      	b.n	800a912 <__sflush_r+0x1a>
 800a9ae:	89a3      	ldrh	r3, [r4, #12]
 800a9b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9b4:	81a3      	strh	r3, [r4, #12]
 800a9b6:	e7ad      	b.n	800a914 <__sflush_r+0x1c>
 800a9b8:	690f      	ldr	r7, [r1, #16]
 800a9ba:	2f00      	cmp	r7, #0
 800a9bc:	d0a9      	beq.n	800a912 <__sflush_r+0x1a>
 800a9be:	0793      	lsls	r3, r2, #30
 800a9c0:	680e      	ldr	r6, [r1, #0]
 800a9c2:	bf08      	it	eq
 800a9c4:	694b      	ldreq	r3, [r1, #20]
 800a9c6:	600f      	str	r7, [r1, #0]
 800a9c8:	bf18      	it	ne
 800a9ca:	2300      	movne	r3, #0
 800a9cc:	eba6 0807 	sub.w	r8, r6, r7
 800a9d0:	608b      	str	r3, [r1, #8]
 800a9d2:	f1b8 0f00 	cmp.w	r8, #0
 800a9d6:	dd9c      	ble.n	800a912 <__sflush_r+0x1a>
 800a9d8:	6a21      	ldr	r1, [r4, #32]
 800a9da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9dc:	4643      	mov	r3, r8
 800a9de:	463a      	mov	r2, r7
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	47b0      	blx	r6
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	dc06      	bgt.n	800a9f6 <__sflush_r+0xfe>
 800a9e8:	89a3      	ldrh	r3, [r4, #12]
 800a9ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9ee:	81a3      	strh	r3, [r4, #12]
 800a9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f4:	e78e      	b.n	800a914 <__sflush_r+0x1c>
 800a9f6:	4407      	add	r7, r0
 800a9f8:	eba8 0800 	sub.w	r8, r8, r0
 800a9fc:	e7e9      	b.n	800a9d2 <__sflush_r+0xda>
 800a9fe:	bf00      	nop
 800aa00:	20400001 	.word	0x20400001

0800aa04 <_fflush_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	690b      	ldr	r3, [r1, #16]
 800aa08:	4605      	mov	r5, r0
 800aa0a:	460c      	mov	r4, r1
 800aa0c:	b913      	cbnz	r3, 800aa14 <_fflush_r+0x10>
 800aa0e:	2500      	movs	r5, #0
 800aa10:	4628      	mov	r0, r5
 800aa12:	bd38      	pop	{r3, r4, r5, pc}
 800aa14:	b118      	cbz	r0, 800aa1e <_fflush_r+0x1a>
 800aa16:	6983      	ldr	r3, [r0, #24]
 800aa18:	b90b      	cbnz	r3, 800aa1e <_fflush_r+0x1a>
 800aa1a:	f000 f887 	bl	800ab2c <__sinit>
 800aa1e:	4b14      	ldr	r3, [pc, #80]	; (800aa70 <_fflush_r+0x6c>)
 800aa20:	429c      	cmp	r4, r3
 800aa22:	d11b      	bne.n	800aa5c <_fflush_r+0x58>
 800aa24:	686c      	ldr	r4, [r5, #4]
 800aa26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d0ef      	beq.n	800aa0e <_fflush_r+0xa>
 800aa2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa30:	07d0      	lsls	r0, r2, #31
 800aa32:	d404      	bmi.n	800aa3e <_fflush_r+0x3a>
 800aa34:	0599      	lsls	r1, r3, #22
 800aa36:	d402      	bmi.n	800aa3e <_fflush_r+0x3a>
 800aa38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa3a:	f7ff fcd0 	bl	800a3de <__retarget_lock_acquire_recursive>
 800aa3e:	4628      	mov	r0, r5
 800aa40:	4621      	mov	r1, r4
 800aa42:	f7ff ff59 	bl	800a8f8 <__sflush_r>
 800aa46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa48:	07da      	lsls	r2, r3, #31
 800aa4a:	4605      	mov	r5, r0
 800aa4c:	d4e0      	bmi.n	800aa10 <_fflush_r+0xc>
 800aa4e:	89a3      	ldrh	r3, [r4, #12]
 800aa50:	059b      	lsls	r3, r3, #22
 800aa52:	d4dd      	bmi.n	800aa10 <_fflush_r+0xc>
 800aa54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa56:	f7ff fcc3 	bl	800a3e0 <__retarget_lock_release_recursive>
 800aa5a:	e7d9      	b.n	800aa10 <_fflush_r+0xc>
 800aa5c:	4b05      	ldr	r3, [pc, #20]	; (800aa74 <_fflush_r+0x70>)
 800aa5e:	429c      	cmp	r4, r3
 800aa60:	d101      	bne.n	800aa66 <_fflush_r+0x62>
 800aa62:	68ac      	ldr	r4, [r5, #8]
 800aa64:	e7df      	b.n	800aa26 <_fflush_r+0x22>
 800aa66:	4b04      	ldr	r3, [pc, #16]	; (800aa78 <_fflush_r+0x74>)
 800aa68:	429c      	cmp	r4, r3
 800aa6a:	bf08      	it	eq
 800aa6c:	68ec      	ldreq	r4, [r5, #12]
 800aa6e:	e7da      	b.n	800aa26 <_fflush_r+0x22>
 800aa70:	0800c084 	.word	0x0800c084
 800aa74:	0800c0a4 	.word	0x0800c0a4
 800aa78:	0800c064 	.word	0x0800c064

0800aa7c <std>:
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	b510      	push	{r4, lr}
 800aa80:	4604      	mov	r4, r0
 800aa82:	e9c0 3300 	strd	r3, r3, [r0]
 800aa86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa8a:	6083      	str	r3, [r0, #8]
 800aa8c:	8181      	strh	r1, [r0, #12]
 800aa8e:	6643      	str	r3, [r0, #100]	; 0x64
 800aa90:	81c2      	strh	r2, [r0, #14]
 800aa92:	6183      	str	r3, [r0, #24]
 800aa94:	4619      	mov	r1, r3
 800aa96:	2208      	movs	r2, #8
 800aa98:	305c      	adds	r0, #92	; 0x5c
 800aa9a:	f7fd fb5d 	bl	8008158 <memset>
 800aa9e:	4b05      	ldr	r3, [pc, #20]	; (800aab4 <std+0x38>)
 800aaa0:	6263      	str	r3, [r4, #36]	; 0x24
 800aaa2:	4b05      	ldr	r3, [pc, #20]	; (800aab8 <std+0x3c>)
 800aaa4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aaa6:	4b05      	ldr	r3, [pc, #20]	; (800aabc <std+0x40>)
 800aaa8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aaaa:	4b05      	ldr	r3, [pc, #20]	; (800aac0 <std+0x44>)
 800aaac:	6224      	str	r4, [r4, #32]
 800aaae:	6323      	str	r3, [r4, #48]	; 0x30
 800aab0:	bd10      	pop	{r4, pc}
 800aab2:	bf00      	nop
 800aab4:	0800adc9 	.word	0x0800adc9
 800aab8:	0800adeb 	.word	0x0800adeb
 800aabc:	0800ae23 	.word	0x0800ae23
 800aac0:	0800ae47 	.word	0x0800ae47

0800aac4 <_cleanup_r>:
 800aac4:	4901      	ldr	r1, [pc, #4]	; (800aacc <_cleanup_r+0x8>)
 800aac6:	f000 b8af 	b.w	800ac28 <_fwalk_reent>
 800aaca:	bf00      	nop
 800aacc:	0800aa05 	.word	0x0800aa05

0800aad0 <__sfmoreglue>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	2268      	movs	r2, #104	; 0x68
 800aad4:	1e4d      	subs	r5, r1, #1
 800aad6:	4355      	muls	r5, r2
 800aad8:	460e      	mov	r6, r1
 800aada:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aade:	f7fd fbaf 	bl	8008240 <_malloc_r>
 800aae2:	4604      	mov	r4, r0
 800aae4:	b140      	cbz	r0, 800aaf8 <__sfmoreglue+0x28>
 800aae6:	2100      	movs	r1, #0
 800aae8:	e9c0 1600 	strd	r1, r6, [r0]
 800aaec:	300c      	adds	r0, #12
 800aaee:	60a0      	str	r0, [r4, #8]
 800aaf0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aaf4:	f7fd fb30 	bl	8008158 <memset>
 800aaf8:	4620      	mov	r0, r4
 800aafa:	bd70      	pop	{r4, r5, r6, pc}

0800aafc <__sfp_lock_acquire>:
 800aafc:	4801      	ldr	r0, [pc, #4]	; (800ab04 <__sfp_lock_acquire+0x8>)
 800aafe:	f7ff bc6e 	b.w	800a3de <__retarget_lock_acquire_recursive>
 800ab02:	bf00      	nop
 800ab04:	20000c79 	.word	0x20000c79

0800ab08 <__sfp_lock_release>:
 800ab08:	4801      	ldr	r0, [pc, #4]	; (800ab10 <__sfp_lock_release+0x8>)
 800ab0a:	f7ff bc69 	b.w	800a3e0 <__retarget_lock_release_recursive>
 800ab0e:	bf00      	nop
 800ab10:	20000c79 	.word	0x20000c79

0800ab14 <__sinit_lock_acquire>:
 800ab14:	4801      	ldr	r0, [pc, #4]	; (800ab1c <__sinit_lock_acquire+0x8>)
 800ab16:	f7ff bc62 	b.w	800a3de <__retarget_lock_acquire_recursive>
 800ab1a:	bf00      	nop
 800ab1c:	20000c7a 	.word	0x20000c7a

0800ab20 <__sinit_lock_release>:
 800ab20:	4801      	ldr	r0, [pc, #4]	; (800ab28 <__sinit_lock_release+0x8>)
 800ab22:	f7ff bc5d 	b.w	800a3e0 <__retarget_lock_release_recursive>
 800ab26:	bf00      	nop
 800ab28:	20000c7a 	.word	0x20000c7a

0800ab2c <__sinit>:
 800ab2c:	b510      	push	{r4, lr}
 800ab2e:	4604      	mov	r4, r0
 800ab30:	f7ff fff0 	bl	800ab14 <__sinit_lock_acquire>
 800ab34:	69a3      	ldr	r3, [r4, #24]
 800ab36:	b11b      	cbz	r3, 800ab40 <__sinit+0x14>
 800ab38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab3c:	f7ff bff0 	b.w	800ab20 <__sinit_lock_release>
 800ab40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab44:	6523      	str	r3, [r4, #80]	; 0x50
 800ab46:	4b13      	ldr	r3, [pc, #76]	; (800ab94 <__sinit+0x68>)
 800ab48:	4a13      	ldr	r2, [pc, #76]	; (800ab98 <__sinit+0x6c>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab4e:	42a3      	cmp	r3, r4
 800ab50:	bf04      	itt	eq
 800ab52:	2301      	moveq	r3, #1
 800ab54:	61a3      	streq	r3, [r4, #24]
 800ab56:	4620      	mov	r0, r4
 800ab58:	f000 f820 	bl	800ab9c <__sfp>
 800ab5c:	6060      	str	r0, [r4, #4]
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f000 f81c 	bl	800ab9c <__sfp>
 800ab64:	60a0      	str	r0, [r4, #8]
 800ab66:	4620      	mov	r0, r4
 800ab68:	f000 f818 	bl	800ab9c <__sfp>
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	60e0      	str	r0, [r4, #12]
 800ab70:	2104      	movs	r1, #4
 800ab72:	6860      	ldr	r0, [r4, #4]
 800ab74:	f7ff ff82 	bl	800aa7c <std>
 800ab78:	68a0      	ldr	r0, [r4, #8]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	2109      	movs	r1, #9
 800ab7e:	f7ff ff7d 	bl	800aa7c <std>
 800ab82:	68e0      	ldr	r0, [r4, #12]
 800ab84:	2202      	movs	r2, #2
 800ab86:	2112      	movs	r1, #18
 800ab88:	f7ff ff78 	bl	800aa7c <std>
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	61a3      	str	r3, [r4, #24]
 800ab90:	e7d2      	b.n	800ab38 <__sinit+0xc>
 800ab92:	bf00      	nop
 800ab94:	0800bce8 	.word	0x0800bce8
 800ab98:	0800aac5 	.word	0x0800aac5

0800ab9c <__sfp>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	4607      	mov	r7, r0
 800aba0:	f7ff ffac 	bl	800aafc <__sfp_lock_acquire>
 800aba4:	4b1e      	ldr	r3, [pc, #120]	; (800ac20 <__sfp+0x84>)
 800aba6:	681e      	ldr	r6, [r3, #0]
 800aba8:	69b3      	ldr	r3, [r6, #24]
 800abaa:	b913      	cbnz	r3, 800abb2 <__sfp+0x16>
 800abac:	4630      	mov	r0, r6
 800abae:	f7ff ffbd 	bl	800ab2c <__sinit>
 800abb2:	3648      	adds	r6, #72	; 0x48
 800abb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800abb8:	3b01      	subs	r3, #1
 800abba:	d503      	bpl.n	800abc4 <__sfp+0x28>
 800abbc:	6833      	ldr	r3, [r6, #0]
 800abbe:	b30b      	cbz	r3, 800ac04 <__sfp+0x68>
 800abc0:	6836      	ldr	r6, [r6, #0]
 800abc2:	e7f7      	b.n	800abb4 <__sfp+0x18>
 800abc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800abc8:	b9d5      	cbnz	r5, 800ac00 <__sfp+0x64>
 800abca:	4b16      	ldr	r3, [pc, #88]	; (800ac24 <__sfp+0x88>)
 800abcc:	60e3      	str	r3, [r4, #12]
 800abce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800abd2:	6665      	str	r5, [r4, #100]	; 0x64
 800abd4:	f7ff fc02 	bl	800a3dc <__retarget_lock_init_recursive>
 800abd8:	f7ff ff96 	bl	800ab08 <__sfp_lock_release>
 800abdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800abe0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800abe4:	6025      	str	r5, [r4, #0]
 800abe6:	61a5      	str	r5, [r4, #24]
 800abe8:	2208      	movs	r2, #8
 800abea:	4629      	mov	r1, r5
 800abec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800abf0:	f7fd fab2 	bl	8008158 <memset>
 800abf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800abf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800abfc:	4620      	mov	r0, r4
 800abfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac00:	3468      	adds	r4, #104	; 0x68
 800ac02:	e7d9      	b.n	800abb8 <__sfp+0x1c>
 800ac04:	2104      	movs	r1, #4
 800ac06:	4638      	mov	r0, r7
 800ac08:	f7ff ff62 	bl	800aad0 <__sfmoreglue>
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	6030      	str	r0, [r6, #0]
 800ac10:	2800      	cmp	r0, #0
 800ac12:	d1d5      	bne.n	800abc0 <__sfp+0x24>
 800ac14:	f7ff ff78 	bl	800ab08 <__sfp_lock_release>
 800ac18:	230c      	movs	r3, #12
 800ac1a:	603b      	str	r3, [r7, #0]
 800ac1c:	e7ee      	b.n	800abfc <__sfp+0x60>
 800ac1e:	bf00      	nop
 800ac20:	0800bce8 	.word	0x0800bce8
 800ac24:	ffff0001 	.word	0xffff0001

0800ac28 <_fwalk_reent>:
 800ac28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac2c:	4606      	mov	r6, r0
 800ac2e:	4688      	mov	r8, r1
 800ac30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac34:	2700      	movs	r7, #0
 800ac36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac3a:	f1b9 0901 	subs.w	r9, r9, #1
 800ac3e:	d505      	bpl.n	800ac4c <_fwalk_reent+0x24>
 800ac40:	6824      	ldr	r4, [r4, #0]
 800ac42:	2c00      	cmp	r4, #0
 800ac44:	d1f7      	bne.n	800ac36 <_fwalk_reent+0xe>
 800ac46:	4638      	mov	r0, r7
 800ac48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac4c:	89ab      	ldrh	r3, [r5, #12]
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d907      	bls.n	800ac62 <_fwalk_reent+0x3a>
 800ac52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac56:	3301      	adds	r3, #1
 800ac58:	d003      	beq.n	800ac62 <_fwalk_reent+0x3a>
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	47c0      	blx	r8
 800ac60:	4307      	orrs	r7, r0
 800ac62:	3568      	adds	r5, #104	; 0x68
 800ac64:	e7e9      	b.n	800ac3a <_fwalk_reent+0x12>

0800ac66 <__swhatbuf_r>:
 800ac66:	b570      	push	{r4, r5, r6, lr}
 800ac68:	460e      	mov	r6, r1
 800ac6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac6e:	2900      	cmp	r1, #0
 800ac70:	b096      	sub	sp, #88	; 0x58
 800ac72:	4614      	mov	r4, r2
 800ac74:	461d      	mov	r5, r3
 800ac76:	da08      	bge.n	800ac8a <__swhatbuf_r+0x24>
 800ac78:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	602a      	str	r2, [r5, #0]
 800ac80:	061a      	lsls	r2, r3, #24
 800ac82:	d410      	bmi.n	800aca6 <__swhatbuf_r+0x40>
 800ac84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac88:	e00e      	b.n	800aca8 <__swhatbuf_r+0x42>
 800ac8a:	466a      	mov	r2, sp
 800ac8c:	f000 f902 	bl	800ae94 <_fstat_r>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	dbf1      	blt.n	800ac78 <__swhatbuf_r+0x12>
 800ac94:	9a01      	ldr	r2, [sp, #4]
 800ac96:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac9a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac9e:	425a      	negs	r2, r3
 800aca0:	415a      	adcs	r2, r3
 800aca2:	602a      	str	r2, [r5, #0]
 800aca4:	e7ee      	b.n	800ac84 <__swhatbuf_r+0x1e>
 800aca6:	2340      	movs	r3, #64	; 0x40
 800aca8:	2000      	movs	r0, #0
 800acaa:	6023      	str	r3, [r4, #0]
 800acac:	b016      	add	sp, #88	; 0x58
 800acae:	bd70      	pop	{r4, r5, r6, pc}

0800acb0 <__smakebuf_r>:
 800acb0:	898b      	ldrh	r3, [r1, #12]
 800acb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800acb4:	079d      	lsls	r5, r3, #30
 800acb6:	4606      	mov	r6, r0
 800acb8:	460c      	mov	r4, r1
 800acba:	d507      	bpl.n	800accc <__smakebuf_r+0x1c>
 800acbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800acc0:	6023      	str	r3, [r4, #0]
 800acc2:	6123      	str	r3, [r4, #16]
 800acc4:	2301      	movs	r3, #1
 800acc6:	6163      	str	r3, [r4, #20]
 800acc8:	b002      	add	sp, #8
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	ab01      	add	r3, sp, #4
 800acce:	466a      	mov	r2, sp
 800acd0:	f7ff ffc9 	bl	800ac66 <__swhatbuf_r>
 800acd4:	9900      	ldr	r1, [sp, #0]
 800acd6:	4605      	mov	r5, r0
 800acd8:	4630      	mov	r0, r6
 800acda:	f7fd fab1 	bl	8008240 <_malloc_r>
 800acde:	b948      	cbnz	r0, 800acf4 <__smakebuf_r+0x44>
 800ace0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ace4:	059a      	lsls	r2, r3, #22
 800ace6:	d4ef      	bmi.n	800acc8 <__smakebuf_r+0x18>
 800ace8:	f023 0303 	bic.w	r3, r3, #3
 800acec:	f043 0302 	orr.w	r3, r3, #2
 800acf0:	81a3      	strh	r3, [r4, #12]
 800acf2:	e7e3      	b.n	800acbc <__smakebuf_r+0xc>
 800acf4:	4b0d      	ldr	r3, [pc, #52]	; (800ad2c <__smakebuf_r+0x7c>)
 800acf6:	62b3      	str	r3, [r6, #40]	; 0x28
 800acf8:	89a3      	ldrh	r3, [r4, #12]
 800acfa:	6020      	str	r0, [r4, #0]
 800acfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	9b00      	ldr	r3, [sp, #0]
 800ad04:	6163      	str	r3, [r4, #20]
 800ad06:	9b01      	ldr	r3, [sp, #4]
 800ad08:	6120      	str	r0, [r4, #16]
 800ad0a:	b15b      	cbz	r3, 800ad24 <__smakebuf_r+0x74>
 800ad0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad10:	4630      	mov	r0, r6
 800ad12:	f000 f8d1 	bl	800aeb8 <_isatty_r>
 800ad16:	b128      	cbz	r0, 800ad24 <__smakebuf_r+0x74>
 800ad18:	89a3      	ldrh	r3, [r4, #12]
 800ad1a:	f023 0303 	bic.w	r3, r3, #3
 800ad1e:	f043 0301 	orr.w	r3, r3, #1
 800ad22:	81a3      	strh	r3, [r4, #12]
 800ad24:	89a0      	ldrh	r0, [r4, #12]
 800ad26:	4305      	orrs	r5, r0
 800ad28:	81a5      	strh	r5, [r4, #12]
 800ad2a:	e7cd      	b.n	800acc8 <__smakebuf_r+0x18>
 800ad2c:	0800aac5 	.word	0x0800aac5

0800ad30 <_malloc_usable_size_r>:
 800ad30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad34:	1f18      	subs	r0, r3, #4
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	bfbc      	itt	lt
 800ad3a:	580b      	ldrlt	r3, [r1, r0]
 800ad3c:	18c0      	addlt	r0, r0, r3
 800ad3e:	4770      	bx	lr

0800ad40 <_raise_r>:
 800ad40:	291f      	cmp	r1, #31
 800ad42:	b538      	push	{r3, r4, r5, lr}
 800ad44:	4604      	mov	r4, r0
 800ad46:	460d      	mov	r5, r1
 800ad48:	d904      	bls.n	800ad54 <_raise_r+0x14>
 800ad4a:	2316      	movs	r3, #22
 800ad4c:	6003      	str	r3, [r0, #0]
 800ad4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad56:	b112      	cbz	r2, 800ad5e <_raise_r+0x1e>
 800ad58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad5c:	b94b      	cbnz	r3, 800ad72 <_raise_r+0x32>
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f000 f830 	bl	800adc4 <_getpid_r>
 800ad64:	462a      	mov	r2, r5
 800ad66:	4601      	mov	r1, r0
 800ad68:	4620      	mov	r0, r4
 800ad6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad6e:	f000 b817 	b.w	800ada0 <_kill_r>
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d00a      	beq.n	800ad8c <_raise_r+0x4c>
 800ad76:	1c59      	adds	r1, r3, #1
 800ad78:	d103      	bne.n	800ad82 <_raise_r+0x42>
 800ad7a:	2316      	movs	r3, #22
 800ad7c:	6003      	str	r3, [r0, #0]
 800ad7e:	2001      	movs	r0, #1
 800ad80:	e7e7      	b.n	800ad52 <_raise_r+0x12>
 800ad82:	2400      	movs	r4, #0
 800ad84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad88:	4628      	mov	r0, r5
 800ad8a:	4798      	blx	r3
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	e7e0      	b.n	800ad52 <_raise_r+0x12>

0800ad90 <raise>:
 800ad90:	4b02      	ldr	r3, [pc, #8]	; (800ad9c <raise+0xc>)
 800ad92:	4601      	mov	r1, r0
 800ad94:	6818      	ldr	r0, [r3, #0]
 800ad96:	f7ff bfd3 	b.w	800ad40 <_raise_r>
 800ad9a:	bf00      	nop
 800ad9c:	20000014 	.word	0x20000014

0800ada0 <_kill_r>:
 800ada0:	b538      	push	{r3, r4, r5, lr}
 800ada2:	4d07      	ldr	r5, [pc, #28]	; (800adc0 <_kill_r+0x20>)
 800ada4:	2300      	movs	r3, #0
 800ada6:	4604      	mov	r4, r0
 800ada8:	4608      	mov	r0, r1
 800adaa:	4611      	mov	r1, r2
 800adac:	602b      	str	r3, [r5, #0]
 800adae:	f7f7 f85d 	bl	8001e6c <_kill>
 800adb2:	1c43      	adds	r3, r0, #1
 800adb4:	d102      	bne.n	800adbc <_kill_r+0x1c>
 800adb6:	682b      	ldr	r3, [r5, #0]
 800adb8:	b103      	cbz	r3, 800adbc <_kill_r+0x1c>
 800adba:	6023      	str	r3, [r4, #0]
 800adbc:	bd38      	pop	{r3, r4, r5, pc}
 800adbe:	bf00      	nop
 800adc0:	20000c74 	.word	0x20000c74

0800adc4 <_getpid_r>:
 800adc4:	f7f7 b84a 	b.w	8001e5c <_getpid>

0800adc8 <__sread>:
 800adc8:	b510      	push	{r4, lr}
 800adca:	460c      	mov	r4, r1
 800adcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add0:	f000 f894 	bl	800aefc <_read_r>
 800add4:	2800      	cmp	r0, #0
 800add6:	bfab      	itete	ge
 800add8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800adda:	89a3      	ldrhlt	r3, [r4, #12]
 800addc:	181b      	addge	r3, r3, r0
 800adde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ade2:	bfac      	ite	ge
 800ade4:	6563      	strge	r3, [r4, #84]	; 0x54
 800ade6:	81a3      	strhlt	r3, [r4, #12]
 800ade8:	bd10      	pop	{r4, pc}

0800adea <__swrite>:
 800adea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adee:	461f      	mov	r7, r3
 800adf0:	898b      	ldrh	r3, [r1, #12]
 800adf2:	05db      	lsls	r3, r3, #23
 800adf4:	4605      	mov	r5, r0
 800adf6:	460c      	mov	r4, r1
 800adf8:	4616      	mov	r6, r2
 800adfa:	d505      	bpl.n	800ae08 <__swrite+0x1e>
 800adfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae00:	2302      	movs	r3, #2
 800ae02:	2200      	movs	r2, #0
 800ae04:	f000 f868 	bl	800aed8 <_lseek_r>
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	4632      	mov	r2, r6
 800ae16:	463b      	mov	r3, r7
 800ae18:	4628      	mov	r0, r5
 800ae1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae1e:	f000 b817 	b.w	800ae50 <_write_r>

0800ae22 <__sseek>:
 800ae22:	b510      	push	{r4, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2a:	f000 f855 	bl	800aed8 <_lseek_r>
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	89a3      	ldrh	r3, [r4, #12]
 800ae32:	bf15      	itete	ne
 800ae34:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae3e:	81a3      	strheq	r3, [r4, #12]
 800ae40:	bf18      	it	ne
 800ae42:	81a3      	strhne	r3, [r4, #12]
 800ae44:	bd10      	pop	{r4, pc}

0800ae46 <__sclose>:
 800ae46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae4a:	f000 b813 	b.w	800ae74 <_close_r>
	...

0800ae50 <_write_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d07      	ldr	r5, [pc, #28]	; (800ae70 <_write_r+0x20>)
 800ae54:	4604      	mov	r4, r0
 800ae56:	4608      	mov	r0, r1
 800ae58:	4611      	mov	r1, r2
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	602a      	str	r2, [r5, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	f7f7 f83b 	bl	8001eda <_write>
 800ae64:	1c43      	adds	r3, r0, #1
 800ae66:	d102      	bne.n	800ae6e <_write_r+0x1e>
 800ae68:	682b      	ldr	r3, [r5, #0]
 800ae6a:	b103      	cbz	r3, 800ae6e <_write_r+0x1e>
 800ae6c:	6023      	str	r3, [r4, #0]
 800ae6e:	bd38      	pop	{r3, r4, r5, pc}
 800ae70:	20000c74 	.word	0x20000c74

0800ae74 <_close_r>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4d06      	ldr	r5, [pc, #24]	; (800ae90 <_close_r+0x1c>)
 800ae78:	2300      	movs	r3, #0
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	4608      	mov	r0, r1
 800ae7e:	602b      	str	r3, [r5, #0]
 800ae80:	f7f7 f847 	bl	8001f12 <_close>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_close_r+0x1a>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_close_r+0x1a>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	20000c74 	.word	0x20000c74

0800ae94 <_fstat_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_fstat_r+0x20>)
 800ae98:	2300      	movs	r3, #0
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	4608      	mov	r0, r1
 800ae9e:	4611      	mov	r1, r2
 800aea0:	602b      	str	r3, [r5, #0]
 800aea2:	f7f7 f842 	bl	8001f2a <_fstat>
 800aea6:	1c43      	adds	r3, r0, #1
 800aea8:	d102      	bne.n	800aeb0 <_fstat_r+0x1c>
 800aeaa:	682b      	ldr	r3, [r5, #0]
 800aeac:	b103      	cbz	r3, 800aeb0 <_fstat_r+0x1c>
 800aeae:	6023      	str	r3, [r4, #0]
 800aeb0:	bd38      	pop	{r3, r4, r5, pc}
 800aeb2:	bf00      	nop
 800aeb4:	20000c74 	.word	0x20000c74

0800aeb8 <_isatty_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4d06      	ldr	r5, [pc, #24]	; (800aed4 <_isatty_r+0x1c>)
 800aebc:	2300      	movs	r3, #0
 800aebe:	4604      	mov	r4, r0
 800aec0:	4608      	mov	r0, r1
 800aec2:	602b      	str	r3, [r5, #0]
 800aec4:	f7f7 f841 	bl	8001f4a <_isatty>
 800aec8:	1c43      	adds	r3, r0, #1
 800aeca:	d102      	bne.n	800aed2 <_isatty_r+0x1a>
 800aecc:	682b      	ldr	r3, [r5, #0]
 800aece:	b103      	cbz	r3, 800aed2 <_isatty_r+0x1a>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	20000c74 	.word	0x20000c74

0800aed8 <_lseek_r>:
 800aed8:	b538      	push	{r3, r4, r5, lr}
 800aeda:	4d07      	ldr	r5, [pc, #28]	; (800aef8 <_lseek_r+0x20>)
 800aedc:	4604      	mov	r4, r0
 800aede:	4608      	mov	r0, r1
 800aee0:	4611      	mov	r1, r2
 800aee2:	2200      	movs	r2, #0
 800aee4:	602a      	str	r2, [r5, #0]
 800aee6:	461a      	mov	r2, r3
 800aee8:	f7f7 f83a 	bl	8001f60 <_lseek>
 800aeec:	1c43      	adds	r3, r0, #1
 800aeee:	d102      	bne.n	800aef6 <_lseek_r+0x1e>
 800aef0:	682b      	ldr	r3, [r5, #0]
 800aef2:	b103      	cbz	r3, 800aef6 <_lseek_r+0x1e>
 800aef4:	6023      	str	r3, [r4, #0]
 800aef6:	bd38      	pop	{r3, r4, r5, pc}
 800aef8:	20000c74 	.word	0x20000c74

0800aefc <_read_r>:
 800aefc:	b538      	push	{r3, r4, r5, lr}
 800aefe:	4d07      	ldr	r5, [pc, #28]	; (800af1c <_read_r+0x20>)
 800af00:	4604      	mov	r4, r0
 800af02:	4608      	mov	r0, r1
 800af04:	4611      	mov	r1, r2
 800af06:	2200      	movs	r2, #0
 800af08:	602a      	str	r2, [r5, #0]
 800af0a:	461a      	mov	r2, r3
 800af0c:	f7f6 ffc8 	bl	8001ea0 <_read>
 800af10:	1c43      	adds	r3, r0, #1
 800af12:	d102      	bne.n	800af1a <_read_r+0x1e>
 800af14:	682b      	ldr	r3, [r5, #0]
 800af16:	b103      	cbz	r3, 800af1a <_read_r+0x1e>
 800af18:	6023      	str	r3, [r4, #0]
 800af1a:	bd38      	pop	{r3, r4, r5, pc}
 800af1c:	20000c74 	.word	0x20000c74

0800af20 <_init>:
 800af20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af22:	bf00      	nop
 800af24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af26:	bc08      	pop	{r3}
 800af28:	469e      	mov	lr, r3
 800af2a:	4770      	bx	lr

0800af2c <_fini>:
 800af2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af2e:	bf00      	nop
 800af30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af32:	bc08      	pop	{r3}
 800af34:	469e      	mov	lr, r3
 800af36:	4770      	bx	lr
