// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_top_Pipeline_VITIS_LOOP_106_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        CONV3_OUT_30_dout,
        CONV3_OUT_30_empty_n,
        CONV3_OUT_30_read,
        CONV3_OUT_29_dout,
        CONV3_OUT_29_empty_n,
        CONV3_OUT_29_read,
        CONV3_OUT_28_dout,
        CONV3_OUT_28_empty_n,
        CONV3_OUT_28_read,
        CONV3_OUT_27_dout,
        CONV3_OUT_27_empty_n,
        CONV3_OUT_27_read,
        CONV3_OUT_26_dout,
        CONV3_OUT_26_empty_n,
        CONV3_OUT_26_read,
        CONV3_OUT_25_dout,
        CONV3_OUT_25_empty_n,
        CONV3_OUT_25_read,
        CONV3_OUT_24_dout,
        CONV3_OUT_24_empty_n,
        CONV3_OUT_24_read,
        CONV3_OUT_23_dout,
        CONV3_OUT_23_empty_n,
        CONV3_OUT_23_read,
        CONV3_OUT_22_dout,
        CONV3_OUT_22_empty_n,
        CONV3_OUT_22_read,
        CONV3_OUT_21_dout,
        CONV3_OUT_21_empty_n,
        CONV3_OUT_21_read,
        CONV3_OUT_20_dout,
        CONV3_OUT_20_empty_n,
        CONV3_OUT_20_read,
        CONV3_OUT_19_dout,
        CONV3_OUT_19_empty_n,
        CONV3_OUT_19_read,
        CONV3_OUT_18_dout,
        CONV3_OUT_18_empty_n,
        CONV3_OUT_18_read,
        CONV3_OUT_17_dout,
        CONV3_OUT_17_empty_n,
        CONV3_OUT_17_read,
        CONV3_OUT_16_dout,
        CONV3_OUT_16_empty_n,
        CONV3_OUT_16_read,
        CONV3_OUT_15_dout,
        CONV3_OUT_15_empty_n,
        CONV3_OUT_15_read,
        CONV3_OUT_14_dout,
        CONV3_OUT_14_empty_n,
        CONV3_OUT_14_read,
        CONV3_OUT_13_dout,
        CONV3_OUT_13_empty_n,
        CONV3_OUT_13_read,
        CONV3_OUT_12_dout,
        CONV3_OUT_12_empty_n,
        CONV3_OUT_12_read,
        CONV3_OUT_11_dout,
        CONV3_OUT_11_empty_n,
        CONV3_OUT_11_read,
        CONV3_OUT_10_dout,
        CONV3_OUT_10_empty_n,
        CONV3_OUT_10_read,
        CONV3_OUT_9_dout,
        CONV3_OUT_9_empty_n,
        CONV3_OUT_9_read,
        CONV3_OUT_8_dout,
        CONV3_OUT_8_empty_n,
        CONV3_OUT_8_read,
        CONV3_OUT_7_dout,
        CONV3_OUT_7_empty_n,
        CONV3_OUT_7_read,
        CONV3_OUT_6_dout,
        CONV3_OUT_6_empty_n,
        CONV3_OUT_6_read,
        CONV3_OUT_5_dout,
        CONV3_OUT_5_empty_n,
        CONV3_OUT_5_read,
        CONV3_OUT_4_dout,
        CONV3_OUT_4_empty_n,
        CONV3_OUT_4_read,
        CONV3_OUT_3_dout,
        CONV3_OUT_3_empty_n,
        CONV3_OUT_3_read,
        CONV3_OUT_2_dout,
        CONV3_OUT_2_empty_n,
        CONV3_OUT_2_read,
        CONV3_OUT_1_dout,
        CONV3_OUT_1_empty_n,
        CONV3_OUT_1_read,
        CONV3_OUT_dout,
        CONV3_OUT_empty_n,
        CONV3_OUT_read,
        CONV3_OUT_31_dout,
        CONV3_OUT_31_empty_n,
        CONV3_OUT_31_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] CONV3_OUT_30_dout;
input   CONV3_OUT_30_empty_n;
output   CONV3_OUT_30_read;
input  [31:0] CONV3_OUT_29_dout;
input   CONV3_OUT_29_empty_n;
output   CONV3_OUT_29_read;
input  [31:0] CONV3_OUT_28_dout;
input   CONV3_OUT_28_empty_n;
output   CONV3_OUT_28_read;
input  [31:0] CONV3_OUT_27_dout;
input   CONV3_OUT_27_empty_n;
output   CONV3_OUT_27_read;
input  [31:0] CONV3_OUT_26_dout;
input   CONV3_OUT_26_empty_n;
output   CONV3_OUT_26_read;
input  [31:0] CONV3_OUT_25_dout;
input   CONV3_OUT_25_empty_n;
output   CONV3_OUT_25_read;
input  [31:0] CONV3_OUT_24_dout;
input   CONV3_OUT_24_empty_n;
output   CONV3_OUT_24_read;
input  [31:0] CONV3_OUT_23_dout;
input   CONV3_OUT_23_empty_n;
output   CONV3_OUT_23_read;
input  [31:0] CONV3_OUT_22_dout;
input   CONV3_OUT_22_empty_n;
output   CONV3_OUT_22_read;
input  [31:0] CONV3_OUT_21_dout;
input   CONV3_OUT_21_empty_n;
output   CONV3_OUT_21_read;
input  [31:0] CONV3_OUT_20_dout;
input   CONV3_OUT_20_empty_n;
output   CONV3_OUT_20_read;
input  [31:0] CONV3_OUT_19_dout;
input   CONV3_OUT_19_empty_n;
output   CONV3_OUT_19_read;
input  [31:0] CONV3_OUT_18_dout;
input   CONV3_OUT_18_empty_n;
output   CONV3_OUT_18_read;
input  [31:0] CONV3_OUT_17_dout;
input   CONV3_OUT_17_empty_n;
output   CONV3_OUT_17_read;
input  [31:0] CONV3_OUT_16_dout;
input   CONV3_OUT_16_empty_n;
output   CONV3_OUT_16_read;
input  [31:0] CONV3_OUT_15_dout;
input   CONV3_OUT_15_empty_n;
output   CONV3_OUT_15_read;
input  [31:0] CONV3_OUT_14_dout;
input   CONV3_OUT_14_empty_n;
output   CONV3_OUT_14_read;
input  [31:0] CONV3_OUT_13_dout;
input   CONV3_OUT_13_empty_n;
output   CONV3_OUT_13_read;
input  [31:0] CONV3_OUT_12_dout;
input   CONV3_OUT_12_empty_n;
output   CONV3_OUT_12_read;
input  [31:0] CONV3_OUT_11_dout;
input   CONV3_OUT_11_empty_n;
output   CONV3_OUT_11_read;
input  [31:0] CONV3_OUT_10_dout;
input   CONV3_OUT_10_empty_n;
output   CONV3_OUT_10_read;
input  [31:0] CONV3_OUT_9_dout;
input   CONV3_OUT_9_empty_n;
output   CONV3_OUT_9_read;
input  [31:0] CONV3_OUT_8_dout;
input   CONV3_OUT_8_empty_n;
output   CONV3_OUT_8_read;
input  [31:0] CONV3_OUT_7_dout;
input   CONV3_OUT_7_empty_n;
output   CONV3_OUT_7_read;
input  [31:0] CONV3_OUT_6_dout;
input   CONV3_OUT_6_empty_n;
output   CONV3_OUT_6_read;
input  [31:0] CONV3_OUT_5_dout;
input   CONV3_OUT_5_empty_n;
output   CONV3_OUT_5_read;
input  [31:0] CONV3_OUT_4_dout;
input   CONV3_OUT_4_empty_n;
output   CONV3_OUT_4_read;
input  [31:0] CONV3_OUT_3_dout;
input   CONV3_OUT_3_empty_n;
output   CONV3_OUT_3_read;
input  [31:0] CONV3_OUT_2_dout;
input   CONV3_OUT_2_empty_n;
output   CONV3_OUT_2_read;
input  [31:0] CONV3_OUT_1_dout;
input   CONV3_OUT_1_empty_n;
output   CONV3_OUT_1_read;
input  [31:0] CONV3_OUT_dout;
input   CONV3_OUT_empty_n;
output   CONV3_OUT_read;
input  [31:0] CONV3_OUT_31_dout;
input   CONV3_OUT_31_empty_n;
output   CONV3_OUT_31_read;

reg ap_idle;
reg CONV3_OUT_30_read;
reg CONV3_OUT_29_read;
reg CONV3_OUT_28_read;
reg CONV3_OUT_27_read;
reg CONV3_OUT_26_read;
reg CONV3_OUT_25_read;
reg CONV3_OUT_24_read;
reg CONV3_OUT_23_read;
reg CONV3_OUT_22_read;
reg CONV3_OUT_21_read;
reg CONV3_OUT_20_read;
reg CONV3_OUT_19_read;
reg CONV3_OUT_18_read;
reg CONV3_OUT_17_read;
reg CONV3_OUT_16_read;
reg CONV3_OUT_15_read;
reg CONV3_OUT_14_read;
reg CONV3_OUT_13_read;
reg CONV3_OUT_12_read;
reg CONV3_OUT_11_read;
reg CONV3_OUT_10_read;
reg CONV3_OUT_9_read;
reg CONV3_OUT_8_read;
reg CONV3_OUT_7_read;
reg CONV3_OUT_6_read;
reg CONV3_OUT_5_read;
reg CONV3_OUT_4_read;
reg CONV3_OUT_3_read;
reg CONV3_OUT_2_read;
reg CONV3_OUT_1_read;
reg CONV3_OUT_read;
reg CONV3_OUT_31_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [4:0] trunc_ln106_reg_751;
reg   [0:0] ap_phi_mux_empty_phi_fu_613_p64;
reg    ap_predicate_op118_read_state2;
reg    ap_predicate_op120_read_state2;
reg    ap_predicate_op122_read_state2;
reg    ap_predicate_op124_read_state2;
reg    ap_predicate_op126_read_state2;
reg    ap_predicate_op128_read_state2;
reg    ap_predicate_op130_read_state2;
reg    ap_predicate_op132_read_state2;
reg    ap_predicate_op134_read_state2;
reg    ap_predicate_op136_read_state2;
reg    ap_predicate_op138_read_state2;
reg    ap_predicate_op140_read_state2;
reg    ap_predicate_op142_read_state2;
reg    ap_predicate_op144_read_state2;
reg    ap_predicate_op146_read_state2;
reg    ap_predicate_op148_read_state2;
reg    ap_predicate_op150_read_state2;
reg    ap_predicate_op152_read_state2;
reg    ap_predicate_op154_read_state2;
reg    ap_predicate_op156_read_state2;
reg    ap_predicate_op158_read_state2;
reg    ap_predicate_op160_read_state2;
reg    ap_predicate_op162_read_state2;
reg    ap_predicate_op164_read_state2;
reg    ap_predicate_op166_read_state2;
reg    ap_predicate_op168_read_state2;
reg    ap_predicate_op170_read_state2;
reg    ap_predicate_op172_read_state2;
reg    ap_predicate_op174_read_state2;
reg    ap_predicate_op176_read_state2;
reg    ap_predicate_op178_read_state2;
reg    ap_predicate_op180_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln106_fu_719_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    CONV3_OUT_blk_n;
wire    ap_block_pp0_stage0;
reg    CONV3_OUT_1_blk_n;
reg    CONV3_OUT_2_blk_n;
reg    CONV3_OUT_3_blk_n;
reg    CONV3_OUT_4_blk_n;
reg    CONV3_OUT_5_blk_n;
reg    CONV3_OUT_6_blk_n;
reg    CONV3_OUT_7_blk_n;
reg    CONV3_OUT_8_blk_n;
reg    CONV3_OUT_9_blk_n;
reg    CONV3_OUT_10_blk_n;
reg    CONV3_OUT_11_blk_n;
reg    CONV3_OUT_12_blk_n;
reg    CONV3_OUT_13_blk_n;
reg    CONV3_OUT_14_blk_n;
reg    CONV3_OUT_15_blk_n;
reg    CONV3_OUT_16_blk_n;
reg    CONV3_OUT_17_blk_n;
reg    CONV3_OUT_18_blk_n;
reg    CONV3_OUT_19_blk_n;
reg    CONV3_OUT_20_blk_n;
reg    CONV3_OUT_21_blk_n;
reg    CONV3_OUT_22_blk_n;
reg    CONV3_OUT_23_blk_n;
reg    CONV3_OUT_24_blk_n;
reg    CONV3_OUT_25_blk_n;
reg    CONV3_OUT_26_blk_n;
reg    CONV3_OUT_27_blk_n;
reg    CONV3_OUT_28_blk_n;
reg    CONV3_OUT_29_blk_n;
reg    CONV3_OUT_30_blk_n;
reg    CONV3_OUT_31_blk_n;
reg   [0:0] icmp_ln106_reg_747;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] trunc_ln106_fu_731_p1;
wire   [0:0] tmp_9_nbreadreq_fu_402_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_reg_610;
wire   [0:0] tmp_s_nbreadreq_fu_394_p3;
wire   [0:0] tmp_10_nbreadreq_fu_386_p3;
wire   [0:0] tmp_11_nbreadreq_fu_378_p3;
wire   [0:0] tmp_12_nbreadreq_fu_370_p3;
wire   [0:0] tmp_13_nbreadreq_fu_362_p3;
wire   [0:0] tmp_14_nbreadreq_fu_354_p3;
wire   [0:0] tmp_15_nbreadreq_fu_346_p3;
wire   [0:0] tmp_16_nbreadreq_fu_338_p3;
wire   [0:0] tmp_17_nbreadreq_fu_330_p3;
wire   [0:0] tmp_18_nbreadreq_fu_322_p3;
wire   [0:0] tmp_19_nbreadreq_fu_314_p3;
wire   [0:0] tmp_20_nbreadreq_fu_306_p3;
wire   [0:0] tmp_21_nbreadreq_fu_298_p3;
wire   [0:0] tmp_22_nbreadreq_fu_290_p3;
wire   [0:0] tmp_23_nbreadreq_fu_282_p3;
wire   [0:0] tmp_24_nbreadreq_fu_274_p3;
wire   [0:0] tmp_25_nbreadreq_fu_266_p3;
wire   [0:0] tmp_26_nbreadreq_fu_258_p3;
wire   [0:0] tmp_27_nbreadreq_fu_250_p3;
wire   [0:0] tmp_28_nbreadreq_fu_242_p3;
wire   [0:0] tmp_29_nbreadreq_fu_234_p3;
wire   [0:0] tmp_30_nbreadreq_fu_226_p3;
wire   [0:0] tmp_31_nbreadreq_fu_218_p3;
wire   [0:0] tmp_32_nbreadreq_fu_210_p3;
wire   [0:0] tmp_33_nbreadreq_fu_202_p3;
wire   [0:0] tmp_34_nbreadreq_fu_194_p3;
wire   [0:0] tmp_35_nbreadreq_fu_186_p3;
wire   [0:0] tmp_36_nbreadreq_fu_178_p3;
wire   [0:0] tmp_37_nbreadreq_fu_170_p3;
wire   [0:0] tmp_38_nbreadreq_fu_162_p3;
wire   [0:0] tmp_8_nbreadreq_fu_410_p3;
reg   [5:0] i_fu_158;
wire   [5:0] add_ln106_fu_725_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_i_2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_158 = 6'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln106_fu_719_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_158 <= add_ln106_fu_725_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_158 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln106_reg_747 <= icmp_ln106_fu_719_p2;
        trunc_ln106_reg_751 <= trunc_ln106_fu_731_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_10_blk_n = CONV3_OUT_10_empty_n;
    end else begin
        CONV3_OUT_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_10_read = 1'b1;
    end else begin
        CONV3_OUT_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op156_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_11_blk_n = CONV3_OUT_11_empty_n;
    end else begin
        CONV3_OUT_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op156_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_11_read = 1'b1;
    end else begin
        CONV3_OUT_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_12_blk_n = CONV3_OUT_12_empty_n;
    end else begin
        CONV3_OUT_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op154_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_12_read = 1'b1;
    end else begin
        CONV3_OUT_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op152_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_13_blk_n = CONV3_OUT_13_empty_n;
    end else begin
        CONV3_OUT_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op152_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_13_read = 1'b1;
    end else begin
        CONV3_OUT_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op150_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_14_blk_n = CONV3_OUT_14_empty_n;
    end else begin
        CONV3_OUT_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op150_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_14_read = 1'b1;
    end else begin
        CONV3_OUT_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op148_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_15_blk_n = CONV3_OUT_15_empty_n;
    end else begin
        CONV3_OUT_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op148_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_15_read = 1'b1;
    end else begin
        CONV3_OUT_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op146_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_16_blk_n = CONV3_OUT_16_empty_n;
    end else begin
        CONV3_OUT_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op146_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_16_read = 1'b1;
    end else begin
        CONV3_OUT_16_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op144_read_state2 == 1'b1))) begin
        CONV3_OUT_17_blk_n = CONV3_OUT_17_empty_n;
    end else begin
        CONV3_OUT_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op144_read_state2 == 1'b1))) begin
        CONV3_OUT_17_read = 1'b1;
    end else begin
        CONV3_OUT_17_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op142_read_state2 == 1'b1))) begin
        CONV3_OUT_18_blk_n = CONV3_OUT_18_empty_n;
    end else begin
        CONV3_OUT_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op142_read_state2 == 1'b1))) begin
        CONV3_OUT_18_read = 1'b1;
    end else begin
        CONV3_OUT_18_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op140_read_state2 == 1'b1))) begin
        CONV3_OUT_19_blk_n = CONV3_OUT_19_empty_n;
    end else begin
        CONV3_OUT_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op140_read_state2 == 1'b1))) begin
        CONV3_OUT_19_read = 1'b1;
    end else begin
        CONV3_OUT_19_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op176_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_1_blk_n = CONV3_OUT_1_empty_n;
    end else begin
        CONV3_OUT_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op176_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_1_read = 1'b1;
    end else begin
        CONV3_OUT_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op138_read_state2 == 1'b1))) begin
        CONV3_OUT_20_blk_n = CONV3_OUT_20_empty_n;
    end else begin
        CONV3_OUT_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op138_read_state2 == 1'b1))) begin
        CONV3_OUT_20_read = 1'b1;
    end else begin
        CONV3_OUT_20_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_read_state2 == 1'b1))) begin
        CONV3_OUT_21_blk_n = CONV3_OUT_21_empty_n;
    end else begin
        CONV3_OUT_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_read_state2 == 1'b1))) begin
        CONV3_OUT_21_read = 1'b1;
    end else begin
        CONV3_OUT_21_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op134_read_state2 == 1'b1))) begin
        CONV3_OUT_22_blk_n = CONV3_OUT_22_empty_n;
    end else begin
        CONV3_OUT_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op134_read_state2 == 1'b1))) begin
        CONV3_OUT_22_read = 1'b1;
    end else begin
        CONV3_OUT_22_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op132_read_state2 == 1'b1))) begin
        CONV3_OUT_23_blk_n = CONV3_OUT_23_empty_n;
    end else begin
        CONV3_OUT_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op132_read_state2 == 1'b1))) begin
        CONV3_OUT_23_read = 1'b1;
    end else begin
        CONV3_OUT_23_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op130_read_state2 == 1'b1))) begin
        CONV3_OUT_24_blk_n = CONV3_OUT_24_empty_n;
    end else begin
        CONV3_OUT_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op130_read_state2 == 1'b1))) begin
        CONV3_OUT_24_read = 1'b1;
    end else begin
        CONV3_OUT_24_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_read_state2 == 1'b1))) begin
        CONV3_OUT_25_blk_n = CONV3_OUT_25_empty_n;
    end else begin
        CONV3_OUT_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_read_state2 == 1'b1))) begin
        CONV3_OUT_25_read = 1'b1;
    end else begin
        CONV3_OUT_25_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op126_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_26_blk_n = CONV3_OUT_26_empty_n;
    end else begin
        CONV3_OUT_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op126_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_26_read = 1'b1;
    end else begin
        CONV3_OUT_26_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op124_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_27_blk_n = CONV3_OUT_27_empty_n;
    end else begin
        CONV3_OUT_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op124_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_27_read = 1'b1;
    end else begin
        CONV3_OUT_27_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op122_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_28_blk_n = CONV3_OUT_28_empty_n;
    end else begin
        CONV3_OUT_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op122_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_28_read = 1'b1;
    end else begin
        CONV3_OUT_28_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op120_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_29_blk_n = CONV3_OUT_29_empty_n;
    end else begin
        CONV3_OUT_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op120_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_29_read = 1'b1;
    end else begin
        CONV3_OUT_29_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op174_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_2_blk_n = CONV3_OUT_2_empty_n;
    end else begin
        CONV3_OUT_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op174_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_2_read = 1'b1;
    end else begin
        CONV3_OUT_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_30_blk_n = CONV3_OUT_30_empty_n;
    end else begin
        CONV3_OUT_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op118_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_30_read = 1'b1;
    end else begin
        CONV3_OUT_30_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op180_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_31_blk_n = CONV3_OUT_31_empty_n;
    end else begin
        CONV3_OUT_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op180_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_31_read = 1'b1;
    end else begin
        CONV3_OUT_31_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op172_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_3_blk_n = CONV3_OUT_3_empty_n;
    end else begin
        CONV3_OUT_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op172_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_3_read = 1'b1;
    end else begin
        CONV3_OUT_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op170_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_4_blk_n = CONV3_OUT_4_empty_n;
    end else begin
        CONV3_OUT_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op170_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_4_read = 1'b1;
    end else begin
        CONV3_OUT_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op168_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_5_blk_n = CONV3_OUT_5_empty_n;
    end else begin
        CONV3_OUT_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op168_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_5_read = 1'b1;
    end else begin
        CONV3_OUT_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op166_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_6_blk_n = CONV3_OUT_6_empty_n;
    end else begin
        CONV3_OUT_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op166_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_6_read = 1'b1;
    end else begin
        CONV3_OUT_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op164_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_7_blk_n = CONV3_OUT_7_empty_n;
    end else begin
        CONV3_OUT_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op164_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_7_read = 1'b1;
    end else begin
        CONV3_OUT_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op162_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_8_blk_n = CONV3_OUT_8_empty_n;
    end else begin
        CONV3_OUT_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op162_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_8_read = 1'b1;
    end else begin
        CONV3_OUT_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op160_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_9_blk_n = CONV3_OUT_9_empty_n;
    end else begin
        CONV3_OUT_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op160_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_9_read = 1'b1;
    end else begin
        CONV3_OUT_9_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op178_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_blk_n = CONV3_OUT_empty_n;
    end else begin
        CONV3_OUT_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op178_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        CONV3_OUT_read = 1'b1;
    end else begin
        CONV3_OUT_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln106_fu_719_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln106_reg_747 == 1'd0)) begin
        if ((trunc_ln106_reg_751 == 5'd31)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_8_nbreadreq_fu_410_p3;
        end else if ((trunc_ln106_reg_751 == 5'd30)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_38_nbreadreq_fu_162_p3;
        end else if ((trunc_ln106_reg_751 == 5'd29)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_37_nbreadreq_fu_170_p3;
        end else if ((trunc_ln106_reg_751 == 5'd28)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_36_nbreadreq_fu_178_p3;
        end else if ((trunc_ln106_reg_751 == 5'd27)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_35_nbreadreq_fu_186_p3;
        end else if ((trunc_ln106_reg_751 == 5'd26)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_34_nbreadreq_fu_194_p3;
        end else if ((trunc_ln106_reg_751 == 5'd25)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_33_nbreadreq_fu_202_p3;
        end else if ((trunc_ln106_reg_751 == 5'd24)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_32_nbreadreq_fu_210_p3;
        end else if ((trunc_ln106_reg_751 == 5'd23)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_31_nbreadreq_fu_218_p3;
        end else if ((trunc_ln106_reg_751 == 5'd22)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_30_nbreadreq_fu_226_p3;
        end else if ((trunc_ln106_reg_751 == 5'd21)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_29_nbreadreq_fu_234_p3;
        end else if ((trunc_ln106_reg_751 == 5'd20)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_28_nbreadreq_fu_242_p3;
        end else if ((trunc_ln106_reg_751 == 5'd19)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_27_nbreadreq_fu_250_p3;
        end else if ((trunc_ln106_reg_751 == 5'd18)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_26_nbreadreq_fu_258_p3;
        end else if ((trunc_ln106_reg_751 == 5'd17)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_25_nbreadreq_fu_266_p3;
        end else if ((trunc_ln106_reg_751 == 5'd16)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_24_nbreadreq_fu_274_p3;
        end else if ((trunc_ln106_reg_751 == 5'd15)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_23_nbreadreq_fu_282_p3;
        end else if ((trunc_ln106_reg_751 == 5'd14)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_22_nbreadreq_fu_290_p3;
        end else if ((trunc_ln106_reg_751 == 5'd13)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_21_nbreadreq_fu_298_p3;
        end else if ((trunc_ln106_reg_751 == 5'd12)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_20_nbreadreq_fu_306_p3;
        end else if ((trunc_ln106_reg_751 == 5'd11)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_19_nbreadreq_fu_314_p3;
        end else if ((trunc_ln106_reg_751 == 5'd10)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_18_nbreadreq_fu_322_p3;
        end else if ((trunc_ln106_reg_751 == 5'd9)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_17_nbreadreq_fu_330_p3;
        end else if ((trunc_ln106_reg_751 == 5'd8)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_16_nbreadreq_fu_338_p3;
        end else if ((trunc_ln106_reg_751 == 5'd7)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_15_nbreadreq_fu_346_p3;
        end else if ((trunc_ln106_reg_751 == 5'd6)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_14_nbreadreq_fu_354_p3;
        end else if ((trunc_ln106_reg_751 == 5'd5)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_13_nbreadreq_fu_362_p3;
        end else if ((trunc_ln106_reg_751 == 5'd4)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_12_nbreadreq_fu_370_p3;
        end else if ((trunc_ln106_reg_751 == 5'd3)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_11_nbreadreq_fu_378_p3;
        end else if ((trunc_ln106_reg_751 == 5'd2)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_10_nbreadreq_fu_386_p3;
        end else if ((trunc_ln106_reg_751 == 5'd1)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_s_nbreadreq_fu_394_p3;
        end else if ((trunc_ln106_reg_751 == 5'd0)) begin
            ap_phi_mux_empty_phi_fu_613_p64 = tmp_9_nbreadreq_fu_402_p3;
        end else begin
            ap_phi_mux_empty_phi_fu_613_p64 = ap_phi_reg_pp0_iter1_empty_reg_610;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_613_p64 = ap_phi_reg_pp0_iter1_empty_reg_610;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 6'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_158;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_725_p2 = (ap_sig_allocacmp_i_2 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((1'b0 == CONV3_OUT_25_empty_n) & (ap_predicate_op128_read_state2 == 1'b1)) | ((ap_predicate_op126_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_26_empty_n)) | ((ap_predicate_op124_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_27_empty_n)) | ((ap_predicate_op122_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_28_empty_n)) | ((ap_predicate_op120_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_29_empty_n)) | ((ap_predicate_op118_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_30_empty_n)) | ((ap_predicate_op180_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_31_empty_n)) | ((ap_predicate_op178_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_empty_n)) | ((ap_predicate_op176_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_1_empty_n)) | ((ap_predicate_op174_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_2_empty_n)) | ((ap_predicate_op172_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_3_empty_n)) | ((ap_predicate_op170_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_4_empty_n)) | ((ap_predicate_op168_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_5_empty_n)) | ((ap_predicate_op166_read_state2 
    == 1'b1) & (1'b0 == CONV3_OUT_6_empty_n)) | ((ap_predicate_op164_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_7_empty_n)) | ((ap_predicate_op162_read_state2 == 1'b1) & (1'b0 == CONV3_OUT_8_empty_n)) | ((1'b0 == CONV3_OUT_9_empty_n) & (ap_predicate_op160_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_10_empty_n) & (ap_predicate_op158_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_11_empty_n) & (ap_predicate_op156_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_12_empty_n) & (ap_predicate_op154_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_13_empty_n) & (ap_predicate_op152_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_14_empty_n) & (ap_predicate_op150_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_15_empty_n) & (ap_predicate_op148_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_16_empty_n) & (ap_predicate_op146_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_17_empty_n) & (ap_predicate_op144_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_18_empty_n) & (ap_predicate_op142_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_19_empty_n) & (ap_predicate_op140_read_state2 
    == 1'b1)) | ((1'b0 == CONV3_OUT_20_empty_n) & (ap_predicate_op138_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_21_empty_n) & (ap_predicate_op136_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_22_empty_n) & (ap_predicate_op134_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_23_empty_n) & (ap_predicate_op132_read_state2 == 1'b1)) | ((1'b0 == CONV3_OUT_24_empty_n) & (ap_predicate_op130_read_state2 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_empty_reg_610 = 'bx;

always @ (*) begin
    ap_predicate_op118_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd30));
end

always @ (*) begin
    ap_predicate_op120_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd29));
end

always @ (*) begin
    ap_predicate_op122_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd28));
end

always @ (*) begin
    ap_predicate_op124_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd27));
end

always @ (*) begin
    ap_predicate_op126_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd26));
end

always @ (*) begin
    ap_predicate_op128_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd25));
end

always @ (*) begin
    ap_predicate_op130_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd24));
end

always @ (*) begin
    ap_predicate_op132_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd23));
end

always @ (*) begin
    ap_predicate_op134_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd22));
end

always @ (*) begin
    ap_predicate_op136_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd21));
end

always @ (*) begin
    ap_predicate_op138_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd20));
end

always @ (*) begin
    ap_predicate_op140_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd19));
end

always @ (*) begin
    ap_predicate_op142_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd18));
end

always @ (*) begin
    ap_predicate_op144_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd17));
end

always @ (*) begin
    ap_predicate_op146_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd16));
end

always @ (*) begin
    ap_predicate_op148_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd15));
end

always @ (*) begin
    ap_predicate_op150_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd14));
end

always @ (*) begin
    ap_predicate_op152_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd13));
end

always @ (*) begin
    ap_predicate_op154_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd12));
end

always @ (*) begin
    ap_predicate_op156_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd11));
end

always @ (*) begin
    ap_predicate_op158_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd10));
end

always @ (*) begin
    ap_predicate_op160_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd9));
end

always @ (*) begin
    ap_predicate_op162_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd8));
end

always @ (*) begin
    ap_predicate_op164_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd7));
end

always @ (*) begin
    ap_predicate_op166_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd6));
end

always @ (*) begin
    ap_predicate_op168_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd5));
end

always @ (*) begin
    ap_predicate_op170_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd4));
end

always @ (*) begin
    ap_predicate_op172_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd3));
end

always @ (*) begin
    ap_predicate_op174_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd2));
end

always @ (*) begin
    ap_predicate_op176_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd1));
end

always @ (*) begin
    ap_predicate_op178_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd0));
end

always @ (*) begin
    ap_predicate_op180_read_state2 = ((ap_phi_mux_empty_phi_fu_613_p64 == 1'd1) & (trunc_ln106_reg_751 == 5'd31));
end

assign icmp_ln106_fu_719_p2 = ((ap_sig_allocacmp_i_2 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_10_nbreadreq_fu_386_p3 = CONV3_OUT_2_empty_n;

assign tmp_11_nbreadreq_fu_378_p3 = CONV3_OUT_3_empty_n;

assign tmp_12_nbreadreq_fu_370_p3 = CONV3_OUT_4_empty_n;

assign tmp_13_nbreadreq_fu_362_p3 = CONV3_OUT_5_empty_n;

assign tmp_14_nbreadreq_fu_354_p3 = CONV3_OUT_6_empty_n;

assign tmp_15_nbreadreq_fu_346_p3 = CONV3_OUT_7_empty_n;

assign tmp_16_nbreadreq_fu_338_p3 = CONV3_OUT_8_empty_n;

assign tmp_17_nbreadreq_fu_330_p3 = CONV3_OUT_9_empty_n;

assign tmp_18_nbreadreq_fu_322_p3 = CONV3_OUT_10_empty_n;

assign tmp_19_nbreadreq_fu_314_p3 = CONV3_OUT_11_empty_n;

assign tmp_20_nbreadreq_fu_306_p3 = CONV3_OUT_12_empty_n;

assign tmp_21_nbreadreq_fu_298_p3 = CONV3_OUT_13_empty_n;

assign tmp_22_nbreadreq_fu_290_p3 = CONV3_OUT_14_empty_n;

assign tmp_23_nbreadreq_fu_282_p3 = CONV3_OUT_15_empty_n;

assign tmp_24_nbreadreq_fu_274_p3 = CONV3_OUT_16_empty_n;

assign tmp_25_nbreadreq_fu_266_p3 = CONV3_OUT_17_empty_n;

assign tmp_26_nbreadreq_fu_258_p3 = CONV3_OUT_18_empty_n;

assign tmp_27_nbreadreq_fu_250_p3 = CONV3_OUT_19_empty_n;

assign tmp_28_nbreadreq_fu_242_p3 = CONV3_OUT_20_empty_n;

assign tmp_29_nbreadreq_fu_234_p3 = CONV3_OUT_21_empty_n;

assign tmp_30_nbreadreq_fu_226_p3 = CONV3_OUT_22_empty_n;

assign tmp_31_nbreadreq_fu_218_p3 = CONV3_OUT_23_empty_n;

assign tmp_32_nbreadreq_fu_210_p3 = CONV3_OUT_24_empty_n;

assign tmp_33_nbreadreq_fu_202_p3 = CONV3_OUT_25_empty_n;

assign tmp_34_nbreadreq_fu_194_p3 = CONV3_OUT_26_empty_n;

assign tmp_35_nbreadreq_fu_186_p3 = CONV3_OUT_27_empty_n;

assign tmp_36_nbreadreq_fu_178_p3 = CONV3_OUT_28_empty_n;

assign tmp_37_nbreadreq_fu_170_p3 = CONV3_OUT_29_empty_n;

assign tmp_38_nbreadreq_fu_162_p3 = CONV3_OUT_30_empty_n;

assign tmp_8_nbreadreq_fu_410_p3 = CONV3_OUT_31_empty_n;

assign tmp_9_nbreadreq_fu_402_p3 = CONV3_OUT_empty_n;

assign tmp_s_nbreadreq_fu_394_p3 = CONV3_OUT_1_empty_n;

assign trunc_ln106_fu_731_p1 = ap_sig_allocacmp_i_2[4:0];

endmodule //top_top_Pipeline_VITIS_LOOP_106_1
