{"vcs1":{"timestamp_begin":1711011399.464736534, "rt":1.22, "ut":0.25, "st":0.23}}
{"vcselab":{"timestamp_begin":1711011400.765501684, "rt":0.83, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1711011401.670485456, "rt":0.44, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711011398.735930583}
{"VCS_COMP_START_TIME": 1711011398.735930583}
{"VCS_COMP_END_TIME": 1711011403.556632003}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329884}}
{"stitch_vcselab": {"peak_mem": 231548}}
