
429SensorsLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7e0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  0800f990  0800f990  0001f990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010040  08010040  00020040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010048  08010048  00020048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801004c  0801004c  0002004c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000340  20000000  08010050  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00001f40  10000000  08010390  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00023d44  20000340  20000340  00050340  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  20024084  20024084  00050340  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00041f40  2**0
                  CONTENTS, READONLY
 11 .debug_info   000522bd  00000000  00000000  00041f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00009c0a  00000000  00000000  0009422d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0001a25c  00000000  00000000  0009de37  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002118  00000000  00000000  000b8098  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002a80  00000000  00000000  000ba1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00014f50  00000000  00000000  000bcc30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000b298  00000000  00000000  000d1b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000dce18  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007154  00000000  00000000  000dce94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000340 	.word	0x20000340
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f978 	.word	0x0800f978

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000344 	.word	0x20000344
 80001ec:	0800f978 	.word	0x0800f978

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2f>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc8:	bf24      	itt	cs
 8000bca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bd2:	d90d      	bls.n	8000bf0 <__aeabi_d2f+0x30>
 8000bd4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bdc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be8:	bf08      	it	eq
 8000bea:	f020 0001 	biceq.w	r0, r0, #1
 8000bee:	4770      	bx	lr
 8000bf0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf4:	d121      	bne.n	8000c3a <__aeabi_d2f+0x7a>
 8000bf6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bfa:	bfbc      	itt	lt
 8000bfc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	4770      	bxlt	lr
 8000c02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0a:	f1c2 0218 	rsb	r2, r2, #24
 8000c0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c16:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1a:	bf18      	it	ne
 8000c1c:	f040 0001 	orrne.w	r0, r0, #1
 8000c20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c2c:	ea40 000c 	orr.w	r0, r0, ip
 8000c30:	fa23 f302 	lsr.w	r3, r3, r2
 8000c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c38:	e7cc      	b.n	8000bd4 <__aeabi_d2f+0x14>
 8000c3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3e:	d107      	bne.n	8000c50 <__aeabi_d2f+0x90>
 8000c40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c44:	bf1e      	ittt	ne
 8000c46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4e:	4770      	bxne	lr
 8000c50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_uldivmod>:
 8000c60:	b953      	cbnz	r3, 8000c78 <__aeabi_uldivmod+0x18>
 8000c62:	b94a      	cbnz	r2, 8000c78 <__aeabi_uldivmod+0x18>
 8000c64:	2900      	cmp	r1, #0
 8000c66:	bf08      	it	eq
 8000c68:	2800      	cmpeq	r0, #0
 8000c6a:	bf1c      	itt	ne
 8000c6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c70:	f04f 30ff 	movne.w	r0, #4294967295
 8000c74:	f000 b97a 	b.w	8000f6c <__aeabi_idiv0>
 8000c78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c80:	f000 f806 	bl	8000c90 <__udivmoddi4>
 8000c84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8c:	b004      	add	sp, #16
 8000c8e:	4770      	bx	lr

08000c90 <__udivmoddi4>:
 8000c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c94:	468c      	mov	ip, r1
 8000c96:	460d      	mov	r5, r1
 8000c98:	4604      	mov	r4, r0
 8000c9a:	9e08      	ldr	r6, [sp, #32]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d151      	bne.n	8000d44 <__udivmoddi4+0xb4>
 8000ca0:	428a      	cmp	r2, r1
 8000ca2:	4617      	mov	r7, r2
 8000ca4:	d96d      	bls.n	8000d82 <__udivmoddi4+0xf2>
 8000ca6:	fab2 fe82 	clz	lr, r2
 8000caa:	f1be 0f00 	cmp.w	lr, #0
 8000cae:	d00b      	beq.n	8000cc8 <__udivmoddi4+0x38>
 8000cb0:	f1ce 0c20 	rsb	ip, lr, #32
 8000cb4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cb8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cbc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cc0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cc4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cc8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ccc:	0c25      	lsrs	r5, r4, #16
 8000cce:	fbbc f8fa 	udiv	r8, ip, sl
 8000cd2:	fa1f f987 	uxth.w	r9, r7
 8000cd6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cda:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cde:	fb08 f309 	mul.w	r3, r8, r9
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x6c>
 8000ce6:	19ed      	adds	r5, r5, r7
 8000ce8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cec:	f080 8123 	bcs.w	8000f36 <__udivmoddi4+0x2a6>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	f240 8120 	bls.w	8000f36 <__udivmoddi4+0x2a6>
 8000cf6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfa:	443d      	add	r5, r7
 8000cfc:	1aed      	subs	r5, r5, r3
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d04:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d0c:	fb00 f909 	mul.w	r9, r0, r9
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x98>
 8000d14:	19e4      	adds	r4, r4, r7
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	f080 810a 	bcs.w	8000f32 <__udivmoddi4+0x2a2>
 8000d1e:	45a1      	cmp	r9, r4
 8000d20:	f240 8107 	bls.w	8000f32 <__udivmoddi4+0x2a2>
 8000d24:	3802      	subs	r0, #2
 8000d26:	443c      	add	r4, r7
 8000d28:	eba4 0409 	sub.w	r4, r4, r9
 8000d2c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d30:	2100      	movs	r1, #0
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	d061      	beq.n	8000dfa <__udivmoddi4+0x16a>
 8000d36:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	6034      	str	r4, [r6, #0]
 8000d3e:	6073      	str	r3, [r6, #4]
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0xc8>
 8000d48:	2e00      	cmp	r6, #0
 8000d4a:	d054      	beq.n	8000df6 <__udivmoddi4+0x166>
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d52:	4608      	mov	r0, r1
 8000d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d58:	fab3 f183 	clz	r1, r3
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	f040 808e 	bne.w	8000e7e <__udivmoddi4+0x1ee>
 8000d62:	42ab      	cmp	r3, r5
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xdc>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80fa 	bhi.w	8000f60 <__udivmoddi4+0x2d0>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	46ac      	mov	ip, r5
 8000d76:	2e00      	cmp	r6, #0
 8000d78:	d03f      	beq.n	8000dfa <__udivmoddi4+0x16a>
 8000d7a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	b912      	cbnz	r2, 8000d8a <__udivmoddi4+0xfa>
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d8a:	fab7 fe87 	clz	lr, r7
 8000d8e:	f1be 0f00 	cmp.w	lr, #0
 8000d92:	d134      	bne.n	8000dfe <__udivmoddi4+0x16e>
 8000d94:	1beb      	subs	r3, r5, r7
 8000d96:	0c3a      	lsrs	r2, r7, #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000da2:	0c25      	lsrs	r5, r4, #16
 8000da4:	fb02 3318 	mls	r3, r2, r8, r3
 8000da8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dac:	fb0c f308 	mul.w	r3, ip, r8
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x134>
 8000db4:	19ed      	adds	r5, r5, r7
 8000db6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x132>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	f200 80d1 	bhi.w	8000f64 <__udivmoddi4+0x2d4>
 8000dc2:	4680      	mov	r8, r0
 8000dc4:	1aed      	subs	r5, r5, r3
 8000dc6:	b2a3      	uxth	r3, r4
 8000dc8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dcc:	fb02 5510 	mls	r5, r2, r0, r5
 8000dd0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dd4:	fb0c fc00 	mul.w	ip, ip, r0
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x15c>
 8000ddc:	19e4      	adds	r4, r4, r7
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x15a>
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	f200 80b8 	bhi.w	8000f5a <__udivmoddi4+0x2ca>
 8000dea:	4618      	mov	r0, r3
 8000dec:	eba4 040c 	sub.w	r4, r4, ip
 8000df0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df4:	e79d      	b.n	8000d32 <__udivmoddi4+0xa2>
 8000df6:	4631      	mov	r1, r6
 8000df8:	4630      	mov	r0, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	f1ce 0420 	rsb	r4, lr, #32
 8000e02:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e06:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e0a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e0e:	0c3a      	lsrs	r2, r7, #16
 8000e10:	fa25 f404 	lsr.w	r4, r5, r4
 8000e14:	ea48 0803 	orr.w	r8, r8, r3
 8000e18:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e1c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e20:	fb02 4411 	mls	r4, r2, r1, r4
 8000e24:	fa1f fc87 	uxth.w	ip, r7
 8000e28:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e2c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e30:	42ab      	cmp	r3, r5
 8000e32:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e36:	d909      	bls.n	8000e4c <__udivmoddi4+0x1bc>
 8000e38:	19ed      	adds	r5, r5, r7
 8000e3a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e3e:	f080 808a 	bcs.w	8000f56 <__udivmoddi4+0x2c6>
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	f240 8087 	bls.w	8000f56 <__udivmoddi4+0x2c6>
 8000e48:	3902      	subs	r1, #2
 8000e4a:	443d      	add	r5, r7
 8000e4c:	1aeb      	subs	r3, r5, r3
 8000e4e:	fa1f f588 	uxth.w	r5, r8
 8000e52:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e56:	fb02 3310 	mls	r3, r2, r0, r3
 8000e5a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e5e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e62:	42ab      	cmp	r3, r5
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x1e6>
 8000e66:	19ed      	adds	r5, r5, r7
 8000e68:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6c:	d26f      	bcs.n	8000f4e <__udivmoddi4+0x2be>
 8000e6e:	42ab      	cmp	r3, r5
 8000e70:	d96d      	bls.n	8000f4e <__udivmoddi4+0x2be>
 8000e72:	3802      	subs	r0, #2
 8000e74:	443d      	add	r5, r7
 8000e76:	1aeb      	subs	r3, r5, r3
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	e78f      	b.n	8000d9e <__udivmoddi4+0x10e>
 8000e7e:	f1c1 0720 	rsb	r7, r1, #32
 8000e82:	fa22 f807 	lsr.w	r8, r2, r7
 8000e86:	408b      	lsls	r3, r1
 8000e88:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8c:	ea48 0303 	orr.w	r3, r8, r3
 8000e90:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e94:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e9e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ea2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ea6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eaa:	fa1f f883 	uxth.w	r8, r3
 8000eae:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000eb2:	fb09 f408 	mul.w	r4, r9, r8
 8000eb6:	42ac      	cmp	r4, r5
 8000eb8:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x244>
 8000ec2:	18ed      	adds	r5, r5, r3
 8000ec4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ec8:	d243      	bcs.n	8000f52 <__udivmoddi4+0x2c2>
 8000eca:	42ac      	cmp	r4, r5
 8000ecc:	d941      	bls.n	8000f52 <__udivmoddi4+0x2c2>
 8000ece:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed2:	441d      	add	r5, r3
 8000ed4:	1b2d      	subs	r5, r5, r4
 8000ed6:	fa1f fe8e 	uxth.w	lr, lr
 8000eda:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ede:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ee2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ee6:	fb00 f808 	mul.w	r8, r0, r8
 8000eea:	45a0      	cmp	r8, r4
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x26e>
 8000eee:	18e4      	adds	r4, r4, r3
 8000ef0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ef4:	d229      	bcs.n	8000f4a <__udivmoddi4+0x2ba>
 8000ef6:	45a0      	cmp	r8, r4
 8000ef8:	d927      	bls.n	8000f4a <__udivmoddi4+0x2ba>
 8000efa:	3802      	subs	r0, #2
 8000efc:	441c      	add	r4, r3
 8000efe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f02:	eba4 0408 	sub.w	r4, r4, r8
 8000f06:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0a:	454c      	cmp	r4, r9
 8000f0c:	46c6      	mov	lr, r8
 8000f0e:	464d      	mov	r5, r9
 8000f10:	d315      	bcc.n	8000f3e <__udivmoddi4+0x2ae>
 8000f12:	d012      	beq.n	8000f3a <__udivmoddi4+0x2aa>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x29c>
 8000f16:	ebba 030e 	subs.w	r3, sl, lr
 8000f1a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40cb      	lsrs	r3, r1
 8000f24:	431f      	orrs	r7, r3
 8000f26:	40cc      	lsrs	r4, r1
 8000f28:	6037      	str	r7, [r6, #0]
 8000f2a:	6074      	str	r4, [r6, #4]
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	4618      	mov	r0, r3
 8000f34:	e6f8      	b.n	8000d28 <__udivmoddi4+0x98>
 8000f36:	4690      	mov	r8, r2
 8000f38:	e6e0      	b.n	8000cfc <__udivmoddi4+0x6c>
 8000f3a:	45c2      	cmp	sl, r8
 8000f3c:	d2ea      	bcs.n	8000f14 <__udivmoddi4+0x284>
 8000f3e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f42:	eb69 0503 	sbc.w	r5, r9, r3
 8000f46:	3801      	subs	r0, #1
 8000f48:	e7e4      	b.n	8000f14 <__udivmoddi4+0x284>
 8000f4a:	4628      	mov	r0, r5
 8000f4c:	e7d7      	b.n	8000efe <__udivmoddi4+0x26e>
 8000f4e:	4640      	mov	r0, r8
 8000f50:	e791      	b.n	8000e76 <__udivmoddi4+0x1e6>
 8000f52:	4681      	mov	r9, r0
 8000f54:	e7be      	b.n	8000ed4 <__udivmoddi4+0x244>
 8000f56:	4601      	mov	r1, r0
 8000f58:	e778      	b.n	8000e4c <__udivmoddi4+0x1bc>
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	443c      	add	r4, r7
 8000f5e:	e745      	b.n	8000dec <__udivmoddi4+0x15c>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e708      	b.n	8000d76 <__udivmoddi4+0xe6>
 8000f64:	f1a8 0802 	sub.w	r8, r8, #2
 8000f68:	443d      	add	r5, r7
 8000f6a:	e72b      	b.n	8000dc4 <__udivmoddi4+0x134>

08000f6c <__aeabi_idiv0>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <IMU_Init>:
/**
  * @brief 		IMU 
  * @reval		None
  */
void IMU_Init(void)
{
 8000f70:	b530      	push	{r4, r5, lr}
	osThreadDef(IMUTask, IMU_Task, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x300 );
 8000f72:	4d10      	ldr	r5, [pc, #64]	; (8000fb4 <IMU_Init+0x44>)
 8000f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 8000f76:	b087      	sub	sp, #28
	osThreadDef(IMUTask, IMU_Task, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x300 );
 8000f78:	ac01      	add	r4, sp, #4
 8000f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f7c:	682b      	ldr	r3, [r5, #0]
 8000f7e:	6023      	str	r3, [r4, #0]
	IMUDeviceHandle = osThreadCreate(osThread(IMUTask), NULL);
 8000f80:	2100      	movs	r1, #0
 8000f82:	a801      	add	r0, sp, #4
 8000f84:	f009 f93d 	bl	800a202 <osThreadCreate>
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <IMU_Init+0x48>)

	vSemaphoreCreateBinary(xIMURdySemaphore);
 8000f8a:	2203      	movs	r2, #3
	IMUDeviceHandle = osThreadCreate(osThread(IMUTask), NULL);
 8000f8c:	6018      	str	r0, [r3, #0]
	vSemaphoreCreateBinary(xIMURdySemaphore);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2001      	movs	r0, #1
 8000f92:	f009 fd4d 	bl	800aa30 <xQueueGenericCreate>
 8000f96:	4a09      	ldr	r2, [pc, #36]	; (8000fbc <IMU_Init+0x4c>)
 8000f98:	6010      	str	r0, [r2, #0]
 8000f9a:	b120      	cbz	r0, 8000fa6 <IMU_Init+0x36>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f009 fd69 	bl	800aa78 <xQueueGenericSend>
	uIMUCounter = 0;
 8000fa6:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <IMU_Init+0x50>)
 8000fa8:	2300      	movs	r3, #0
 8000faa:	8013      	strh	r3, [r2, #0]
	uBMPCounter = 0;
 8000fac:	4a05      	ldr	r2, [pc, #20]	; (8000fc4 <IMU_Init+0x54>)
 8000fae:	8013      	strh	r3, [r2, #0]
}
 8000fb0:	b007      	add	sp, #28
 8000fb2:	bd30      	pop	{r4, r5, pc}
 8000fb4:	0800f990 	.word	0x0800f990
 8000fb8:	20022900 	.word	0x20022900
 8000fbc:	20022948 	.word	0x20022948
 8000fc0:	200003c2 	.word	0x200003c2
 8000fc4:	200003c0 	.word	0x200003c0

08000fc8 <IMU_Calcualte>:

void IMU_Calcualte(void)
{

	//	Send raw data to the filter
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8000fc8:	4b99      	ldr	r3, [pc, #612]	; (8001230 <IMU_Calcualte+0x268>)
{
 8000fca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8000fce:	ed93 2a00 	vldr	s4, [r3]
 8000fd2:	4b98      	ldr	r3, [pc, #608]	; (8001234 <IMU_Calcualte+0x26c>)
 8000fd4:	f8df 8298 	ldr.w	r8, [pc, #664]	; 8001270 <IMU_Calcualte+0x2a8>
 8000fd8:	edd3 1a00 	vldr	s3, [r3]
 8000fdc:	4b96      	ldr	r3, [pc, #600]	; (8001238 <IMU_Calcualte+0x270>)

	//	Calculate angles from quaternions
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 8000fde:	4f97      	ldr	r7, [pc, #604]	; (800123c <IMU_Calcualte+0x274>)
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8000fe0:	ed93 1a00 	vldr	s2, [r3]
 8000fe4:	4b96      	ldr	r3, [pc, #600]	; (8001240 <IMU_Calcualte+0x278>)
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 8000fe6:	4d97      	ldr	r5, [pc, #604]	; (8001244 <IMU_Calcualte+0x27c>)
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8000fe8:	edd3 0a00 	vldr	s1, [r3]
 8000fec:	4b96      	ldr	r3, [pc, #600]	; (8001248 <IMU_Calcualte+0x280>)
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 8000fee:	4e97      	ldr	r6, [pc, #604]	; (800124c <IMU_Calcualte+0x284>)
 8000ff0:	4c97      	ldr	r4, [pc, #604]	; (8001250 <IMU_Calcualte+0x288>)
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8000ff2:	edd8 2a00 	vldr	s5, [r8]
 8000ff6:	ed93 0a00 	vldr	s0, [r3]
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 8000ffa:	f8df a278 	ldr.w	sl, [pc, #632]	; 8001274 <IMU_Calcualte+0x2ac>
	pitch = asin(2.0f*(q1*q3-q0*q2));
 8000ffe:	f8df 9278 	ldr.w	r9, [pc, #632]	; 8001278 <IMU_Calcualte+0x2b0>
{
 8001002:	ed2d 8b04 	vpush	{d8-d9}
 8001006:	b082      	sub	sp, #8
	MadgwickAHRSupdateIMU(Gx, Gy, Gz, Ax, Ay, Az);
 8001008:	f000 fad6 	bl	80015b8 <MadgwickAHRSupdateIMU>
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 800100c:	ed95 9a00 	vldr	s18, [r5]
 8001010:	edd6 8a00 	vldr	s17, [r6]
 8001014:	ed94 8a00 	vldr	s16, [r4]
 8001018:	edd7 9a00 	vldr	s19, [r7]
 800101c:	edd7 4a00 	vldr	s9, [r7]
 8001020:	ed97 5a00 	vldr	s10, [r7]
 8001024:	ed94 4a00 	vldr	s8, [r4]
 8001028:	edd4 7a00 	vldr	s15, [r4]
 800102c:	edd6 5a00 	vldr	s11, [r6]
 8001030:	ed96 6a00 	vldr	s12, [r6]
 8001034:	edd5 6a00 	vldr	s13, [r5]
 8001038:	ed95 7a00 	vldr	s14, [r5]
 800103c:	ee67 7ac4 	vnmul.f32	s15, s15, s8
 8001040:	eee4 7a85 	vfma.f32	s15, s9, s10
 8001044:	eee5 7ac6 	vfms.f32	s15, s11, s12
 8001048:	eee6 7a87 	vfma.f32	s15, s13, s14
 800104c:	ee17 0a90 	vmov	r0, s15
 8001050:	f7ff fa8a 	bl	8000568 <__aeabi_f2d>
 8001054:	ee68 7a29 	vmul.f32	s15, s16, s19
 8001058:	e9cd 0100 	strd	r0, r1, [sp]
 800105c:	eee9 7a28 	vfma.f32	s15, s18, s17
 8001060:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001064:	ee17 0a90 	vmov	r0, s15
 8001068:	f7ff fa7e 	bl	8000568 <__aeabi_f2d>
 800106c:	ed9d 1b00 	vldr	d1, [sp]
 8001070:	ec41 0b10 	vmov	d0, r0, r1
 8001074:	f00c ff72 	bl	800df5c <atan2>
 8001078:	ec51 0b10 	vmov	r0, r1, d0
 800107c:	f7ff fda0 	bl	8000bc0 <__aeabi_d2f>
	pitch = asin(2.0f*(q1*q3-q0*q2));
 8001080:	edd6 6a00 	vldr	s13, [r6]
 8001084:	ed97 7a00 	vldr	s14, [r7]
 8001088:	ed95 6a00 	vldr	s12, [r5]
 800108c:	edd4 7a00 	vldr	s15, [r4]
	roll = atan2(2*(q0*q1+q2*q3), q3*q3-q2*q2-q1*q1+q0*q0);
 8001090:	f8ca 0000 	str.w	r0, [sl]
	pitch = asin(2.0f*(q1*q3-q0*q2));
 8001094:	ee67 7ac6 	vnmul.f32	s15, s15, s12
 8001098:	eee6 7a87 	vfma.f32	s15, s13, s14
 800109c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010a0:	ee17 0a90 	vmov	r0, s15
 80010a4:	f7ff fa60 	bl	8000568 <__aeabi_f2d>
 80010a8:	ec41 0b10 	vmov	d0, r0, r1
 80010ac:	f00c fefe 	bl	800deac <asin>
 80010b0:	ec51 0b10 	vmov	r0, r1, d0
 80010b4:	f7ff fd84 	bl	8000bc0 <__aeabi_d2f>
	yaw = atan2(2*(q0*q3+q1*q2), q1*q1+q0*q0-q3*q3-q2*q2);
 80010b8:	ed95 9a00 	vldr	s18, [r5]
 80010bc:	edd7 8a00 	vldr	s17, [r7]
 80010c0:	ed96 8a00 	vldr	s16, [r6]
 80010c4:	edd4 9a00 	vldr	s19, [r4]
 80010c8:	edd6 4a00 	vldr	s9, [r6]
 80010cc:	ed96 5a00 	vldr	s10, [r6]
 80010d0:	edd5 7a00 	vldr	s15, [r5]
 80010d4:	ed95 4a00 	vldr	s8, [r5]
 80010d8:	edd7 5a00 	vldr	s11, [r7]
 80010dc:	ed97 6a00 	vldr	s12, [r7]
 80010e0:	edd4 6a00 	vldr	s13, [r4]
 80010e4:	ed94 7a00 	vldr	s14, [r4]
	pitch = asin(2.0f*(q1*q3-q0*q2));
 80010e8:	f8c9 0000 	str.w	r0, [r9]
	yaw = atan2(2*(q0*q3+q1*q2), q1*q1+q0*q0-q3*q3-q2*q2);
 80010ec:	ee67 7a84 	vmul.f32	s15, s15, s8
 80010f0:	eee4 7a85 	vfma.f32	s15, s9, s10
 80010f4:	eee5 7ac6 	vfms.f32	s15, s11, s12
 80010f8:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80010fc:	ee17 0a90 	vmov	r0, s15
 8001100:	f7ff fa32 	bl	8000568 <__aeabi_f2d>
 8001104:	ee68 7a29 	vmul.f32	s15, s16, s19
 8001108:	e9cd 0100 	strd	r0, r1, [sp]
 800110c:	eee9 7a28 	vfma.f32	s15, s18, s17
 8001110:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001114:	ee17 0a90 	vmov	r0, s15
 8001118:	f7ff fa26 	bl	8000568 <__aeabi_f2d>
 800111c:	ed9d 1b00 	vldr	d1, [sp]
 8001120:	ec41 0b10 	vmov	d0, r0, r1
 8001124:	f00c ff1a 	bl	800df5c <atan2>
 8001128:	ec51 0b10 	vmov	r0, r1, d0
 800112c:	f7ff fd48 	bl	8000bc0 <__aeabi_d2f>

	//	Translation of angles from radians to degrees
	yaw = RAD_TO_DEG * yaw;
 8001130:	f7ff fa1a 	bl	8000568 <__aeabi_f2d>
 8001134:	a33c      	add	r3, pc, #240	; (adr r3, 8001228 <IMU_Calcualte+0x260>)
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	f7ff fa69 	bl	8000610 <__aeabi_dmul>
 800113e:	f7ff fd3f 	bl	8000bc0 <__aeabi_d2f>
 8001142:	4b44      	ldr	r3, [pc, #272]	; (8001254 <IMU_Calcualte+0x28c>)
 8001144:	6018      	str	r0, [r3, #0]
	pitch = RAD_TO_DEG * pitch;
 8001146:	f8d9 0000 	ldr.w	r0, [r9]
 800114a:	f7ff fa0d 	bl	8000568 <__aeabi_f2d>
 800114e:	a336      	add	r3, pc, #216	; (adr r3, 8001228 <IMU_Calcualte+0x260>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff fa5c 	bl	8000610 <__aeabi_dmul>
 8001158:	f7ff fd32 	bl	8000bc0 <__aeabi_d2f>
 800115c:	f8c9 0000 	str.w	r0, [r9]
	roll = RAD_TO_DEG * roll;
 8001160:	f8da 0000 	ldr.w	r0, [sl]
 8001164:	f7ff fa00 	bl	8000568 <__aeabi_f2d>
 8001168:	a32f      	add	r3, pc, #188	; (adr r3, 8001228 <IMU_Calcualte+0x260>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff fa4f 	bl	8000610 <__aeabi_dmul>
 8001172:	f7ff fd25 	bl	8000bc0 <__aeabi_d2f>

	if(uIMUCounter < IMU_LOW_DATA_SIZE)
 8001176:	4b38      	ldr	r3, [pc, #224]	; (8001258 <IMU_Calcualte+0x290>)
	roll = RAD_TO_DEG * roll;
 8001178:	f8ca 0000 	str.w	r0, [sl]
	if(uIMUCounter < IMU_LOW_DATA_SIZE)
 800117c:	881a      	ldrh	r2, [r3, #0]
 800117e:	2ac7      	cmp	r2, #199	; 0xc7
 8001180:	461f      	mov	r7, r3
 8001182:	d83f      	bhi.n	8001204 <IMU_Calcualte+0x23c>
	{
		if(uBMPCounter < 20)
 8001184:	4c35      	ldr	r4, [pc, #212]	; (800125c <IMU_Calcualte+0x294>)
 8001186:	8823      	ldrh	r3, [r4, #0]
 8001188:	2b13      	cmp	r3, #19
 800118a:	d808      	bhi.n	800119e <IMU_Calcualte+0x1d6>
		{
			uBMPCounter++;
 800118c:	3301      	adds	r3, #1
 800118e:	b29b      	uxth	r3, r3
			if(uBMPCounter==20){
 8001190:	2b14      	cmp	r3, #20
			uBMPCounter++;
 8001192:	8023      	strh	r3, [r4, #0]
			if(uBMPCounter==20){
 8001194:	d103      	bne.n	800119e <IMU_Calcualte+0x1d6>
				BMP180_StartMeasure();
 8001196:	f000 fba9 	bl	80018ec <BMP180_StartMeasure>
				uBMPCounter = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	8023      	strh	r3, [r4, #0]
			}
		}

		tSensors *curDistanceData = Devices_GetDataPointer();
 800119e:	f000 fe0f 	bl	8001dc0 <Devices_GetDataPointer>
		//

		memcpy(&accumData[uIMUCounter].sensorsData,curDistanceData,sizeof(tSensors));
 80011a2:	883b      	ldrh	r3, [r7, #0]
 80011a4:	4c2e      	ldr	r4, [pc, #184]	; (8001260 <IMU_Calcualte+0x298>)
 80011a6:	2228      	movs	r2, #40	; 0x28
 80011a8:	435a      	muls	r2, r3
 80011aa:	f102 0e02 	add.w	lr, r2, #2
 80011ae:	6803      	ldr	r3, [r0, #0]
 80011b0:	f844 300e 	str.w	r3, [r4, lr]
 80011b4:	eb04 010e 	add.w	r1, r4, lr
 80011b8:	6843      	ldr	r3, [r0, #4]
 80011ba:	604b      	str	r3, [r1, #4]
 80011bc:	6883      	ldr	r3, [r0, #8]
 80011be:	608b      	str	r3, [r1, #8]

		accumData[uIMUCounter].imuData.fAz = Az;
 80011c0:	4414      	add	r4, r2
 80011c2:	f8d8 3000 	ldr.w	r3, [r8]
 80011c6:	6123      	str	r3, [r4, #16]
		accumData[uIMUCounter].imuData.fPitch = pitch;
 80011c8:	f8d9 3000 	ldr.w	r3, [r9]
 80011cc:	6163      	str	r3, [r4, #20]
		accumData[uIMUCounter].imuData.fRoll = roll;
 80011ce:	f8da 3000 	ldr.w	r3, [sl]
 80011d2:	61a3      	str	r3, [r4, #24]
		//accumData[uIMUCounter].fAltitude = 0;
		accumData[uIMUCounter].fLatitude = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	6223      	str	r3, [r4, #32]
		accumData[uIMUCounter].fLongitude = 0;
 80011d8:	6263      	str	r3, [r4, #36]	; 0x24
		accumData[uIMUCounter].fAltitude = BMP180_GetAltitude();
 80011da:	f000 fbcd 	bl	8001978 <BMP180_GetAltitude>

		if(uIMUCounter == IMU_LOW_DATA_SIZE / 2){
 80011de:	883b      	ldrh	r3, [r7, #0]
		accumData[uIMUCounter].fAltitude = BMP180_GetAltitude();
 80011e0:	ed84 0a07 	vstr	s0, [r4, #28]
		if(uIMUCounter == IMU_LOW_DATA_SIZE / 2){
 80011e4:	2b64      	cmp	r3, #100	; 0x64
 80011e6:	d101      	bne.n	80011ec <IMU_Calcualte+0x224>
			mainGiveSemaphore();
 80011e8:	f001 f82c 	bl	8002244 <mainGiveSemaphore>
		}

		uIMUCounter++;
 80011ec:	883b      	ldrh	r3, [r7, #0]
 80011ee:	3301      	adds	r3, #1
 80011f0:	803b      	strh	r3, [r7, #0]
		BSP_SDCard_StartWrite();

	}


	uIMUSDCardCounter++;
 80011f2:	4a1c      	ldr	r2, [pc, #112]	; (8001264 <IMU_Calcualte+0x29c>)
 80011f4:	8813      	ldrh	r3, [r2, #0]
 80011f6:	3301      	adds	r3, #1
 80011f8:	8013      	strh	r3, [r2, #0]
}
 80011fa:	b002      	add	sp, #8
 80011fc:	ecbd 8b04 	vpop	{d8-d9}
 8001200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		memcpy(&skifCurrentData,&accumData[IMU_LOW_DATA_SIZE - 1],sizeof(tSDCardWriteData));
 8001204:	4d18      	ldr	r5, [pc, #96]	; (8001268 <IMU_Calcualte+0x2a0>)
 8001206:	4c19      	ldr	r4, [pc, #100]	; (800126c <IMU_Calcualte+0x2a4>)
		uIMUCounter = 0;
 8001208:	2200      	movs	r2, #0
 800120a:	801a      	strh	r2, [r3, #0]
		memcpy(&skifCurrentData,&accumData[IMU_LOW_DATA_SIZE - 1],sizeof(tSDCardWriteData));
 800120c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800120e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001214:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001218:	e884 0003 	stmia.w	r4, {r0, r1}
		mainGiveSemaphore();
 800121c:	f001 f812 	bl	8002244 <mainGiveSemaphore>
		BSP_SDCard_StartWrite();
 8001220:	f001 ff46 	bl	80030b0 <BSP_SDCard_StartWrite>
 8001224:	e7e5      	b.n	80011f2 <IMU_Calcualte+0x22a>
 8001226:	bf00      	nop
 8001228:	1a63c1f8 	.word	0x1a63c1f8
 800122c:	404ca5dc 	.word	0x404ca5dc
 8001230:	20022934 	.word	0x20022934
 8001234:	20022940 	.word	0x20022940
 8001238:	20022978 	.word	0x20022978
 800123c:	200003d0 	.word	0x200003d0
 8001240:	20022938 	.word	0x20022938
 8001244:	20000004 	.word	0x20000004
 8001248:	20022904 	.word	0x20022904
 800124c:	200003c8 	.word	0x200003c8
 8001250:	200003cc 	.word	0x200003cc
 8001254:	20022964 	.word	0x20022964
 8001258:	200003c2 	.word	0x200003c2
 800125c:	200003c0 	.word	0x200003c0
 8001260:	10000000 	.word	0x10000000
 8001264:	200003c4 	.word	0x200003c4
 8001268:	10001f18 	.word	0x10001f18
 800126c:	20022980 	.word	0x20022980
 8001270:	20022950 	.word	0x20022950
 8001274:	2002296c 	.word	0x2002296c
 8001278:	20022968 	.word	0x20022968

0800127c <IMU_Task>:
{
 800127c:	b510      	push	{r4, lr}
	BSP_I2C_Init();
 800127e:	f001 fbc1 	bl	8002a04 <BSP_I2C_Init>
	Devices_IMUOff();
 8001282:	f000 fe97 	bl	8001fb4 <Devices_IMUOff>
	osDelay(10);
 8001286:	200a      	movs	r0, #10
 8001288:	f008 ffd3 	bl	800a232 <osDelay>
	Devices_IMUOn();
 800128c:	f000 fe8a 	bl	8001fa4 <Devices_IMUOn>
	osDelay(10);
 8001290:	200a      	movs	r0, #10
 8001292:	f008 ffce 	bl	800a232 <osDelay>
	BSP_I2C_Write_Byte(MPU6050_ADDRESS, PWR_MGMT_1, 0x00);
 8001296:	2200      	movs	r2, #0
 8001298:	216b      	movs	r1, #107	; 0x6b
 800129a:	2068      	movs	r0, #104	; 0x68
 800129c:	f001 fc2e 	bl	8002afc <BSP_I2C_Write_Byte>
	devID = BSP_I2C_Read_Byte(MPU6050_ADDRESS, WHO_AM_I_MPU9255);
 80012a0:	2175      	movs	r1, #117	; 0x75
 80012a2:	2068      	movs	r0, #104	; 0x68
 80012a4:	f001 fbd0 	bl	8002a48 <BSP_I2C_Read_Byte>
	if(devID == 0x73)
 80012a8:	2873      	cmp	r0, #115	; 0x73
 80012aa:	d134      	bne.n	8001316 <IMU_Task+0x9a>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, CONFIG, 0x06);
 80012ac:	2206      	movs	r2, #6
 80012ae:	211a      	movs	r1, #26
 80012b0:	2068      	movs	r0, #104	; 0x68
 80012b2:	f001 fc23 	bl	8002afc <BSP_I2C_Write_Byte>
		osDelay(10);
 80012b6:	200a      	movs	r0, #10
 80012b8:	f008 ffbb 	bl	800a232 <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, GYRO_CONFIG, GYRO_FULL_SCALE_250_DPS);
 80012bc:	2200      	movs	r2, #0
 80012be:	211b      	movs	r1, #27
 80012c0:	2068      	movs	r0, #104	; 0x68
 80012c2:	f001 fc1b 	bl	8002afc <BSP_I2C_Write_Byte>
		osDelay(10);
 80012c6:	200a      	movs	r0, #10
 80012c8:	f008 ffb3 	bl	800a232 <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, ACCEL_CONFIG, ACC_FULL_SCALE_2_G);
 80012cc:	2200      	movs	r2, #0
 80012ce:	211c      	movs	r1, #28
 80012d0:	2068      	movs	r0, #104	; 0x68
 80012d2:	f001 fc13 	bl	8002afc <BSP_I2C_Write_Byte>
		osDelay(10);
 80012d6:	200a      	movs	r0, #10
 80012d8:	f008 ffab 	bl	800a232 <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, SMPLRT_DIV , 0x03);
 80012dc:	2203      	movs	r2, #3
 80012de:	2119      	movs	r1, #25
 80012e0:	2068      	movs	r0, #104	; 0x68
 80012e2:	f001 fc0b 	bl	8002afc <BSP_I2C_Write_Byte>
		osDelay(10);
 80012e6:	200a      	movs	r0, #10
 80012e8:	f008 ffa3 	bl	800a232 <osDelay>
		BSP_I2C_Write_Byte(MPU6050_ADDRESS, INT_ENABLE, DATA_RDY_EN);
 80012ec:	2201      	movs	r2, #1
 80012ee:	2138      	movs	r1, #56	; 0x38
 80012f0:	2068      	movs	r0, #104	; 0x68
 80012f2:	f001 fc03 	bl	8002afc <BSP_I2C_Write_Byte>
		osDelay(10);
 80012f6:	200a      	movs	r0, #10
 80012f8:	f008 ff9b 	bl	800a232 <osDelay>
	BMP180_Init();
 80012fc:	f000 fab8 	bl	8001870 <BMP180_Init>
		xSemaphoreTake( xIMURdySemaphore, portMAX_DELAY );
 8001300:	4c07      	ldr	r4, [pc, #28]	; (8001320 <IMU_Task+0xa4>)
 8001302:	6820      	ldr	r0, [r4, #0]
 8001304:	2300      	movs	r3, #0
 8001306:	f04f 32ff 	mov.w	r2, #4294967295
 800130a:	4619      	mov	r1, r3
 800130c:	f009 fcbe 	bl	800ac8c <xQueueGenericReceive>
		IMU_Calcualte();
 8001310:	f7ff fe5a 	bl	8000fc8 <IMU_Calcualte>
 8001314:	e7f5      	b.n	8001302 <IMU_Task+0x86>
		Error_Handler();
 8001316:	2151      	movs	r1, #81	; 0x51
 8001318:	4802      	ldr	r0, [pc, #8]	; (8001324 <IMU_Task+0xa8>)
 800131a:	f000 fff7 	bl	800230c <_Error_Handler>
 800131e:	e7ed      	b.n	80012fc <IMU_Task+0x80>
 8001320:	20022948 	.word	0x20022948
 8001324:	0800fa0d 	.word	0x0800fa0d

08001328 <BSP_EXTI5_Callback>:
/**
  * @brief 			 200Hz  MPU6050
  * @reval			None
  */
void BSP_EXTI5_Callback()
{
 8001328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800132c:	b08a      	sub	sp, #40	; 0x28
	portBASE_TYPE 	xTaskWoken;
	uint8_t 		Buf[14];
	HAL_StatusTypeDef hStatus = HAL_I2C_Mem_Read(&I2C1Handle, (uint16_t)MPU6050_ADDRESS << 1, ACCEL_XOUT_H, 1, Buf, 14, 0x100);
 800132e:	230e      	movs	r3, #14
 8001330:	f44f 7480 	mov.w	r4, #256	; 0x100
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	ab06      	add	r3, sp, #24
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	9402      	str	r4, [sp, #8]
 800133c:	2301      	movs	r3, #1
 800133e:	223b      	movs	r2, #59	; 0x3b
 8001340:	21d0      	movs	r1, #208	; 0xd0
 8001342:	487f      	ldr	r0, [pc, #508]	; (8001540 <BSP_EXTI5_Callback+0x218>)
 8001344:	f003 f868 	bl	8004418 <HAL_I2C_Mem_Read>
	if(hStatus!= HAL_OK){
 8001348:	b178      	cbz	r0, 800136a <BSP_EXTI5_Callback+0x42>
		static I2C_Module	i2c1Module;
			i2c1Module.instance = I2C1Handle;
 800134a:	4b7e      	ldr	r3, [pc, #504]	; (8001544 <BSP_EXTI5_Callback+0x21c>)
 800134c:	497c      	ldr	r1, [pc, #496]	; (8001540 <BSP_EXTI5_Callback+0x218>)
 800134e:	2254      	movs	r2, #84	; 0x54
 8001350:	4618      	mov	r0, r3
 8001352:	f00a fd59 	bl	800be08 <memcpy>
			i2c1Module.sclPin = GPIO_PIN_6;
 8001356:	2240      	movs	r2, #64	; 0x40
 8001358:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
			i2c1Module.sclPort = GPIOB;
 800135c:	4a7a      	ldr	r2, [pc, #488]	; (8001548 <BSP_EXTI5_Callback+0x220>)
 800135e:	6602      	str	r2, [r0, #96]	; 0x60
			i2c1Module.sdaPin = GPIO_PIN_8;
 8001360:	f8a0 4054 	strh.w	r4, [r0, #84]	; 0x54
			i2c1Module.sdaPort = GPIOB;
 8001364:	6582      	str	r2, [r0, #88]	; 0x58

		I2C_ClearBusyFlagErratum(&i2c1Module);
 8001366:	f001 fbe1 	bl	8002b2c <I2C_ClearBusyFlagErratum>
	}
	ax = (int16_t)Buf[0]<<8 | Buf[1];
 800136a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800136e:	f89d 0019 	ldrb.w	r0, [sp, #25]
	ay = (int16_t)Buf[2]<<8 | Buf[3];
 8001372:	f89d 801b 	ldrb.w	r8, [sp, #27]
	az = (int16_t)Buf[4]<<8 | Buf[5];
 8001376:	f89d 701d 	ldrb.w	r7, [sp, #29]

	gx = (int16_t)Buf[8]<<8 | Buf[9];
 800137a:	f89d 6021 	ldrb.w	r6, [sp, #33]	; 0x21
	gy = (int16_t)Buf[10]<<8 | Buf[11];
 800137e:	f89d 5023 	ldrb.w	r5, [sp, #35]	; 0x23
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 8001382:	f89d 4025 	ldrb.w	r4, [sp, #37]	; 0x25
	ax = (int16_t)Buf[0]<<8 | Buf[1];
 8001386:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800138a:	4b70      	ldr	r3, [pc, #448]	; (800154c <BSP_EXTI5_Callback+0x224>)
 800138c:	b200      	sxth	r0, r0
 800138e:	8018      	strh	r0, [r3, #0]
	ay = (int16_t)Buf[2]<<8 | Buf[3];
 8001390:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8001394:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
 8001398:	4b6d      	ldr	r3, [pc, #436]	; (8001550 <BSP_EXTI5_Callback+0x228>)
 800139a:	fa0f f888 	sxth.w	r8, r8
 800139e:	f8a3 8000 	strh.w	r8, [r3]
	az = (int16_t)Buf[4]<<8 | Buf[5];
 80013a2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80013a6:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
 80013aa:	4b6a      	ldr	r3, [pc, #424]	; (8001554 <BSP_EXTI5_Callback+0x22c>)
 80013ac:	b23f      	sxth	r7, r7
 80013ae:	801f      	strh	r7, [r3, #0]
	gx = (int16_t)Buf[8]<<8 | Buf[9];
 80013b0:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80013b4:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
 80013b8:	4b67      	ldr	r3, [pc, #412]	; (8001558 <BSP_EXTI5_Callback+0x230>)
 80013ba:	b236      	sxth	r6, r6
 80013bc:	801e      	strh	r6, [r3, #0]
	gy = (int16_t)Buf[10]<<8 | Buf[11];
 80013be:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 80013c2:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80013c6:	4b65      	ldr	r3, [pc, #404]	; (800155c <BSP_EXTI5_Callback+0x234>)
 80013c8:	b22d      	sxth	r5, r5
 80013ca:	801d      	strh	r5, [r3, #0]

	Ax = (float)(ax) * A_RES;
 80013cc:	ee07 0a90 	vmov	s15, r0
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 80013d0:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
	Ax = (float)(ax) * A_RES;
 80013d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 80013d8:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80013dc:	4b60      	ldr	r3, [pc, #384]	; (8001560 <BSP_EXTI5_Callback+0x238>)
 80013de:	b224      	sxth	r4, r4
	Ax = (float)(ax) * A_RES;
 80013e0:	ee17 0a90 	vmov	r0, s15
	gz = (int16_t)Buf[12]<<8 | Buf[13];
 80013e4:	801c      	strh	r4, [r3, #0]
	Ax = (float)(ax) * A_RES;
 80013e6:	f7ff f8bf 	bl	8000568 <__aeabi_f2d>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	f7fe ff5d 	bl	80002ac <__adddf3>
 80013f2:	2200      	movs	r2, #0
 80013f4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80013f8:	f7ff f90a 	bl	8000610 <__aeabi_dmul>
 80013fc:	f7ff fbe0 	bl	8000bc0 <__aeabi_d2f>
	Ay = (float)(ay) * A_RES;
 8001400:	ee07 8a90 	vmov	s15, r8
	Ax = (float)(ax) * A_RES;
 8001404:	4b57      	ldr	r3, [pc, #348]	; (8001564 <BSP_EXTI5_Callback+0x23c>)
	Ay = (float)(ay) * A_RES;
 8001406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Ax = (float)(ax) * A_RES;
 800140a:	6018      	str	r0, [r3, #0]
	Ay = (float)(ay) * A_RES;
 800140c:	ee17 0a90 	vmov	r0, s15
 8001410:	f7ff f8aa 	bl	8000568 <__aeabi_f2d>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	f7fe ff48 	bl	80002ac <__adddf3>
 800141c:	2200      	movs	r2, #0
 800141e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001422:	f7ff f8f5 	bl	8000610 <__aeabi_dmul>
 8001426:	f7ff fbcb 	bl	8000bc0 <__aeabi_d2f>
	Az = (float)(az) * A_RES;
 800142a:	ee07 7a90 	vmov	s15, r7
	Ay = (float)(ay) * A_RES;
 800142e:	4b4e      	ldr	r3, [pc, #312]	; (8001568 <BSP_EXTI5_Callback+0x240>)
	Az = (float)(az) * A_RES;
 8001430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Ay = (float)(ay) * A_RES;
 8001434:	6018      	str	r0, [r3, #0]
	Az = (float)(az) * A_RES;
 8001436:	ee17 0a90 	vmov	r0, s15
 800143a:	f7ff f895 	bl	8000568 <__aeabi_f2d>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	f7fe ff33 	bl	80002ac <__adddf3>
 8001446:	2200      	movs	r2, #0
 8001448:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800144c:	f7ff f8e0 	bl	8000610 <__aeabi_dmul>
 8001450:	f7ff fbb6 	bl	8000bc0 <__aeabi_d2f>

	Gx = (float)(gx) * G_RES * DEG_TO_RAD;
 8001454:	ee07 6a90 	vmov	s15, r6
	Az = (float)(az) * A_RES;
 8001458:	4b44      	ldr	r3, [pc, #272]	; (800156c <BSP_EXTI5_Callback+0x244>)
	Gx = (float)(gx) * G_RES * DEG_TO_RAD;
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Az = (float)(az) * A_RES;
 800145e:	6018      	str	r0, [r3, #0]
	Gx = (float)(gx) * G_RES * DEG_TO_RAD;
 8001460:	ee17 0a90 	vmov	r0, s15
 8001464:	f7ff f880 	bl	8000568 <__aeabi_f2d>
 8001468:	2200      	movs	r2, #0
 800146a:	4b41      	ldr	r3, [pc, #260]	; (8001570 <BSP_EXTI5_Callback+0x248>)
 800146c:	f7ff f8d0 	bl	8000610 <__aeabi_dmul>
 8001470:	2200      	movs	r2, #0
 8001472:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001476:	f7ff f8cb 	bl	8000610 <__aeabi_dmul>
 800147a:	a32f      	add	r3, pc, #188	; (adr r3, 8001538 <BSP_EXTI5_Callback+0x210>)
 800147c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001480:	f7ff f8c6 	bl	8000610 <__aeabi_dmul>
 8001484:	2200      	movs	r2, #0
 8001486:	4b3b      	ldr	r3, [pc, #236]	; (8001574 <BSP_EXTI5_Callback+0x24c>)
 8001488:	f7ff f9ec 	bl	8000864 <__aeabi_ddiv>
 800148c:	f7ff fb98 	bl	8000bc0 <__aeabi_d2f>
	Gy = (float)(gy) * G_RES * DEG_TO_RAD;
 8001490:	ee07 5a90 	vmov	s15, r5
	Gx = (float)(gx) * G_RES * DEG_TO_RAD;
 8001494:	4b38      	ldr	r3, [pc, #224]	; (8001578 <BSP_EXTI5_Callback+0x250>)
	Gy = (float)(gy) * G_RES * DEG_TO_RAD;
 8001496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Gx = (float)(gx) * G_RES * DEG_TO_RAD;
 800149a:	6018      	str	r0, [r3, #0]
	Gy = (float)(gy) * G_RES * DEG_TO_RAD;
 800149c:	ee17 0a90 	vmov	r0, s15
 80014a0:	f7ff f862 	bl	8000568 <__aeabi_f2d>
 80014a4:	2200      	movs	r2, #0
 80014a6:	4b32      	ldr	r3, [pc, #200]	; (8001570 <BSP_EXTI5_Callback+0x248>)
 80014a8:	f7ff f8b2 	bl	8000610 <__aeabi_dmul>
 80014ac:	2200      	movs	r2, #0
 80014ae:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80014b2:	f7ff f8ad 	bl	8000610 <__aeabi_dmul>
 80014b6:	a320      	add	r3, pc, #128	; (adr r3, 8001538 <BSP_EXTI5_Callback+0x210>)
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	f7ff f8a8 	bl	8000610 <__aeabi_dmul>
 80014c0:	2200      	movs	r2, #0
 80014c2:	4b2c      	ldr	r3, [pc, #176]	; (8001574 <BSP_EXTI5_Callback+0x24c>)
 80014c4:	f7ff f9ce 	bl	8000864 <__aeabi_ddiv>
 80014c8:	f7ff fb7a 	bl	8000bc0 <__aeabi_d2f>
	Gz = (float)(gz) * G_RES * DEG_TO_RAD;
 80014cc:	ee07 4a90 	vmov	s15, r4
	Gy = (float)(gy) * G_RES * DEG_TO_RAD;
 80014d0:	4b2a      	ldr	r3, [pc, #168]	; (800157c <BSP_EXTI5_Callback+0x254>)
	Gz = (float)(gz) * G_RES * DEG_TO_RAD;
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Gy = (float)(gy) * G_RES * DEG_TO_RAD;
 80014d6:	6018      	str	r0, [r3, #0]
	Gz = (float)(gz) * G_RES * DEG_TO_RAD;
 80014d8:	ee17 0a90 	vmov	r0, s15
 80014dc:	f7ff f844 	bl	8000568 <__aeabi_f2d>
 80014e0:	2200      	movs	r2, #0
 80014e2:	4b23      	ldr	r3, [pc, #140]	; (8001570 <BSP_EXTI5_Callback+0x248>)
 80014e4:	f7ff f894 	bl	8000610 <__aeabi_dmul>
 80014e8:	2200      	movs	r2, #0
 80014ea:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80014ee:	f7ff f88f 	bl	8000610 <__aeabi_dmul>
 80014f2:	a311      	add	r3, pc, #68	; (adr r3, 8001538 <BSP_EXTI5_Callback+0x210>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f88a 	bl	8000610 <__aeabi_dmul>
 80014fc:	2200      	movs	r2, #0
 80014fe:	4b1d      	ldr	r3, [pc, #116]	; (8001574 <BSP_EXTI5_Callback+0x24c>)
 8001500:	f7ff f9b0 	bl	8000864 <__aeabi_ddiv>
 8001504:	f7ff fb5c 	bl	8000bc0 <__aeabi_d2f>
 8001508:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <BSP_EXTI5_Callback+0x258>)
 800150a:	6018      	str	r0, [r3, #0]




	xSemaphoreGiveFromISR( xIMURdySemaphore, &xTaskWoken );
 800150c:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <BSP_EXTI5_Callback+0x25c>)
 800150e:	a905      	add	r1, sp, #20
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	f009 fb67 	bl	800abe4 <xQueueGiveFromISR>
	if( xTaskWoken == pdTRUE){
 8001516:	9b05      	ldr	r3, [sp, #20]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d107      	bne.n	800152c <BSP_EXTI5_Callback+0x204>
			taskYIELD();
 800151c:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <BSP_EXTI5_Callback+0x260>)
 800151e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	f3bf 8f4f 	dsb	sy
 8001528:	f3bf 8f6f 	isb	sy
	}

}
 800152c:	b00a      	add	sp, #40	; 0x28
 800152e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001532:	bf00      	nop
 8001534:	f3af 8000 	nop.w
 8001538:	54442d18 	.word	0x54442d18
 800153c:	400921fb 	.word	0x400921fb
 8001540:	20022b00 	.word	0x20022b00
 8001544:	2000035c 	.word	0x2000035c
 8001548:	40020400 	.word	0x40020400
 800154c:	2002293c 	.word	0x2002293c
 8001550:	20022974 	.word	0x20022974
 8001554:	20022924 	.word	0x20022924
 8001558:	20022970 	.word	0x20022970
 800155c:	20022920 	.word	0x20022920
 8001560:	2002294c 	.word	0x2002294c
 8001564:	20022940 	.word	0x20022940
 8001568:	20022934 	.word	0x20022934
 800156c:	20022950 	.word	0x20022950
 8001570:	406f4000 	.word	0x406f4000
 8001574:	40668000 	.word	0x40668000
 8001578:	20022904 	.word	0x20022904
 800157c:	20022938 	.word	0x20022938
 8001580:	20022978 	.word	0x20022978
 8001584:	20022948 	.word	0x20022948
 8001588:	e000ed04 	.word	0xe000ed04

0800158c <invSqrt>:
float invSqrt(float x) {
	float halfx = 0.5f * x;
	float y = x;
	long i = *(long*)&y;
	i = 0x5f3759df - (i>>1);
	y = *(float*)&i;
 800158c:	ee10 2a10 	vmov	r2, s0
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <invSqrt+0x28>)
	float halfx = 0.5f * x;
 8001592:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
	y = *(float*)&i;
 8001596:	eba3 0362 	sub.w	r3, r3, r2, asr #1
 800159a:	ee07 3a10 	vmov	s14, r3
	float halfx = 0.5f * x;
 800159e:	ee60 7a27 	vmul.f32	s15, s0, s15
	y = y * (1.5f - (halfx * y * y));
 80015a2:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80015a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015aa:	eea7 0a67 	vfms.f32	s0, s14, s15
	return y;
}
 80015ae:	ee20 0a07 	vmul.f32	s0, s0, s14
 80015b2:	4770      	bx	lr
 80015b4:	5f3759df 	.word	0x5f3759df

080015b8 <MadgwickAHRSupdateIMU>:
void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80015b8:	b538      	push	{r3, r4, r5, lr}
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80015ba:	48a7      	ldr	r0, [pc, #668]	; (8001858 <MadgwickAHRSupdateIMU+0x2a0>)
 80015bc:	49a7      	ldr	r1, [pc, #668]	; (800185c <MadgwickAHRSupdateIMU+0x2a4>)
 80015be:	4ca8      	ldr	r4, [pc, #672]	; (8001860 <MadgwickAHRSupdateIMU+0x2a8>)
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80015c0:	4da8      	ldr	r5, [pc, #672]	; (8001864 <MadgwickAHRSupdateIMU+0x2ac>)
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80015c2:	ed90 7a00 	vldr	s14, [r0]
 80015c6:	ed91 4a00 	vldr	s8, [r1]
 80015ca:	edd4 7a00 	vldr	s15, [r4]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80015ce:	edd5 6a00 	vldr	s13, [r5]
 80015d2:	edd1 4a00 	vldr	s9, [r1]
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80015d6:	ee20 4ac4 	vnmul.f32	s8, s1, s8
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80015da:	ee61 4a24 	vmul.f32	s9, s2, s9
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80015de:	eea7 4a40 	vfms.f32	s8, s14, s0
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80015e2:	eee0 4a26 	vfma.f32	s9, s0, s13
 80015e6:	ed94 7a00 	vldr	s14, [r4]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80015ea:	edd5 6a00 	vldr	s13, [r5]
 80015ee:	ed90 5a00 	vldr	s10, [r0]
 80015f2:	ee25 5a41 	vnmul.f32	s10, s10, s2
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80015f6:	eee0 4ac7 	vfms.f32	s9, s1, s14
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80015fa:	eea0 5aa6 	vfma.f32	s10, s1, s13
 80015fe:	ed94 7a00 	vldr	s14, [r4]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001602:	edd5 6a00 	vldr	s13, [r5]
 8001606:	ed90 6a00 	vldr	s12, [r0]
 800160a:	ee60 0a86 	vmul.f32	s1, s1, s12
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800160e:	eea0 5a07 	vfma.f32	s10, s0, s14
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001612:	eee1 0a26 	vfma.f32	s1, s2, s13
 8001616:	ed91 7a00 	vldr	s14, [r1]
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800161a:	eea7 4ac1 	vfms.f32	s8, s15, s2
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800161e:	eee0 0a47 	vfms.f32	s1, s0, s14
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001622:	eef5 1a40 	vcmp.f32	s3, #0.0
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001626:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800162a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 800162e:	ed2d 8b08 	vpush	{d8-d11}
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001632:	ee24 4a27 	vmul.f32	s8, s8, s15
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8001636:	ee64 4aa7 	vmul.f32	s9, s9, s15
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800163a:	ee25 5a27 	vmul.f32	s10, s10, s15
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800163e:	ee60 0aa7 	vmul.f32	s1, s1, s15
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001642:	d10a      	bne.n	800165a <MadgwickAHRSupdateIMU+0xa2>
 8001644:	eeb5 2a40 	vcmp.f32	s4, #0.0
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d105      	bne.n	800165a <MadgwickAHRSupdateIMU+0xa2>
 800164e:	eef5 2a40 	vcmp.f32	s5, #0.0
 8001652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001656:	f000 80af 	beq.w	80017b8 <MadgwickAHRSupdateIMU+0x200>
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800165a:	ee22 0a02 	vmul.f32	s0, s4, s4
		_4q0 = 4.0f * q0;
 800165e:	eeb1 8a00 	vmov.f32	s16, #16	; 0x40800000  4.0
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001662:	eea1 0aa1 	vfma.f32	s0, s3, s3
 8001666:	eea2 0aa2 	vfma.f32	s0, s5, s5
 800166a:	f7ff ff8f 	bl	800158c <invSqrt>
		_2q0 = 2.0f * q0;
 800166e:	edd5 7a00 	vldr	s15, [r5]
		_2q1 = 2.0f * q1;
 8001672:	ed90 7a00 	vldr	s14, [r0]
		_2q2 = 2.0f * q2;
 8001676:	ed91 3a00 	vldr	s6, [r1]
		_2q3 = 2.0f * q3;
 800167a:	edd4 9a00 	vldr	s19, [r4]
		_4q0 = 4.0f * q0;
 800167e:	ed95 6a00 	vldr	s12, [r5]
		_4q1 = 4.0f * q1;
 8001682:	edd0 aa00 	vldr	s21, [r0]
		_4q2 = 4.0f * q2;
 8001686:	edd1 8a00 	vldr	s17, [r1]
		_8q1 = 8.0f * q1;
 800168a:	ed90 ba00 	vldr	s22, [r0]
		_8q2 = 8.0f * q2;
 800168e:	ed91 9a00 	vldr	s18, [r1]
		_8q1 = 8.0f * q1;
 8001692:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001696:	ee2b ba26 	vmul.f32	s22, s22, s13
		_8q2 = 8.0f * q2;
 800169a:	ee29 9a26 	vmul.f32	s18, s18, s13
		q0q0 = q0 * q0;
 800169e:	edd5 6a00 	vldr	s13, [r5]
 80016a2:	edd5 ba00 	vldr	s23, [r5]
		q1q1 = q1 * q1;
 80016a6:	ed90 1a00 	vldr	s2, [r0]
 80016aa:	edd0 5a00 	vldr	s11, [r0]
		q2q2 = q2 * q2;
 80016ae:	edd1 3a00 	vldr	s7, [r1]
		q1q1 = q1 * q1;
 80016b2:	ee21 1a25 	vmul.f32	s2, s2, s11
		q2q2 = q2 * q2;
 80016b6:	edd1 5a00 	vldr	s11, [r1]
		q3q3 = q3 * q3;
 80016ba:	ed94 aa00 	vldr	s20, [r4]
		ax *= recipNorm;
 80016be:	ee61 1a80 	vmul.f32	s3, s3, s0
		q2q2 = q2 * q2;
 80016c2:	ee63 3aa5 	vmul.f32	s7, s7, s11
		_2q2 = 2.0f * q2;
 80016c6:	ee33 3a03 	vadd.f32	s6, s6, s6
		q3q3 = q3 * q3;
 80016ca:	edd4 5a00 	vldr	s11, [r4]
		_4q0 = 4.0f * q0;
 80016ce:	ee26 6a08 	vmul.f32	s12, s12, s16
		q3q3 = q3 * q3;
 80016d2:	ee2a aa25 	vmul.f32	s20, s20, s11
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80016d6:	ee61 5a83 	vmul.f32	s11, s3, s6
		_2q3 = 2.0f * q3;
 80016da:	ee79 9aa9 	vadd.f32	s19, s19, s19
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80016de:	eee6 5a23 	vfma.f32	s11, s12, s7
		_4q1 = 4.0f * q1;
 80016e2:	ee6a aa88 	vmul.f32	s21, s21, s16
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80016e6:	eee6 5a01 	vfma.f32	s11, s12, s2
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80016ea:	ee29 6ae1 	vnmul.f32	s12, s19, s3
		az *= recipNorm;   
 80016ee:	ee62 2a80 	vmul.f32	s5, s5, s0
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80016f2:	eeaa 6a8a 	vfma.f32	s12, s21, s20
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80016f6:	ee20 0a42 	vnmul.f32	s0, s0, s4
		q0q0 = q0 * q0;
 80016fa:	ee26 2aab 	vmul.f32	s4, s13, s23
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80016fe:	edd0 6a00 	vldr	s13, [r0]
 8001702:	ee22 2a08 	vmul.f32	s4, s4, s16
		_2q0 = 2.0f * q0;
 8001706:	ee77 7aa7 	vadd.f32	s15, s15, s15
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800170a:	eea2 6a26 	vfma.f32	s12, s4, s13
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800170e:	ee61 6aa7 	vmul.f32	s13, s3, s15
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001712:	eea0 6a27 	vfma.f32	s12, s0, s15
		_4q2 = 4.0f * q2;
 8001716:	ee68 8a88 	vmul.f32	s17, s17, s16
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800171a:	ee36 6a6a 	vsub.f32	s12, s12, s21
		_2q1 = 2.0f * q1;
 800171e:	ee37 7a07 	vadd.f32	s14, s14, s14
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001722:	eeab 6a01 	vfma.f32	s12, s22, s2
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001726:	ee67 1a61 	vnmul.f32	s3, s14, s3
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800172a:	eeab 6a23 	vfma.f32	s12, s22, s7
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800172e:	eee0 5a07 	vfma.f32	s11, s0, s14
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001732:	eea2 6aaa 	vfma.f32	s12, s5, s21
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8001736:	edd1 aa00 	vldr	s21, [r1]
 800173a:	eee2 6a2a 	vfma.f32	s13, s4, s21
 800173e:	eee8 6a8a 	vfma.f32	s13, s17, s20
 8001742:	eee0 6a29 	vfma.f32	s13, s0, s19
 8001746:	ee76 6ae8 	vsub.f32	s13, s13, s17
 800174a:	eee9 6a01 	vfma.f32	s13, s18, s2
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800174e:	ee21 1a08 	vmul.f32	s2, s2, s16
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8001752:	eee9 6a23 	vfma.f32	s13, s18, s7
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001756:	ee63 3a88 	vmul.f32	s7, s7, s16
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800175a:	eee2 6aa8 	vfma.f32	s13, s5, s17
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800175e:	edd4 2a00 	vldr	s5, [r4]
 8001762:	edd4 7a00 	vldr	s15, [r4]
 8001766:	eee1 1a22 	vfma.f32	s3, s2, s5
 800176a:	eee3 1aa7 	vfma.f32	s3, s7, s15
 800176e:	eee0 1a03 	vfma.f32	s3, s0, s6
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001772:	ee26 0a06 	vmul.f32	s0, s12, s12
 8001776:	eea5 0aa5 	vfma.f32	s0, s11, s11
 800177a:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800177e:	eea1 0aa1 	vfma.f32	s0, s3, s3
 8001782:	f7ff ff03 	bl	800158c <invSqrt>
		qDot1 -= beta * s0;
 8001786:	4b38      	ldr	r3, [pc, #224]	; (8001868 <MadgwickAHRSupdateIMU+0x2b0>)
 8001788:	ee60 5a65 	vnmul.f32	s11, s0, s11
 800178c:	edd3 7a00 	vldr	s15, [r3]
		qDot2 -= beta * s1;
 8001790:	ee20 6a46 	vnmul.f32	s12, s0, s12
		qDot1 -= beta * s0;
 8001794:	eea5 4aa7 	vfma.f32	s8, s11, s15
		qDot2 -= beta * s1;
 8001798:	edd3 7a00 	vldr	s15, [r3]
		qDot3 -= beta * s2;
 800179c:	ee60 6a66 	vnmul.f32	s13, s0, s13
		qDot2 -= beta * s1;
 80017a0:	eee6 4a27 	vfma.f32	s9, s12, s15
		qDot3 -= beta * s2;
 80017a4:	edd3 7a00 	vldr	s15, [r3]
		qDot4 -= beta * s3;
 80017a8:	ee20 0a61 	vnmul.f32	s0, s0, s3
		qDot3 -= beta * s2;
 80017ac:	eea6 5aa7 	vfma.f32	s10, s13, s15
		qDot4 -= beta * s3;
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	eee0 0a27 	vfma.f32	s1, s0, s15
	q0 += qDot1 * (1.0f / sampleFreq);
 80017b8:	ed95 7a00 	vldr	s14, [r5]
 80017bc:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800186c <MadgwickAHRSupdateIMU+0x2b4>
 80017c0:	eea4 7a27 	vfma.f32	s14, s8, s15
 80017c4:	ed85 7a00 	vstr	s14, [r5]
	q1 += qDot2 * (1.0f / sampleFreq);
 80017c8:	ed90 7a00 	vldr	s14, [r0]
 80017cc:	eea4 7aa7 	vfma.f32	s14, s9, s15
 80017d0:	ed80 7a00 	vstr	s14, [r0]
	q2 += qDot3 * (1.0f / sampleFreq);
 80017d4:	ed91 7a00 	vldr	s14, [r1]
 80017d8:	eea5 7a27 	vfma.f32	s14, s10, s15
 80017dc:	ed81 7a00 	vstr	s14, [r1]
	q3 += qDot4 * (1.0f / sampleFreq);
 80017e0:	ed94 7a00 	vldr	s14, [r4]
 80017e4:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80017e8:	ed84 7a00 	vstr	s14, [r4]
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80017ec:	ed95 5a00 	vldr	s10, [r5]
 80017f0:	edd5 5a00 	vldr	s11, [r5]
 80017f4:	ed90 0a00 	vldr	s0, [r0]
 80017f8:	edd0 4a00 	vldr	s9, [r0]
 80017fc:	ed91 6a00 	vldr	s12, [r1]
 8001800:	edd1 6a00 	vldr	s13, [r1]
 8001804:	ed94 7a00 	vldr	s14, [r4]
 8001808:	edd4 7a00 	vldr	s15, [r4]
 800180c:	ee20 0a24 	vmul.f32	s0, s0, s9
 8001810:	eea5 0a25 	vfma.f32	s0, s10, s11
 8001814:	eea6 0a26 	vfma.f32	s0, s12, s13
 8001818:	eea7 0a27 	vfma.f32	s0, s14, s15
 800181c:	f7ff feb6 	bl	800158c <invSqrt>
	q0 *= recipNorm;
 8001820:	edd5 7a00 	vldr	s15, [r5]
 8001824:	ee60 7a27 	vmul.f32	s15, s0, s15
}
 8001828:	ecbd 8b08 	vpop	{d8-d11}
	q0 *= recipNorm;
 800182c:	edc5 7a00 	vstr	s15, [r5]
	q1 *= recipNorm;
 8001830:	edd0 7a00 	vldr	s15, [r0]
 8001834:	ee60 7a27 	vmul.f32	s15, s0, s15
 8001838:	edc0 7a00 	vstr	s15, [r0]
	q2 *= recipNorm;
 800183c:	edd1 7a00 	vldr	s15, [r1]
 8001840:	ee60 7a27 	vmul.f32	s15, s0, s15
 8001844:	edc1 7a00 	vstr	s15, [r1]
	q3 *= recipNorm;
 8001848:	edd4 7a00 	vldr	s15, [r4]
 800184c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001850:	ed84 0a00 	vstr	s0, [r4]
}
 8001854:	bd38      	pop	{r3, r4, r5, pc}
 8001856:	bf00      	nop
 8001858:	200003c8 	.word	0x200003c8
 800185c:	200003cc 	.word	0x200003cc
 8001860:	200003d0 	.word	0x200003d0
 8001864:	20000004 	.word	0x20000004
 8001868:	20000000 	.word	0x20000000
 800186c:	3bb60b61 	.word	0x3bb60b61

08001870 <BMP180_Init>:
uint32_t	uZeroPressure;
uint8_t		uZeroCounter;

void	BMP180_Init()
{
	ulPressure = 0;
 8001870:	4b16      	ldr	r3, [pc, #88]	; (80018cc <BMP180_Init+0x5c>)
{
 8001872:	b570      	push	{r4, r5, r6, lr}
	ulPressure = 0;
 8001874:	2400      	movs	r4, #0
 8001876:	601c      	str	r4, [r3, #0]
	fAltitude = 0;
 8001878:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <BMP180_Init+0x60>)
	uZeroCounter = 0;
	uZeroPressure = 0;

	osThreadDef(altitudeTask, BMP180Task, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE + 0x100);
 800187a:	4e16      	ldr	r6, [pc, #88]	; (80018d4 <BMP180_Init+0x64>)
	fAltitude = 0;
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
	uZeroCounter = 0;
 8001880:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <BMP180_Init+0x68>)
 8001882:	701c      	strb	r4, [r3, #0]
	uZeroPressure = 0;
 8001884:	4b15      	ldr	r3, [pc, #84]	; (80018dc <BMP180_Init+0x6c>)
 8001886:	601c      	str	r4, [r3, #0]
	osThreadDef(altitudeTask, BMP180Task, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE + 0x100);
 8001888:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
{
 800188a:	b086      	sub	sp, #24
	osThreadDef(altitudeTask, BMP180Task, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE + 0x100);
 800188c:	ad01      	add	r5, sp, #4
 800188e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001890:	6833      	ldr	r3, [r6, #0]
 8001892:	602b      	str	r3, [r5, #0]
	altitudeTaskHandle = osThreadCreate(osThread(altitudeTask), NULL);
 8001894:	4621      	mov	r1, r4
 8001896:	a801      	add	r0, sp, #4
 8001898:	f008 fcb3 	bl	800a202 <osThreadCreate>
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <BMP180_Init+0x70>)

	xAltitudeDataQueue = xQueueCreate(1, sizeof(uint32_t));
 800189e:	4622      	mov	r2, r4
	altitudeTaskHandle = osThreadCreate(osThread(altitudeTask), NULL);
 80018a0:	6018      	str	r0, [r3, #0]
	xAltitudeDataQueue = xQueueCreate(1, sizeof(uint32_t));
 80018a2:	2104      	movs	r1, #4
 80018a4:	2001      	movs	r0, #1
 80018a6:	f009 f8c3 	bl	800aa30 <xQueueGenericCreate>
 80018aa:	4b0e      	ldr	r3, [pc, #56]	; (80018e4 <BMP180_Init+0x74>)

	vSemaphoreCreateBinary(xAltitudeSemaphore);
 80018ac:	2203      	movs	r2, #3
	xAltitudeDataQueue = xQueueCreate(1, sizeof(uint32_t));
 80018ae:	6018      	str	r0, [r3, #0]
	vSemaphoreCreateBinary(xAltitudeSemaphore);
 80018b0:	4621      	mov	r1, r4
 80018b2:	2001      	movs	r0, #1
 80018b4:	f009 f8bc 	bl	800aa30 <xQueueGenericCreate>
 80018b8:	4a0b      	ldr	r2, [pc, #44]	; (80018e8 <BMP180_Init+0x78>)
 80018ba:	6010      	str	r0, [r2, #0]
 80018bc:	b120      	cbz	r0, 80018c8 <BMP180_Init+0x58>
 80018be:	4623      	mov	r3, r4
 80018c0:	4622      	mov	r2, r4
 80018c2:	4621      	mov	r1, r4
 80018c4:	f009 f8d8 	bl	800aa78 <xQueueGenericSend>
}
 80018c8:	b006      	add	sp, #24
 80018ca:	bd70      	pop	{r4, r5, r6, pc}
 80018cc:	200229b4 	.word	0x200229b4
 80018d0:	200229c8 	.word	0x200229c8
 80018d4:	0800f9a4 	.word	0x0800f9a4
 80018d8:	200229bc 	.word	0x200229bc
 80018dc:	200229b8 	.word	0x200229b8
 80018e0:	200229c4 	.word	0x200229c4
 80018e4:	200229b0 	.word	0x200229b0
 80018e8:	200229c0 	.word	0x200229c0

080018ec <BMP180_StartMeasure>:
	}
}

void	BMP180_StartMeasure()
{
	xSemaphoreGive(xAltitudeSemaphore);
 80018ec:	4803      	ldr	r0, [pc, #12]	; (80018fc <BMP180_StartMeasure+0x10>)
 80018ee:	2300      	movs	r3, #0
 80018f0:	461a      	mov	r2, r3
 80018f2:	4619      	mov	r1, r3
 80018f4:	6800      	ldr	r0, [r0, #0]
 80018f6:	f009 b8bf 	b.w	800aa78 <xQueueGenericSend>
 80018fa:	bf00      	nop
 80018fc:	200229c0 	.word	0x200229c0

08001900 <BMP180_MeasureT>:
}

int16_t	BMP180_MeasureT()
{
 8001900:	b510      	push	{r4, lr}
	uint16_t	regByte[2];
	int16_t		UT = 0;

	BSP_I2C_Write_Byte(BMP180_I2CADDR,BMP085_RA_CONTROL,BMP085_MODE_TEMPERATURE);
 8001902:	222e      	movs	r2, #46	; 0x2e
 8001904:	21f4      	movs	r1, #244	; 0xf4
 8001906:	2077      	movs	r0, #119	; 0x77
 8001908:	f001 f8f8 	bl	8002afc <BSP_I2C_Write_Byte>
	vTaskDelay(5);
 800190c:	2005      	movs	r0, #5
 800190e:	f009 fc43 	bl	800b198 <vTaskDelay>

	regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MSB);
 8001912:	21f6      	movs	r1, #246	; 0xf6
 8001914:	2077      	movs	r0, #119	; 0x77
 8001916:	f001 f897 	bl	8002a48 <BSP_I2C_Read_Byte>
	regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_LSB);
 800191a:	21f7      	movs	r1, #247	; 0xf7
	regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MSB);
 800191c:	4604      	mov	r4, r0
	regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_LSB);
 800191e:	2077      	movs	r0, #119	; 0x77
 8001920:	f001 f892 	bl	8002a48 <BSP_I2C_Read_Byte>

	UT = regByte[1] << 8 | regByte[0];
 8001924:	ea40 2004 	orr.w	r0, r0, r4, lsl #8

	return UT;
}
 8001928:	b200      	sxth	r0, r0
 800192a:	bd10      	pop	{r4, pc}

0800192c <BMP180_MeasureP>:

int32_t BMP180_MeasureP(uint8_t oss)
{
 800192c:	b513      	push	{r0, r1, r4, lr}

	__IO uint8_t	regByte[3];
	__IO int32_t		PT = 0;

	BSP_I2C_Write_Byte(BMP180_I2CADDR,BMP085_RA_CONTROL,BMP085_MODE_PRESSURE_0 + (oss << 6));
 800192e:	0182      	lsls	r2, r0, #6
 8001930:	3234      	adds	r2, #52	; 0x34
	__IO int32_t		PT = 0;
 8001932:	2300      	movs	r3, #0
	BSP_I2C_Write_Byte(BMP180_I2CADDR,BMP085_RA_CONTROL,BMP085_MODE_PRESSURE_0 + (oss << 6));
 8001934:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
 8001938:	21f4      	movs	r1, #244	; 0xf4
{
 800193a:	4604      	mov	r4, r0
	BSP_I2C_Write_Byte(BMP180_I2CADDR,BMP085_RA_CONTROL,BMP085_MODE_PRESSURE_0 + (oss << 6));
 800193c:	2077      	movs	r0, #119	; 0x77
	__IO int32_t		PT = 0;
 800193e:	9301      	str	r3, [sp, #4]
	BSP_I2C_Write_Byte(BMP180_I2CADDR,BMP085_RA_CONTROL,BMP085_MODE_PRESSURE_0 + (oss << 6));
 8001940:	f001 f8dc 	bl	8002afc <BSP_I2C_Write_Byte>
	vTaskDelay(8);
 8001944:	2008      	movs	r0, #8
 8001946:	f009 fc27 	bl	800b198 <vTaskDelay>

	/*regByte[2] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MSB);
	regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_LSB);
	regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_XLSB);*/
	BSP_I2C_Read_Bytes(BMP180_I2CADDR,BMP085_RA_MSB,3,(uint8_t*)regByte);
 800194a:	466b      	mov	r3, sp
 800194c:	2203      	movs	r2, #3
 800194e:	21f6      	movs	r1, #246	; 0xf6
 8001950:	2077      	movs	r0, #119	; 0x77
 8001952:	f001 f8a9 	bl	8002aa8 <BSP_I2C_Read_Bytes>

	PT = (int32_t)((regByte[0] << 16) | (regByte[1] << 8) | regByte[2]) >> (8 - oss);
 8001956:	f89d 2000 	ldrb.w	r2, [sp]
 800195a:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800195e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001962:	0200      	lsls	r0, r0, #8
 8001964:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001968:	4318      	orrs	r0, r3
 800196a:	f1c4 0408 	rsb	r4, r4, #8
 800196e:	4120      	asrs	r0, r4
 8001970:	9001      	str	r0, [sp, #4]

	return PT;
 8001972:	9801      	ldr	r0, [sp, #4]
}
 8001974:	b002      	add	sp, #8
 8001976:	bd10      	pop	{r4, pc}

08001978 <BMP180_GetAltitude>:
	return ulPressure;
}
float	BMP180_GetAltitude()
{
	return fAltitude;
}
 8001978:	4b01      	ldr	r3, [pc, #4]	; (8001980 <BMP180_GetAltitude+0x8>)
 800197a:	ed93 0a00 	vldr	s0, [r3]
 800197e:	4770      	bx	lr
 8001980:	200229c8 	.word	0x200229c8
 8001984:	00000000 	.word	0x00000000

08001988 <BMP180_PressureAltitude>:

void BMP180_PressureAltitude(uint32_t *Pressure,float *Altitude)
{
 8001988:	b570      	push	{r4, r5, r6, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	460c      	mov	r4, r1
 800198e:	4605      	mov	r5, r0
	uint8_t	oss = 0;

	__IO int16_t UT =	BMP180_MeasureT();
 8001990:	f7ff ffb6 	bl	8001900 <BMP180_MeasureT>
 8001994:	f8ad 0006 	strh.w	r0, [sp, #6]
	__IO int32_t UP =	BMP180_MeasureP(oss);
 8001998:	2000      	movs	r0, #0
 800199a:	f7ff ffc7 	bl	800192c <BMP180_MeasureP>

	__IO long X1 = 0,X2 = 0,X3 = 0,B3 = 0,B5 = 0,B6 = 0,p = 0;
 800199e:	2300      	movs	r3, #0
	unsigned long B4 = 0,B7 = 0;
	//Temp compensate
	X1 = (UT - AC6) * AC5 / 32768;
 80019a0:	4a77      	ldr	r2, [pc, #476]	; (8001b80 <BMP180_PressureAltitude+0x1f8>)
	__IO int32_t UP =	BMP180_MeasureP(oss);
 80019a2:	9002      	str	r0, [sp, #8]
	__IO long X1 = 0,X2 = 0,X3 = 0,B3 = 0,B5 = 0,B6 = 0,p = 0;
 80019a4:	9303      	str	r3, [sp, #12]
 80019a6:	9304      	str	r3, [sp, #16]
 80019a8:	9305      	str	r3, [sp, #20]
 80019aa:	9306      	str	r3, [sp, #24]
 80019ac:	9307      	str	r3, [sp, #28]
 80019ae:	9308      	str	r3, [sp, #32]
 80019b0:	9309      	str	r3, [sp, #36]	; 0x24
	X1 = (UT - AC6) * AC5 / 32768;
 80019b2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80019b6:	8810      	ldrh	r0, [r2, #0]
 80019b8:	4a72      	ldr	r2, [pc, #456]	; (8001b84 <BMP180_PressureAltitude+0x1fc>)
 80019ba:	8812      	ldrh	r2, [r2, #0]
 80019bc:	b280      	uxth	r0, r0
 80019be:	b209      	sxth	r1, r1
 80019c0:	1a09      	subs	r1, r1, r0
 80019c2:	b292      	uxth	r2, r2
 80019c4:	434a      	muls	r2, r1
 80019c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019ca:	fb92 f2f1 	sdiv	r2, r2, r1
 80019ce:	9203      	str	r2, [sp, #12]
	X2 = MC * 2048 / (X1 + MD);
 80019d0:	4a6d      	ldr	r2, [pc, #436]	; (8001b88 <BMP180_PressureAltitude+0x200>)
 80019d2:	496e      	ldr	r1, [pc, #440]	; (8001b8c <BMP180_PressureAltitude+0x204>)
 80019d4:	8812      	ldrh	r2, [r2, #0]
 80019d6:	8809      	ldrh	r1, [r1, #0]
 80019d8:	9803      	ldr	r0, [sp, #12]
 80019da:	b212      	sxth	r2, r2
 80019dc:	fa00 f181 	sxtah	r1, r0, r1
 80019e0:	02d2      	lsls	r2, r2, #11
 80019e2:	fb92 f2f1 	sdiv	r2, r2, r1
 80019e6:	9204      	str	r2, [sp, #16]
	B5 = X1 + X2;
 80019e8:	9a03      	ldr	r2, [sp, #12]
 80019ea:	9904      	ldr	r1, [sp, #16]
 80019ec:	440a      	add	r2, r1
 80019ee:	9207      	str	r2, [sp, #28]
	//Press compensate
	X1 = 0;
 80019f0:	9303      	str	r3, [sp, #12]
	X2 = 0;
 80019f2:	9304      	str	r3, [sp, #16]

	B6 = B5 - 4000;
 80019f4:	9b07      	ldr	r3, [sp, #28]
 80019f6:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80019fa:	9308      	str	r3, [sp, #32]
	X1 = (B2 * (B6 * B6 / 4096)) / 2048;
 80019fc:	4b64      	ldr	r3, [pc, #400]	; (8001b90 <BMP180_PressureAltitude+0x208>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	9908      	ldr	r1, [sp, #32]
 8001a02:	9a08      	ldr	r2, [sp, #32]
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	434a      	muls	r2, r1
 8001a08:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8001a0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a10:	fb92 f2f6 	sdiv	r2, r2, r6
 8001a14:	4353      	muls	r3, r2
 8001a16:	fb93 f3f1 	sdiv	r3, r3, r1
 8001a1a:	9303      	str	r3, [sp, #12]
	X2 = AC2 * B6 / 2048;
 8001a1c:	4b5d      	ldr	r3, [pc, #372]	; (8001b94 <BMP180_PressureAltitude+0x20c>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	b21a      	sxth	r2, r3
 8001a22:	9b08      	ldr	r3, [sp, #32]
 8001a24:	4353      	muls	r3, r2
 8001a26:	fb93 f3f1 	sdiv	r3, r3, r1
 8001a2a:	9304      	str	r3, [sp, #16]
	X3 = X1 + X2;
 8001a2c:	9b03      	ldr	r3, [sp, #12]
 8001a2e:	9a04      	ldr	r2, [sp, #16]
 8001a30:	4413      	add	r3, r2
 8001a32:	9305      	str	r3, [sp, #20]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8001a34:	4b58      	ldr	r3, [pc, #352]	; (8001b98 <BMP180_PressureAltitude+0x210>)
 8001a36:	8819      	ldrh	r1, [r3, #0]
 8001a38:	b20b      	sxth	r3, r1
 8001a3a:	9905      	ldr	r1, [sp, #20]
 8001a3c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	X1 = AC3 * B6 / 8192;
 8001a40:	4b56      	ldr	r3, [pc, #344]	; (8001b9c <BMP180_PressureAltitude+0x214>)
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8001a42:	2004      	movs	r0, #4
 8001a44:	3102      	adds	r1, #2
 8001a46:	fb91 f1f0 	sdiv	r1, r1, r0
 8001a4a:	9106      	str	r1, [sp, #24]
	X1 = AC3 * B6 / 8192;
 8001a4c:	881b      	ldrh	r3, [r3, #0]
 8001a4e:	b21a      	sxth	r2, r3
 8001a50:	9b08      	ldr	r3, [sp, #32]
 8001a52:	4353      	muls	r3, r2
 8001a54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a58:	fb93 f3f2 	sdiv	r3, r3, r2
 8001a5c:	9303      	str	r3, [sp, #12]
	X2 = (B1 * (B6 * B6 / 4096)) / 65536;
 8001a5e:	4b50      	ldr	r3, [pc, #320]	; (8001ba0 <BMP180_PressureAltitude+0x218>)
 8001a60:	881a      	ldrh	r2, [r3, #0]
 8001a62:	9908      	ldr	r1, [sp, #32]
 8001a64:	9b08      	ldr	r3, [sp, #32]
 8001a66:	b212      	sxth	r2, r2
 8001a68:	434b      	muls	r3, r1
 8001a6a:	fb93 f3f6 	sdiv	r3, r3, r6
 8001a6e:	435a      	muls	r2, r3
 8001a70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a74:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a78:	9204      	str	r2, [sp, #16]
	X3 = ((X1 + X2) + 2) / 4;
 8001a7a:	9b03      	ldr	r3, [sp, #12]
 8001a7c:	9a04      	ldr	r2, [sp, #16]
 8001a7e:	4413      	add	r3, r2
 8001a80:	3302      	adds	r3, #2
 8001a82:	fb93 f3f0 	sdiv	r3, r3, r0
 8001a86:	9305      	str	r3, [sp, #20]
	B4 = AC4 * (unsigned long)(X3 + 32768) / 32768;
 8001a88:	4b46      	ldr	r3, [pc, #280]	; (8001ba4 <BMP180_PressureAltitude+0x21c>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	9a05      	ldr	r2, [sp, #20]
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001a94:	4353      	muls	r3, r2
 8001a96:	0bda      	lsrs	r2, r3, #15
	B7 = ((unsigned long)UP - B3) * (50000 >> oss);
 8001a98:	9b02      	ldr	r3, [sp, #8]
 8001a9a:	9906      	ldr	r1, [sp, #24]
 8001a9c:	1a59      	subs	r1, r3, r1
 8001a9e:	f24c 3350 	movw	r3, #50000	; 0xc350
	if(B7 < 0x80000000){p = (B7 * 2)/B4;}
 8001aa2:	434b      	muls	r3, r1
 8001aa4:	bf53      	iteet	pl
 8001aa6:	005b      	lslpl	r3, r3, #1
	else {p = (B7 / B4) * 2;}
 8001aa8:	fbb3 f3f2 	udivmi	r3, r3, r2
 8001aac:	005b      	lslmi	r3, r3, #1
	if(B7 < 0x80000000){p = (B7 * 2)/B4;}
 8001aae:	fbb3 f3f2 	udivpl	r3, r3, r2
	else {p = (B7 / B4) * 2;}
 8001ab2:	9309      	str	r3, [sp, #36]	; 0x24
	X1 = (p / 256) * (p / 256);
 8001ab4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ab8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001abc:	fb92 f2f1 	sdiv	r2, r2, r1
 8001ac0:	fb93 f3f1 	sdiv	r3, r3, r1
 8001ac4:	4353      	muls	r3, r2
 8001ac6:	9303      	str	r3, [sp, #12]
	X1 = (X1 * 3038 / 65536);
 8001ac8:	9b03      	ldr	r3, [sp, #12]
 8001aca:	f640 32de 	movw	r2, #3038	; 0xbde
 8001ace:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001ad2:	435a      	muls	r2, r3
 8001ad4:	fb92 f2f1 	sdiv	r2, r2, r1
 8001ad8:	9203      	str	r2, [sp, #12]
	X2 = (-7357 * p) / 65536;
 8001ada:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001adc:	4b32      	ldr	r3, [pc, #200]	; (8001ba8 <BMP180_PressureAltitude+0x220>)
 8001ade:	4353      	muls	r3, r2
 8001ae0:	fb93 f3f1 	sdiv	r3, r3, r1
 8001ae4:	9304      	str	r3, [sp, #16]
	p = p + (X1 + X2 + 3791) / 16;
 8001ae6:	9b03      	ldr	r3, [sp, #12]
 8001ae8:	9904      	ldr	r1, [sp, #16]
 8001aea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001aec:	440b      	add	r3, r1
 8001aee:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001af2:	2110      	movs	r1, #16
 8001af4:	fb93 f3f1 	sdiv	r3, r3, r1
 8001af8:	4413      	add	r3, r2
 8001afa:	9309      	str	r3, [sp, #36]	; 0x24

	*Pressure = p;
 8001afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001afe:	602b      	str	r3, [r5, #0]

	*Altitude = 44330.0f*(1-pow(p/(float)uZeroPressure,1/5.255));
 8001b00:	4d2a      	ldr	r5, [pc, #168]	; (8001bac <BMP180_PressureAltitude+0x224>)
 8001b02:	ed9d 7a09 	vldr	s14, [sp, #36]	; 0x24
 8001b06:	edd5 7a00 	vldr	s15, [r5]
 8001b0a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b12:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b16:	ee16 0a90 	vmov	r0, s13
 8001b1a:	f7fe fd25 	bl	8000568 <__aeabi_f2d>
 8001b1e:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8001b70 <BMP180_PressureAltitude+0x1e8>
 8001b22:	ec41 0b10 	vmov	d0, r0, r1
 8001b26:	f00c fa1b 	bl	800df60 <pow>
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	ec53 2b10 	vmov	r2, r3, d0
 8001b30:	491f      	ldr	r1, [pc, #124]	; (8001bb0 <BMP180_PressureAltitude+0x228>)
 8001b32:	f7fe fbb9 	bl	80002a8 <__aeabi_dsub>
 8001b36:	a310      	add	r3, pc, #64	; (adr r3, 8001b78 <BMP180_PressureAltitude+0x1f0>)
 8001b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3c:	f7fe fd68 	bl	8000610 <__aeabi_dmul>
 8001b40:	f7ff f83e 	bl	8000bc0 <__aeabi_d2f>

	if(uZeroCounter < 2){
 8001b44:	491b      	ldr	r1, [pc, #108]	; (8001bb4 <BMP180_PressureAltitude+0x22c>)
	*Altitude = 44330.0f*(1-pow(p/(float)uZeroPressure,1/5.255));
 8001b46:	6020      	str	r0, [r4, #0]
	if(uZeroCounter < 2){
 8001b48:	780b      	ldrb	r3, [r1, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d80e      	bhi.n	8001b6c <BMP180_PressureAltitude+0x1e4>
		uZeroPressure+=p;
 8001b4e:	6828      	ldr	r0, [r5, #0]
 8001b50:	9a09      	ldr	r2, [sp, #36]	; 0x24
		uZeroCounter ++;
 8001b52:	3301      	adds	r3, #1
 8001b54:	b2db      	uxtb	r3, r3
		uZeroPressure+=p;
 8001b56:	4402      	add	r2, r0

		if(uZeroCounter == 2){
 8001b58:	2b02      	cmp	r3, #2
		uZeroPressure+=p;
 8001b5a:	602a      	str	r2, [r5, #0]
		uZeroCounter ++;
 8001b5c:	700b      	strb	r3, [r1, #0]
			uZeroPressure = uZeroPressure / 2;
 8001b5e:	bf08      	it	eq
 8001b60:	0852      	lsreq	r2, r2, #1
		}
	*Altitude = 0;
 8001b62:	f04f 0300 	mov.w	r3, #0
			uZeroPressure = uZeroPressure / 2;
 8001b66:	bf08      	it	eq
 8001b68:	602a      	streq	r2, [r5, #0]
	*Altitude = 0;
 8001b6a:	6023      	str	r3, [r4, #0]
	}

	//return p;
}
 8001b6c:	b00a      	add	sp, #40	; 0x28
 8001b6e:	bd70      	pop	{r4, r5, r6, pc}
 8001b70:	ccd9456c 	.word	0xccd9456c
 8001b74:	3fc85b95 	.word	0x3fc85b95
 8001b78:	00000000 	.word	0x00000000
 8001b7c:	40e5a540 	.word	0x40e5a540
 8001b80:	200003de 	.word	0x200003de
 8001b84:	200003dc 	.word	0x200003dc
 8001b88:	200003e4 	.word	0x200003e4
 8001b8c:	200003e6 	.word	0x200003e6
 8001b90:	200003e2 	.word	0x200003e2
 8001b94:	200003d6 	.word	0x200003d6
 8001b98:	200003d4 	.word	0x200003d4
 8001b9c:	200003d8 	.word	0x200003d8
 8001ba0:	200003e0 	.word	0x200003e0
 8001ba4:	200003da 	.word	0x200003da
 8001ba8:	ffffe343 	.word	0xffffe343
 8001bac:	200229b8 	.word	0x200229b8
 8001bb0:	3ff00000 	.word	0x3ff00000
 8001bb4:	200229bc 	.word	0x200229bc

08001bb8 <BMP180Task>:
{
 8001bb8:	b570      	push	{r4, r5, r6, lr}
	devID = BSP_I2C_Read_Byte(BMP180_I2CADDR,WHO_AM_I_BMP280);
 8001bba:	21d0      	movs	r1, #208	; 0xd0
 8001bbc:	2077      	movs	r0, #119	; 0x77
 8001bbe:	f000 ff43 	bl	8002a48 <BSP_I2C_Read_Byte>
	if(devID == 0x55)
 8001bc2:	2855      	cmp	r0, #85	; 0x55
 8001bc4:	f040 80c0 	bne.w	8001d48 <BMP180Task+0x190>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC1_H);
 8001bc8:	21aa      	movs	r1, #170	; 0xaa
 8001bca:	2077      	movs	r0, #119	; 0x77
 8001bcc:	f000 ff3c 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC1_L);
 8001bd0:	21ab      	movs	r1, #171	; 0xab
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC1_H);
 8001bd2:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC1_L);
 8001bd4:	2077      	movs	r0, #119	; 0x77
 8001bd6:	f000 ff37 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC1 = regByte[1] << 8 | regByte[0];
 8001bda:	4b5e      	ldr	r3, [pc, #376]	; (8001d54 <BMP180Task+0x19c>)
 8001bdc:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001be0:	b200      	sxth	r0, r0
 8001be2:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001be4:	200a      	movs	r0, #10
 8001be6:	f008 fb24 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC2_H);
 8001bea:	21ac      	movs	r1, #172	; 0xac
 8001bec:	2077      	movs	r0, #119	; 0x77
 8001bee:	f000 ff2b 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC2_L);
 8001bf2:	21ad      	movs	r1, #173	; 0xad
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC2_H);
 8001bf4:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC2_L);
 8001bf6:	2077      	movs	r0, #119	; 0x77
 8001bf8:	f000 ff26 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC2 = regByte[1] << 8 | regByte[0];
 8001bfc:	4b56      	ldr	r3, [pc, #344]	; (8001d58 <BMP180Task+0x1a0>)
 8001bfe:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001c02:	b200      	sxth	r0, r0
 8001c04:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001c06:	200a      	movs	r0, #10
 8001c08:	f008 fb13 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC3_H);
 8001c0c:	21ae      	movs	r1, #174	; 0xae
 8001c0e:	2077      	movs	r0, #119	; 0x77
 8001c10:	f000 ff1a 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC3_L);
 8001c14:	21af      	movs	r1, #175	; 0xaf
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC3_H);
 8001c16:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC3_L);
 8001c18:	2077      	movs	r0, #119	; 0x77
 8001c1a:	f000 ff15 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC3 = regByte[1] << 8 | regByte[0];
 8001c1e:	4b4f      	ldr	r3, [pc, #316]	; (8001d5c <BMP180Task+0x1a4>)
 8001c20:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001c24:	b200      	sxth	r0, r0
 8001c26:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001c28:	200a      	movs	r0, #10
 8001c2a:	f008 fb02 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC4_H);
 8001c2e:	21b0      	movs	r1, #176	; 0xb0
 8001c30:	2077      	movs	r0, #119	; 0x77
 8001c32:	f000 ff09 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC4_L);
 8001c36:	21b1      	movs	r1, #177	; 0xb1
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC4_H);
 8001c38:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC4_L);
 8001c3a:	2077      	movs	r0, #119	; 0x77
 8001c3c:	f000 ff04 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC4 = regByte[1] << 8 | regByte[0];
 8001c40:	4b47      	ldr	r3, [pc, #284]	; (8001d60 <BMP180Task+0x1a8>)
 8001c42:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001c46:	b280      	uxth	r0, r0
 8001c48:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001c4a:	200a      	movs	r0, #10
 8001c4c:	f008 faf1 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC5_H);
 8001c50:	21b2      	movs	r1, #178	; 0xb2
 8001c52:	2077      	movs	r0, #119	; 0x77
 8001c54:	f000 fef8 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_L);
 8001c58:	21b5      	movs	r1, #181	; 0xb5
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC5_H);
 8001c5a:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_L);
 8001c5c:	2077      	movs	r0, #119	; 0x77
 8001c5e:	f000 fef3 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC5 = regByte[1] << 8 | regByte[0];
 8001c62:	4b40      	ldr	r3, [pc, #256]	; (8001d64 <BMP180Task+0x1ac>)
 8001c64:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001c68:	b280      	uxth	r0, r0
 8001c6a:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001c6c:	200a      	movs	r0, #10
 8001c6e:	f008 fae0 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_H);
 8001c72:	21b4      	movs	r1, #180	; 0xb4
 8001c74:	2077      	movs	r0, #119	; 0x77
 8001c76:	f000 fee7 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_L);
 8001c7a:	21b5      	movs	r1, #181	; 0xb5
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_H);
 8001c7c:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_AC6_L);
 8001c7e:	2077      	movs	r0, #119	; 0x77
 8001c80:	f000 fee2 	bl	8002a48 <BSP_I2C_Read_Byte>
		AC6 = regByte[1] << 8 | regByte[0];
 8001c84:	4b38      	ldr	r3, [pc, #224]	; (8001d68 <BMP180Task+0x1b0>)
 8001c86:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001c8a:	b280      	uxth	r0, r0
 8001c8c:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001c8e:	200a      	movs	r0, #10
 8001c90:	f008 facf 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B1_H);
 8001c94:	21b6      	movs	r1, #182	; 0xb6
 8001c96:	2077      	movs	r0, #119	; 0x77
 8001c98:	f000 fed6 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B1_L);
 8001c9c:	21b7      	movs	r1, #183	; 0xb7
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B1_H);
 8001c9e:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B1_L);
 8001ca0:	2077      	movs	r0, #119	; 0x77
 8001ca2:	f000 fed1 	bl	8002a48 <BSP_I2C_Read_Byte>
		B1 = regByte[1] << 8 | regByte[0];
 8001ca6:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <BMP180Task+0x1b4>)
 8001ca8:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001cac:	b200      	sxth	r0, r0
 8001cae:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001cb0:	200a      	movs	r0, #10
 8001cb2:	f008 fabe 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B2_H);
 8001cb6:	21b8      	movs	r1, #184	; 0xb8
 8001cb8:	2077      	movs	r0, #119	; 0x77
 8001cba:	f000 fec5 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B2_L);
 8001cbe:	21b9      	movs	r1, #185	; 0xb9
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B2_H);
 8001cc0:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_B2_L);
 8001cc2:	2077      	movs	r0, #119	; 0x77
 8001cc4:	f000 fec0 	bl	8002a48 <BSP_I2C_Read_Byte>
		B2 = regByte[1] << 8 | regByte[0];
 8001cc8:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <BMP180Task+0x1b8>)
 8001cca:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001cce:	b200      	sxth	r0, r0
 8001cd0:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001cd2:	200a      	movs	r0, #10
 8001cd4:	f008 faad 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MC_H);
 8001cd8:	21bc      	movs	r1, #188	; 0xbc
 8001cda:	2077      	movs	r0, #119	; 0x77
 8001cdc:	f000 feb4 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MC_L);
 8001ce0:	21bd      	movs	r1, #189	; 0xbd
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MC_H);
 8001ce2:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MC_L);
 8001ce4:	2077      	movs	r0, #119	; 0x77
 8001ce6:	f000 feaf 	bl	8002a48 <BSP_I2C_Read_Byte>
		MC = regByte[1] << 8 | regByte[0];
 8001cea:	4b22      	ldr	r3, [pc, #136]	; (8001d74 <BMP180Task+0x1bc>)
 8001cec:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001cf0:	b200      	sxth	r0, r0
 8001cf2:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001cf4:	200a      	movs	r0, #10
 8001cf6:	f008 fa9c 	bl	800a232 <osDelay>
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MD_H);
 8001cfa:	21be      	movs	r1, #190	; 0xbe
 8001cfc:	2077      	movs	r0, #119	; 0x77
 8001cfe:	f000 fea3 	bl	8002a48 <BSP_I2C_Read_Byte>
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MD_L);
 8001d02:	21bf      	movs	r1, #191	; 0xbf
		regByte[1] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MD_H);
 8001d04:	4604      	mov	r4, r0
		regByte[0] = BSP_I2C_Read_Byte(BMP180_I2CADDR,BMP085_RA_MD_L);
 8001d06:	2077      	movs	r0, #119	; 0x77
 8001d08:	f000 fe9e 	bl	8002a48 <BSP_I2C_Read_Byte>
		MD = regByte[1] << 8 | regByte[0];
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <BMP180Task+0x1c0>)
 8001d0e:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8001d12:	b200      	sxth	r0, r0
 8001d14:	8018      	strh	r0, [r3, #0]
		osDelay(10);
 8001d16:	200a      	movs	r0, #10
 8001d18:	f008 fa8b 	bl	800a232 <osDelay>
	xSemaphoreTake( xAltitudeSemaphore, portMAX_DELAY );
 8001d1c:	4c17      	ldr	r4, [pc, #92]	; (8001d7c <BMP180Task+0x1c4>)
		BMP180_PressureAltitude(&ulPressure,&fAltitude);
 8001d1e:	4e18      	ldr	r6, [pc, #96]	; (8001d80 <BMP180Task+0x1c8>)
	xSemaphoreTake( xAltitudeSemaphore, portMAX_DELAY );
 8001d20:	6820      	ldr	r0, [r4, #0]
		BMP180_PressureAltitude(&ulPressure,&fAltitude);
 8001d22:	4d18      	ldr	r5, [pc, #96]	; (8001d84 <BMP180Task+0x1cc>)
	xSemaphoreTake( xAltitudeSemaphore, portMAX_DELAY );
 8001d24:	2300      	movs	r3, #0
 8001d26:	f04f 32ff 	mov.w	r2, #4294967295
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f008 ffae 	bl	800ac8c <xQueueGenericReceive>
		xSemaphoreTake( xAltitudeSemaphore, portMAX_DELAY );
 8001d30:	2300      	movs	r3, #0
 8001d32:	4619      	mov	r1, r3
 8001d34:	f04f 32ff 	mov.w	r2, #4294967295
 8001d38:	6820      	ldr	r0, [r4, #0]
 8001d3a:	f008 ffa7 	bl	800ac8c <xQueueGenericReceive>
		BMP180_PressureAltitude(&ulPressure,&fAltitude);
 8001d3e:	4631      	mov	r1, r6
 8001d40:	4628      	mov	r0, r5
 8001d42:	f7ff fe21 	bl	8001988 <BMP180_PressureAltitude>
 8001d46:	e7f3      	b.n	8001d30 <BMP180Task+0x178>
		Error_Handler();
 8001d48:	2166      	movs	r1, #102	; 0x66
 8001d4a:	480f      	ldr	r0, [pc, #60]	; (8001d88 <BMP180Task+0x1d0>)
 8001d4c:	f000 fade 	bl	800230c <_Error_Handler>
 8001d50:	e7e4      	b.n	8001d1c <BMP180Task+0x164>
 8001d52:	bf00      	nop
 8001d54:	200003d4 	.word	0x200003d4
 8001d58:	200003d6 	.word	0x200003d6
 8001d5c:	200003d8 	.word	0x200003d8
 8001d60:	200003da 	.word	0x200003da
 8001d64:	200003dc 	.word	0x200003dc
 8001d68:	200003de 	.word	0x200003de
 8001d6c:	200003e0 	.word	0x200003e0
 8001d70:	200003e2 	.word	0x200003e2
 8001d74:	200003e4 	.word	0x200003e4
 8001d78:	200003e6 	.word	0x200003e6
 8001d7c:	200229c0 	.word	0x200229c0
 8001d80:	200229c8 	.word	0x200229c8
 8001d84:	200229b4 	.word	0x200229b4
 8001d88:	0800fa27 	.word	0x0800fa27

08001d8c <Devices_Init>:
/**
  * @brief    
  * @retval None
  */
void Devices_Init()
{
 8001d8c:	b508      	push	{r3, lr}
	memset(&SensorsData,0,sizeof(tSensors));
 8001d8e:	4b0b      	ldr	r3, [pc, #44]	; (8001dbc <Devices_Init+0x30>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]

	BSP_Timers_TIM2Init();//Front lidar
 8001d98:	f001 fa6a 	bl	8003270 <BSP_Timers_TIM2Init>
	BSP_Timers_TIM3Init();//Center lidar
 8001d9c:	f001 f9d2 	bl	8003144 <BSP_Timers_TIM3Init>
	BSP_Timers_TIM4Init();//Sonar
 8001da0:	f001 fa96 	bl	80032d0 <BSP_Timers_TIM4Init>
	BSP_Timers_TIM5Init();//Left lidar
 8001da4:	f001 fa00 	bl	80031a8 <BSP_Timers_TIM5Init>
	BSP_Timers_TIM6Init();//Rigth lidar
 8001da8:	f001 fa30 	bl	800320c <BSP_Timers_TIM6Init>
	//USART Radar
	BSP_USART_Init();
 8001dac:	f001 fac2 	bl	8003334 <BSP_USART_Init>
	BSP_EXTI_Init();
 8001db0:	f000 fdb8 	bl	8002924 <BSP_EXTI_Init>
	//  
	IMU_Init();

}
 8001db4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	IMU_Init();
 8001db8:	f7ff b8da 	b.w	8000f70 <IMU_Init>
 8001dbc:	200229cc 	.word	0x200229cc

08001dc0 <Devices_GetDataPointer>:
  * @brief        
  * @retval None
  */
tSensors	*Devices_GetDataPointer()
{
	memcpy(&SensorsData,ulDistances,sizeof(tSensors));
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <Devices_GetDataPointer+0x14>)
 8001dc2:	4805      	ldr	r0, [pc, #20]	; (8001dd8 <Devices_GetDataPointer+0x18>)
 8001dc4:	6813      	ldr	r3, [r2, #0]
 8001dc6:	6003      	str	r3, [r0, #0]
 8001dc8:	6853      	ldr	r3, [r2, #4]
 8001dca:	6043      	str	r3, [r0, #4]
 8001dcc:	6893      	ldr	r3, [r2, #8]
 8001dce:	6083      	str	r3, [r0, #8]
	return &SensorsData;
}
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	200229ec 	.word	0x200229ec
 8001dd8:	200229cc 	.word	0x200229cc

08001ddc <BSP_EXTI0_Callback>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ddc:	b672      	cpsid	i

void BSP_EXTI0_Callback()//Front Lidar
{
	__disable_irq();

	if(GPIOI->IDR & GPIO_IDR_IDR_0) TIM2->CR1 |= TIM_CR1_CEN;
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <BSP_EXTI0_Callback+0x34>)
 8001de0:	691a      	ldr	r2, [r3, #16]
 8001de2:	f012 0201 	ands.w	r2, r2, #1
 8001de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dea:	d005      	beq.n	8001df8 <BSP_EXTI0_Callback+0x1c>
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	f042 0201 	orr.w	r2, r2, #1
 8001df2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001df4:	b662      	cpsie	i
 8001df6:	4770      	bx	lr
	else {
		TIM2->CR1 &= ~TIM_CR1_CEN;
 8001df8:	6819      	ldr	r1, [r3, #0]
 8001dfa:	f021 0101 	bic.w	r1, r1, #1
 8001dfe:	6019      	str	r1, [r3, #0]
		//SensorsData.ulFrontLidarDistance = TIM2->CNT/10;
		ulDistances[4] = TIM2->CNT/10;
 8001e00:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e02:	200a      	movs	r0, #10
 8001e04:	fbb1 f1f0 	udiv	r1, r1, r0
 8001e08:	4802      	ldr	r0, [pc, #8]	; (8001e14 <BSP_EXTI0_Callback+0x38>)
 8001e0a:	8101      	strh	r1, [r0, #8]
		TIM2->CNT = 0;
 8001e0c:	625a      	str	r2, [r3, #36]	; 0x24
 8001e0e:	e7f1      	b.n	8001df4 <BSP_EXTI0_Callback+0x18>
 8001e10:	40022000 	.word	0x40022000
 8001e14:	200229ec 	.word	0x200229ec

08001e18 <BSP_EXTI1_Callback>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001e18:	b672      	cpsid	i
/*----------------------------------------------------------------------------------------------------*/
void BSP_EXTI1_Callback()//Left Lidar
{
	__disable_irq();

	if(GPIOI->IDR & GPIO_IDR_IDR_1) TIM5->CR1 |= TIM_CR1_CEN;
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <BSP_EXTI1_Callback+0x34>)
 8001e1c:	691a      	ldr	r2, [r3, #16]
 8001e1e:	f012 0202 	ands.w	r2, r2, #2
 8001e22:	f5a3 3305 	sub.w	r3, r3, #136192	; 0x21400
 8001e26:	d005      	beq.n	8001e34 <BSP_EXTI1_Callback+0x1c>
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	f042 0201 	orr.w	r2, r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e30:	b662      	cpsie	i
 8001e32:	4770      	bx	lr
	else {
		TIM5->CR1 &= ~TIM_CR1_CEN;
 8001e34:	6819      	ldr	r1, [r3, #0]
 8001e36:	f021 0101 	bic.w	r1, r1, #1
 8001e3a:	6019      	str	r1, [r3, #0]
		//SensorsData.ulLeftLidarDistance = TIM5->CNT/10;
		ulDistances[2] = TIM5->CNT/10;
 8001e3c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e3e:	200a      	movs	r0, #10
 8001e40:	fbb1 f1f0 	udiv	r1, r1, r0
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <BSP_EXTI1_Callback+0x38>)
 8001e46:	8081      	strh	r1, [r0, #4]
		TIM5->CNT = 0;
 8001e48:	625a      	str	r2, [r3, #36]	; 0x24
 8001e4a:	e7f1      	b.n	8001e30 <BSP_EXTI1_Callback+0x18>
 8001e4c:	40022000 	.word	0x40022000
 8001e50:	200229ec 	.word	0x200229ec

08001e54 <BSP_EXTI2_Callback>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
/*----------------------------------------------------------------------------------------------------*/
void BSP_EXTI2_Callback()//Right Lidar
{
	__disable_irq();

	if(GPIOI->IDR & GPIO_IDR_IDR_2) TIM6->CR1 |= TIM_CR1_CEN;
 8001e56:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <BSP_EXTI2_Callback+0x34>)
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	f012 0204 	ands.w	r2, r2, #4
 8001e5e:	f5a3 3304 	sub.w	r3, r3, #135168	; 0x21000
 8001e62:	d005      	beq.n	8001e70 <BSP_EXTI2_Callback+0x1c>
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	f042 0201 	orr.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e6c:	b662      	cpsie	i
 8001e6e:	4770      	bx	lr
	else {
		TIM6->CR1 &= ~TIM_CR1_CEN;
 8001e70:	6819      	ldr	r1, [r3, #0]
 8001e72:	f021 0101 	bic.w	r1, r1, #1
 8001e76:	6019      	str	r1, [r3, #0]
		//SensorsData.ulRightLidarDistance = TIM6->CNT/10;
		ulDistances[3] = TIM6->CNT/10;
 8001e78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e7a:	200a      	movs	r0, #10
 8001e7c:	fbb1 f1f0 	udiv	r1, r1, r0
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <BSP_EXTI2_Callback+0x38>)
 8001e82:	80c1      	strh	r1, [r0, #6]
		TIM6->CNT = 0;
 8001e84:	625a      	str	r2, [r3, #36]	; 0x24
 8001e86:	e7f1      	b.n	8001e6c <BSP_EXTI2_Callback+0x18>
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	200229ec 	.word	0x200229ec

08001e90 <BSP_EXTI3_Callback>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001e90:	b672      	cpsid	i
/*----------------------------------------------------------------------------------------------------*/
void BSP_EXTI3_Callback()//Sonar
{
	__disable_irq();

	if(GPIOI->IDR & GPIO_IDR_IDR_3) TIM4->CR1 |= TIM_CR1_CEN;
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <BSP_EXTI3_Callback+0x34>)
 8001e94:	691a      	ldr	r2, [r3, #16]
 8001e96:	f012 0208 	ands.w	r2, r2, #8
 8001e9a:	f5a3 3306 	sub.w	r3, r3, #137216	; 0x21800
 8001e9e:	d005      	beq.n	8001eac <BSP_EXTI3_Callback+0x1c>
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	f042 0201 	orr.w	r2, r2, #1
 8001ea6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001ea8:	b662      	cpsie	i
 8001eaa:	4770      	bx	lr
	else {
		TIM4->CR1 &= ~TIM_CR1_CEN;
 8001eac:	6819      	ldr	r1, [r3, #0]
 8001eae:	f021 0101 	bic.w	r1, r1, #1
 8001eb2:	6019      	str	r1, [r3, #0]
		//SensorsData.ulSonarDistance = TIM4->CNT/58;
		ulDistances[5] = TIM4->CNT/58;
 8001eb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001eb6:	203a      	movs	r0, #58	; 0x3a
 8001eb8:	fbb1 f1f0 	udiv	r1, r1, r0
 8001ebc:	4802      	ldr	r0, [pc, #8]	; (8001ec8 <BSP_EXTI3_Callback+0x38>)
 8001ebe:	8141      	strh	r1, [r0, #10]
		TIM4->CNT = 0;
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24
 8001ec2:	e7f1      	b.n	8001ea8 <BSP_EXTI3_Callback+0x18>
 8001ec4:	40022000 	.word	0x40022000
 8001ec8:	200229ec 	.word	0x200229ec

08001ecc <BSP_EXTI4_Callback>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001ecc:	b672      	cpsid	i
/*----------------------------------------------------------------------------------------------------*/
void BSP_EXTI4_Callback()//Center Lidar
{
	__disable_irq();

	if(GPIOI->IDR & GPIO_IDR_IDR_4) TIM3->CR1 |= TIM_CR1_CEN;
 8001ece:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <BSP_EXTI4_Callback+0x34>)
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	f012 0210 	ands.w	r2, r2, #16
 8001ed6:	f5a3 3307 	sub.w	r3, r3, #138240	; 0x21c00
 8001eda:	d005      	beq.n	8001ee8 <BSP_EXTI4_Callback+0x1c>
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	f042 0201 	orr.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001ee4:	b662      	cpsie	i
 8001ee6:	4770      	bx	lr
	else {
		TIM3->CR1 &= ~TIM_CR1_CEN;
 8001ee8:	6819      	ldr	r1, [r3, #0]
 8001eea:	f021 0101 	bic.w	r1, r1, #1
 8001eee:	6019      	str	r1, [r3, #0]
		//SensorsData.ulCenterLidarDistance = TIM3->CNT/10;
		ulDistances[1] = TIM3->CNT/10;
 8001ef0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ef2:	200a      	movs	r0, #10
 8001ef4:	fbb1 f1f0 	udiv	r1, r1, r0
 8001ef8:	4802      	ldr	r0, [pc, #8]	; (8001f04 <BSP_EXTI4_Callback+0x38>)
 8001efa:	8041      	strh	r1, [r0, #2]
		TIM3->CNT = 0;
 8001efc:	625a      	str	r2, [r3, #36]	; 0x24
 8001efe:	e7f1      	b.n	8001ee4 <BSP_EXTI4_Callback+0x18>
 8001f00:	40022000 	.word	0x40022000
 8001f04:	200229ec 	.word	0x200229ec

08001f08 <BSP_USART_RxData>:
	__enable_irq();
}
/*----------------------------------------------------------------------------------------------------*/
void BSP_USART_RxData(uint8_t rxByte)
{
	tempData = rxByte;
 8001f08:	4b1b      	ldr	r3, [pc, #108]	; (8001f78 <BSP_USART_RxData+0x70>)


				if (tempData == 0xAA) {
 8001f0a:	28aa      	cmp	r0, #170	; 0xaa
{
 8001f0c:	b510      	push	{r4, lr}
	tempData = rxByte;
 8001f0e:	6018      	str	r0, [r3, #0]
 8001f10:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <BSP_USART_RxData+0x74>)
				if (tempData == 0xAA) {
 8001f12:	d107      	bne.n	8001f24 <BSP_USART_RxData+0x1c>
					if (flag == 1) {
 8001f14:	4a1a      	ldr	r2, [pc, #104]	; (8001f80 <BSP_USART_RxData+0x78>)
 8001f16:	7811      	ldrb	r1, [r2, #0]
 8001f18:	2901      	cmp	r1, #1
						flag2 = 1;
 8001f1a:	bf0a      	itet	eq
 8001f1c:	7019      	strbeq	r1, [r3, #0]
						flag = 0;
					} else flag = 1;
 8001f1e:	2101      	movne	r1, #1
						flag = 0;
 8001f20:	2100      	moveq	r1, #0
					} else flag = 1;
 8001f22:	7011      	strb	r1, [r2, #0]
				}

				if (flag2 == 1) {
 8001f24:	7819      	ldrb	r1, [r3, #0]
 8001f26:	4c17      	ldr	r4, [pc, #92]	; (8001f84 <BSP_USART_RxData+0x7c>)
 8001f28:	2901      	cmp	r1, #1
 8001f2a:	d106      	bne.n	8001f3a <BSP_USART_RxData+0x32>
					if(tempData == 0x0C) {
 8001f2c:	280c      	cmp	r0, #12
 8001f2e:	f04f 0200 	mov.w	r2, #0
						flag3 = 1;
 8001f32:	bf06      	itte	eq
 8001f34:	7021      	strbeq	r1, [r4, #0]
						flag2 = 0;
 8001f36:	701a      	strbeq	r2, [r3, #0]
					} else flag3 = 0;
 8001f38:	7022      	strbne	r2, [r4, #0]
				}

				if (flag3 == 1) {
 8001f3a:	7823      	ldrb	r3, [r4, #0]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d119      	bne.n	8001f74 <BSP_USART_RxData+0x6c>
					receivedData[receivedDataCounter] = USART1->DR;
 8001f40:	4911      	ldr	r1, [pc, #68]	; (8001f88 <BSP_USART_RxData+0x80>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <BSP_USART_RxData+0x84>)
 8001f44:	780b      	ldrb	r3, [r1, #0]
 8001f46:	6850      	ldr	r0, [r2, #4]
 8001f48:	4a11      	ldr	r2, [pc, #68]	; (8001f90 <BSP_USART_RxData+0x88>)
 8001f4a:	54d0      	strb	r0, [r2, r3]
					receivedDataCounter ++;
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	b2db      	uxtb	r3, r3

					if (receivedDataCounter > 5) {
 8001f50:	2b05      	cmp	r3, #5
					receivedDataCounter ++;
 8001f52:	700b      	strb	r3, [r1, #0]
 8001f54:	4613      	mov	r3, r2
					if (receivedDataCounter > 5) {
 8001f56:	d90d      	bls.n	8001f74 <BSP_USART_RxData+0x6c>
						//SensorsData.ulRadarDistance = (receivedData[4] * 256 + receivedData[5]);
						ulDistances[0] = (receivedData[4] * 256 + receivedData[5]);
 8001f58:	7910      	ldrb	r0, [r2, #4]
 8001f5a:	7952      	ldrb	r2, [r2, #5]
 8001f5c:	eb02 2200 	add.w	r2, r2, r0, lsl #8
 8001f60:	480c      	ldr	r0, [pc, #48]	; (8001f94 <BSP_USART_RxData+0x8c>)
 8001f62:	8002      	strh	r2, [r0, #0]
 8001f64:	2200      	movs	r2, #0
						for(uint8_t i = 0; i < 20; i++) {
							receivedData[i] = 0;
 8001f66:	4610      	mov	r0, r2
 8001f68:	5498      	strb	r0, [r3, r2]
 8001f6a:	3201      	adds	r2, #1
						for(uint8_t i = 0; i < 20; i++) {
 8001f6c:	2a14      	cmp	r2, #20
 8001f6e:	d1fb      	bne.n	8001f68 <BSP_USART_RxData+0x60>
						}
						receivedDataCounter  = 0;
 8001f70:	7008      	strb	r0, [r1, #0]
						flag3 = 0;
 8001f72:	7020      	strb	r0, [r4, #0]
 8001f74:	bd10      	pop	{r4, pc}
 8001f76:	bf00      	nop
 8001f78:	200229f8 	.word	0x200229f8
 8001f7c:	200003e9 	.word	0x200003e9
 8001f80:	200003e8 	.word	0x200003e8
 8001f84:	200003ea 	.word	0x200003ea
 8001f88:	200229fc 	.word	0x200229fc
 8001f8c:	40011000 	.word	0x40011000
 8001f90:	200229d8 	.word	0x200229d8
 8001f94:	200229ec 	.word	0x200229ec

08001f98 <Devices_LedToggle>:
				}
}

void	Devices_LedToggle()
{
	HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_4);
 8001f98:	2110      	movs	r1, #16
 8001f9a:	4801      	ldr	r0, [pc, #4]	; (8001fa0 <Devices_LedToggle+0x8>)
 8001f9c:	f001 bdf9 	b.w	8003b92 <HAL_GPIO_TogglePin>
 8001fa0:	40020c00 	.word	0x40020c00

08001fa4 <Devices_IMUOn>:
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4,GPIO_PIN_RESET);
}

void	Devices_IMUOn()
{
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_10,GPIO_PIN_RESET);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001faa:	4801      	ldr	r0, [pc, #4]	; (8001fb0 <Devices_IMUOn+0xc>)
 8001fac:	f001 bdec 	b.w	8003b88 <HAL_GPIO_WritePin>
 8001fb0:	40021800 	.word	0x40021800

08001fb4 <Devices_IMUOff>:
}

void	Devices_IMUOff()
{
	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_10,GPIO_PIN_SET);
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fba:	4801      	ldr	r0, [pc, #4]	; (8001fc0 <Devices_IMUOff+0xc>)
 8001fbc:	f001 bde4 	b.w	8003b88 <HAL_GPIO_WritePin>
 8001fc0:	40021800 	.word	0x40021800

08001fc4 <mainTask>:
extern  uint8_t	gpsBuffer[128];

char	strBufOutput[128];

void mainTask(void const * argument)
{		
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08c      	sub	sp, #48	; 0x30
	// RTC
	BSP_RTC_Init();
 8001fc8:	f000 ff30 	bl	8002e2c <BSP_RTC_Init>
	//    
	Devices_Init();
 8001fcc:	f7ff fede 	bl	8001d8c <Devices_Init>
	// USB
	BSP_Usb_Init();
 8001fd0:	f001 fa58 	bl	8003484 <BSP_Usb_Init>
	// SDCard SPI
	BSP_SDCard_Init();
 8001fd4:	f001 f814 	bl	8003000 <BSP_SDCard_Init>
	// UART  WiFi 
	BSP_WIFI_Init();
 8001fd8:	f001 f9d8 	bl	800338c <BSP_WIFI_Init>

	BSP_GPS_UART_Init();
 8001fdc:	f001 f9f6 	bl	80033cc <BSP_GPS_UART_Init>

	for(;;)
	{
		xSemaphoreTake(xMainSemaphore,portMAX_DELAY);
 8001fe0:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800205c <mainTask+0x98>
		sprintf(strBufOutput,"Lc%5d Ll%5d Lr%5d Lf%5d R%5d S%5d\r\nAz:%0.2f Pitch:%0.2f Roll:%0.2f Alt:%f\r\n", skifCurrentData.sensorsData.ulCenterLidarDistance,
																												skifCurrentData.sensorsData.ulLeftLidarDistance,
 8001fe4:	4c1a      	ldr	r4, [pc, #104]	; (8002050 <mainTask+0x8c>)
		sprintf(strBufOutput,"Lc%5d Ll%5d Lr%5d Lf%5d R%5d S%5d\r\nAz:%0.2f Pitch:%0.2f Roll:%0.2f Alt:%f\r\n", skifCurrentData.sensorsData.ulCenterLidarDistance,
 8001fe6:	4d1b      	ldr	r5, [pc, #108]	; (8002054 <mainTask+0x90>)
		xSemaphoreTake(xMainSemaphore,portMAX_DELAY);
 8001fe8:	f8d8 0000 	ldr.w	r0, [r8]
 8001fec:	2300      	movs	r3, #0
 8001fee:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f008 fe4a 	bl	800ac8c <xQueueGenericReceive>
		sprintf(strBufOutput,"Lc%5d Ll%5d Lr%5d Lf%5d R%5d S%5d\r\nAz:%0.2f Pitch:%0.2f Roll:%0.2f Alt:%f\r\n", skifCurrentData.sensorsData.ulCenterLidarDistance,
 8001ff8:	69e0      	ldr	r0, [r4, #28]
 8001ffa:	88e7      	ldrh	r7, [r4, #6]
 8001ffc:	88a6      	ldrh	r6, [r4, #4]
 8001ffe:	f7fe fab3 	bl	8000568 <__aeabi_f2d>
 8002002:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002006:	69a0      	ldr	r0, [r4, #24]
 8002008:	f7fe faae 	bl	8000568 <__aeabi_f2d>
 800200c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002010:	6960      	ldr	r0, [r4, #20]
 8002012:	f7fe faa9 	bl	8000568 <__aeabi_f2d>
 8002016:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800201a:	6920      	ldr	r0, [r4, #16]
 800201c:	f7fe faa4 	bl	8000568 <__aeabi_f2d>
 8002020:	89a3      	ldrh	r3, [r4, #12]
 8002022:	9303      	str	r3, [sp, #12]
 8002024:	8863      	ldrh	r3, [r4, #2]
 8002026:	9302      	str	r3, [sp, #8]
 8002028:	8963      	ldrh	r3, [r4, #10]
 800202a:	9301      	str	r3, [sp, #4]
 800202c:	8923      	ldrh	r3, [r4, #8]
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002034:	463b      	mov	r3, r7
 8002036:	4632      	mov	r2, r6
 8002038:	4907      	ldr	r1, [pc, #28]	; (8002058 <mainTask+0x94>)
 800203a:	4628      	mov	r0, r5
 800203c:	f00a fc20 	bl	800c880 <siprintf>
																												skifCurrentData.sensorsData.ulRadarDistance,
																												skifCurrentData.sensorsData.ulSonarDistance,
																												skifCurrentData.imuData.fAz,
																												skifCurrentData.imuData.fPitch,
																												skifCurrentData.imuData.fRoll,skifCurrentData.fAltitude);
		BSP_WIFI_UARTSend((uint8_t*)strBufOutput,strlen(strBufOutput));
 8002040:	4628      	mov	r0, r5
 8002042:	f7fe f8d5 	bl	80001f0 <strlen>
 8002046:	b281      	uxth	r1, r0
 8002048:	4628      	mov	r0, r5
 800204a:	f001 f9f5 	bl	8003438 <BSP_WIFI_UARTSend>
 800204e:	e7cb      	b.n	8001fe8 <mainTask+0x24>
 8002050:	20022980 	.word	0x20022980
 8002054:	20022a44 	.word	0x20022a44
 8002058:	0800fa49 	.word	0x0800fa49
 800205c:	20022a00 	.word	0x20022a00

08002060 <systemClock_Config>:
{
 8002060:	b530      	push	{r4, r5, lr}
 8002062:	b095      	sub	sp, #84	; 0x54
  __HAL_RCC_PWR_CLK_ENABLE();
 8002064:	4b27      	ldr	r3, [pc, #156]	; (8002104 <systemClock_Config+0xa4>)
 8002066:	2100      	movs	r1, #0
 8002068:	9101      	str	r1, [sp, #4]
 800206a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800206c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002070:	641a      	str	r2, [r3, #64]	; 0x40
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800207c:	4b22      	ldr	r3, [pc, #136]	; (8002108 <systemClock_Config+0xa8>)
 800207e:	9102      	str	r1, [sp, #8]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800208e:	9302      	str	r3, [sp, #8]
 8002090:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002092:	2301      	movs	r3, #1
 8002094:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002096:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800209a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800209c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020a0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020a2:	2308      	movs	r3, #8
 80020a4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80020a6:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 80020ac:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ae:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80020b0:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b2:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020b4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80020b6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020b8:	f003 fbdc 	bl	8005874 <HAL_RCC_OscConfig>
 80020bc:	b100      	cbz	r0, 80020c0 <systemClock_Config+0x60>
 80020be:	e7fe      	b.n	80020be <systemClock_Config+0x5e>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c4:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c6:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020c8:	2105      	movs	r1, #5
 80020ca:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020cc:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ce:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020d0:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80020d2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020d4:	f003 fd7e 	bl	8005bd4 <HAL_RCC_ClockConfig>
 80020d8:	4604      	mov	r4, r0
 80020da:	b100      	cbz	r0, 80020de <systemClock_Config+0x7e>
 80020dc:	e7fe      	b.n	80020dc <systemClock_Config+0x7c>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80020de:	f003 fe13 	bl	8005d08 <HAL_RCC_GetHCLKFreq>
 80020e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80020ea:	f001 fa9b 	bl	8003624 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80020ee:	2004      	movs	r0, #4
 80020f0:	f001 faae 	bl	8003650 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80020f4:	4622      	mov	r2, r4
 80020f6:	4629      	mov	r1, r5
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	f001 fa52 	bl	80035a4 <HAL_NVIC_SetPriority>
}
 8002100:	b015      	add	sp, #84	; 0x54
 8002102:	bd30      	pop	{r4, r5, pc}
 8002104:	40023800 	.word	0x40023800
 8002108:	40007000 	.word	0x40007000

0800210c <portClkInit>:
{
 800210c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002110:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002112:	4b32      	ldr	r3, [pc, #200]	; (80021dc <portClkInit+0xd0>)
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002114:	4e32      	ldr	r6, [pc, #200]	; (80021e0 <portClkInit+0xd4>)
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002116:	4833      	ldr	r0, [pc, #204]	; (80021e4 <portClkInit+0xd8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002118:	2400      	movs	r4, #0
 800211a:	9400      	str	r4, [sp, #0]
 800211c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800211e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002122:	631a      	str	r2, [r3, #48]	; 0x30
 8002124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002126:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800212a:	9200      	str	r2, [sp, #0]
 800212c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800212e:	9401      	str	r4, [sp, #4]
 8002130:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002132:	f042 0204 	orr.w	r2, r2, #4
 8002136:	631a      	str	r2, [r3, #48]	; 0x30
 8002138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800213a:	f002 0204 	and.w	r2, r2, #4
 800213e:	9201      	str	r2, [sp, #4]
 8002140:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002142:	9402      	str	r4, [sp, #8]
 8002144:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002146:	f042 0201 	orr.w	r2, r2, #1
 800214a:	631a      	str	r2, [r3, #48]	; 0x30
 800214c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800214e:	f002 0201 	and.w	r2, r2, #1
 8002152:	9202      	str	r2, [sp, #8]
 8002154:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002156:	9403      	str	r4, [sp, #12]
 8002158:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800215a:	f042 0208 	orr.w	r2, r2, #8
 800215e:	631a      	str	r2, [r3, #48]	; 0x30
 8002160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002162:	f002 0208 	and.w	r2, r2, #8
 8002166:	9203      	str	r2, [sp, #12]
 8002168:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800216a:	9404      	str	r4, [sp, #16]
 800216c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800216e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002172:	631a      	str	r2, [r3, #48]	; 0x30
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217a:	9304      	str	r3, [sp, #16]
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800217c:	2502      	movs	r5, #2
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800217e:	9b04      	ldr	r3, [sp, #16]
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002180:	a905      	add	r1, sp, #20
   GPIO_InitStruct.Pin       = GPIO_PIN_12;
 8002182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002186:	9305      	str	r3, [sp, #20]
   GPIO_InitStruct.Pin       = GPIO_PIN_4;
 8002188:	2710      	movs	r7, #16
   GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800218a:	9406      	str	r4, [sp, #24]
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800218c:	9507      	str	r5, [sp, #28]
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800218e:	9508      	str	r5, [sp, #32]
   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002190:	f001 fc08 	bl	80039a4 <HAL_GPIO_Init>
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8002194:	2301      	movs	r3, #1
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002196:	a905      	add	r1, sp, #20
 8002198:	4630      	mov	r0, r6
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 800219a:	9306      	str	r3, [sp, #24]
   GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 800219c:	9507      	str	r5, [sp, #28]
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800219e:	9508      	str	r5, [sp, #32]
   GPIO_InitStruct.Pin       = GPIO_PIN_4;
 80021a0:	9705      	str	r7, [sp, #20]
   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021a2:	f001 fbff 	bl	80039a4 <HAL_GPIO_Init>
   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 80021a6:	9508      	str	r5, [sp, #32]
   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021a8:	4d0f      	ldr	r5, [pc, #60]	; (80021e8 <portClkInit+0xdc>)
   GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80021aa:	9407      	str	r4, [sp, #28]
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 80021ac:	2311      	movs	r3, #17
   GPIO_InitStruct.Pin       = GPIO_PIN_10;
 80021ae:	f44f 6880 	mov.w	r8, #1024	; 0x400
   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021b2:	a905      	add	r1, sp, #20
 80021b4:	4628      	mov	r0, r5
   GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_OD;
 80021b6:	9306      	str	r3, [sp, #24]
   GPIO_InitStruct.Pin       = GPIO_PIN_10;
 80021b8:	f8cd 8014 	str.w	r8, [sp, #20]
   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021bc:	f001 fbf2 	bl	80039a4 <HAL_GPIO_Init>
   HAL_GPIO_WritePin(GPIOG,GPIO_PIN_10,GPIO_PIN_RESET);
 80021c0:	4622      	mov	r2, r4
 80021c2:	4641      	mov	r1, r8
 80021c4:	4628      	mov	r0, r5
 80021c6:	f001 fcdf 	bl	8003b88 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4,GPIO_PIN_RESET);
 80021ca:	4622      	mov	r2, r4
 80021cc:	4639      	mov	r1, r7
 80021ce:	4630      	mov	r0, r6
 80021d0:	f001 fcda 	bl	8003b88 <HAL_GPIO_WritePin>
}
 80021d4:	b00a      	add	sp, #40	; 0x28
 80021d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021da:	bf00      	nop
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020c00 	.word	0x40020c00
 80021e4:	40021c00 	.word	0x40021c00
 80021e8:	40021800 	.word	0x40021800

080021ec <main>:
{
 80021ec:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 80021ee:	4d12      	ldr	r5, [pc, #72]	; (8002238 <main+0x4c>)
{
 80021f0:	b087      	sub	sp, #28
  HAL_Init();
 80021f2:	f001 f985 	bl	8003500 <HAL_Init>
  systemClock_Config();
 80021f6:	f7ff ff33 	bl	8002060 <systemClock_Config>
  portClkInit();
 80021fa:	f7ff ff87 	bl	800210c <portClkInit>
  osThreadDef(defaultTask, mainTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x400);
 80021fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002200:	ac01      	add	r4, sp, #4
 8002202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002204:	682b      	ldr	r3, [r5, #0]
 8002206:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002208:	2100      	movs	r1, #0
 800220a:	a801      	add	r0, sp, #4
 800220c:	f007 fff9 	bl	800a202 <osThreadCreate>
 8002210:	4b0a      	ldr	r3, [pc, #40]	; (800223c <main+0x50>)
  vSemaphoreCreateBinary(xMainSemaphore);
 8002212:	2203      	movs	r2, #3
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002214:	6018      	str	r0, [r3, #0]
  vSemaphoreCreateBinary(xMainSemaphore);
 8002216:	2100      	movs	r1, #0
 8002218:	2001      	movs	r0, #1
 800221a:	f008 fc09 	bl	800aa30 <xQueueGenericCreate>
 800221e:	4a08      	ldr	r2, [pc, #32]	; (8002240 <main+0x54>)
 8002220:	6010      	str	r0, [r2, #0]
 8002222:	b120      	cbz	r0, 800222e <main+0x42>
 8002224:	2300      	movs	r3, #0
 8002226:	461a      	mov	r2, r3
 8002228:	4619      	mov	r1, r3
 800222a:	f008 fc25 	bl	800aa78 <xQueueGenericSend>
  osKernelStart();	
 800222e:	f007 ffe3 	bl	800a1f8 <osKernelStart>
}
 8002232:	2000      	movs	r0, #0
 8002234:	b007      	add	sp, #28
 8002236:	bd30      	pop	{r4, r5, pc}
 8002238:	0800f9b8 	.word	0x0800f9b8
 800223c:	20022a04 	.word	0x20022a04
 8002240:	20022a00 	.word	0x20022a00

08002244 <mainGiveSemaphore>:
	}
}

void mainGiveSemaphore()
{
	xSemaphoreGive(xMainSemaphore);
 8002244:	4803      	ldr	r0, [pc, #12]	; (8002254 <mainGiveSemaphore+0x10>)
 8002246:	2300      	movs	r3, #0
 8002248:	461a      	mov	r2, r3
 800224a:	4619      	mov	r1, r3
 800224c:	6800      	ldr	r0, [r0, #0]
 800224e:	f008 bc13 	b.w	800aa78 <xQueueGenericSend>
 8002252:	bf00      	nop
 8002254:	20022a00 	.word	0x20022a00

08002258 <HAL_TIM_PeriodElapsedCallback>:
  */
volatile uint32_t ulHighFrequencyTimerTicks = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if (htim->Instance == TIM1) {
 8002258:	6802      	ldr	r2, [r0, #0]
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800225c:	429a      	cmp	r2, r3
{
 800225e:	b510      	push	{r4, lr}
 8002260:	4604      	mov	r4, r0
  if (htim->Instance == TIM1) {
 8002262:	d101      	bne.n	8002268 <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 8002264:	f001 f966 	bl	8003534 <HAL_IncTick>
  }
  if(htim->Instance == TIM7){
 8002268:	6822      	ldr	r2, [r4, #0]
 800226a:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800226c:	429a      	cmp	r2, r3
	  ulHighFrequencyTimerTicks++;
 800226e:	bf01      	itttt	eq
 8002270:	4a04      	ldreq	r2, [pc, #16]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002272:	6813      	ldreq	r3, [r2, #0]
 8002274:	3301      	addeq	r3, #1
 8002276:	6013      	streq	r3, [r2, #0]
 8002278:	bd10      	pop	{r4, pc}
 800227a:	bf00      	nop
 800227c:	40010000 	.word	0x40010000
 8002280:	40001400 	.word	0x40001400
 8002284:	200003ec 	.word	0x200003ec

08002288 <GetRunTimeStatsValue>:
/*
 *
 */
uint32_t	GetRunTimeStatsValue()
{
	return ulHighFrequencyTimerTicks;
 8002288:	4b01      	ldr	r3, [pc, #4]	; (8002290 <GetRunTimeStatsValue+0x8>)
 800228a:	6818      	ldr	r0, [r3, #0]
}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	200003ec 	.word	0x200003ec

08002294 <SetupRunTimeStatsTimer>:
/*
 *
 */
void SetupRunTimeStatsTimer()
{
 8002294:	b530      	push	{r4, r5, lr}
	  uint32_t              uwTimclock = 0;
	  uint32_t              uwPrescalerValue = 0;
	  uint32_t              pFLatency;

	  /*Configure the TIM1 IRQ priority */
	  HAL_NVIC_SetPriority(TIM7_IRQn, 7 ,0);
 8002296:	2200      	movs	r2, #0
{
 8002298:	b089      	sub	sp, #36	; 0x24
	  HAL_NVIC_SetPriority(TIM7_IRQn, 7 ,0);
 800229a:	2107      	movs	r1, #7
 800229c:	2037      	movs	r0, #55	; 0x37
 800229e:	f001 f981 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80022a2:	2037      	movs	r0, #55	; 0x37
 80022a4:	f001 f9b2 	bl	800360c <HAL_NVIC_EnableIRQ>

	  /* Enable TIM1 clock */
	  __HAL_RCC_TIM7_CLK_ENABLE();
 80022a8:	2500      	movs	r5, #0
 80022aa:	4b14      	ldr	r3, [pc, #80]	; (80022fc <SetupRunTimeStatsTimer+0x68>)
 80022ac:	9502      	str	r5, [sp, #8]
 80022ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40

	  /* Compute the prescaler value to have TIM1 counter clock equal to 10MHz */
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);

	  /* Initialize TIM1 */
	  htim7.Instance = TIM7;
 80022b0:	4c13      	ldr	r4, [pc, #76]	; (8002300 <SetupRunTimeStatsTimer+0x6c>)
	  __HAL_RCC_TIM7_CLK_ENABLE();
 80022b2:	f042 0220 	orr.w	r2, r2, #32
 80022b6:	641a      	str	r2, [r3, #64]	; 0x40
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f003 0320 	and.w	r3, r3, #32
 80022be:	9302      	str	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022c0:	a901      	add	r1, sp, #4
 80022c2:	a803      	add	r0, sp, #12
	  __HAL_RCC_TIM7_CLK_ENABLE();
 80022c4:	9b02      	ldr	r3, [sp, #8]
	  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022c6:	f003 fd45 	bl	8005d54 <HAL_RCC_GetClockConfig>
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80022ca:	f003 fd33 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
	  htim7.Instance = TIM7;
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <SetupRunTimeStatsTimer+0x70>)
 80022d0:	6023      	str	r3, [r4, #0]
	  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
	  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
	  + ClockDivision = 0
	  + Counter direction = Up
	  */
	  htim7.Init.Period = (10000000 / 1000) - 1;
 80022d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80022d6:	60e3      	str	r3, [r4, #12]
	  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80022d8:	0040      	lsls	r0, r0, #1
	  uwPrescalerValue = (uint32_t) ((uwTimclock / 10000000) - 1);
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <SetupRunTimeStatsTimer+0x74>)
 80022dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80022e0:	3801      	subs	r0, #1
	  htim7.Init.Prescaler = uwPrescalerValue;
 80022e2:	6060      	str	r0, [r4, #4]
	  htim7.Init.ClockDivision = 0;
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80022e4:	4620      	mov	r0, r4
	  htim7.Init.ClockDivision = 0;
 80022e6:	6125      	str	r5, [r4, #16]
	  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e8:	60a5      	str	r5, [r4, #8]
	  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80022ea:	f004 fa81 	bl	80067f0 <HAL_TIM_Base_Init>
 80022ee:	b910      	cbnz	r0, 80022f6 <SetupRunTimeStatsTimer+0x62>
	  {
	    /* Start the TIM time Base generation in interrupt mode */
	    HAL_TIM_Base_Start_IT(&htim7);
 80022f0:	4620      	mov	r0, r4
 80022f2:	f004 f968 	bl	80065c6 <HAL_TIM_Base_Start_IT>
	  }
}
 80022f6:	b009      	add	sp, #36	; 0x24
 80022f8:	bd30      	pop	{r4, r5, pc}
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	20022a08 	.word	0x20022a08
 8002304:	40001400 	.word	0x40001400
 8002308:	00989680 	.word	0x00989680

0800230c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800230c:	e7fe      	b.n	800230c <_Error_Handler>

0800230e <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */

void HAL_MspInit(void)
{
 800230e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002310:	2003      	movs	r0, #3
 8002312:	f001 f935 	bl	8003580 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	4611      	mov	r1, r2
 800231a:	f06f 000b 	mvn.w	r0, #11
 800231e:	f001 f941 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	4611      	mov	r1, r2
 8002326:	f06f 000a 	mvn.w	r0, #10
 800232a:	f001 f93b 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800232e:	2200      	movs	r2, #0
 8002330:	4611      	mov	r1, r2
 8002332:	f06f 0009 	mvn.w	r0, #9
 8002336:	f001 f935 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	4611      	mov	r1, r2
 800233e:	f06f 0004 	mvn.w	r0, #4
 8002342:	f001 f92f 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002346:	2200      	movs	r2, #0
 8002348:	4611      	mov	r1, r2
 800234a:	f06f 0003 	mvn.w	r0, #3
 800234e:	f001 f929 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	210f      	movs	r1, #15
 8002356:	f06f 0001 	mvn.w	r0, #1
 800235a:	f001 f923 	bl	80035a4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	210f      	movs	r1, #15
 8002362:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002366:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800236a:	f001 b91b 	b.w	80035a4 <HAL_NVIC_SetPriority>
	...

08002370 <HAL_SPI_MspInit>:
  *           - Peripheral's GPIO Configuration  
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8002370:	b510      	push	{r4, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
	if(hspi->Instance == SPI4)
 8002372:	6802      	ldr	r2, [r0, #0]
 8002374:	4b1f      	ldr	r3, [pc, #124]	; (80023f4 <HAL_SPI_MspInit+0x84>)
 8002376:	429a      	cmp	r2, r3
{
 8002378:	b088      	sub	sp, #32
	if(hspi->Instance == SPI4)
 800237a:	d138      	bne.n	80023ee <HAL_SPI_MspInit+0x7e>
	{
	  __HAL_RCC_SPI4_CLK_ENABLE();
 800237c:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8002380:	2100      	movs	r1, #0
 8002382:	9101      	str	r1, [sp, #4]
 8002384:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002386:	481c      	ldr	r0, [pc, #112]	; (80023f8 <HAL_SPI_MspInit+0x88>)
	  __HAL_RCC_SPI4_CLK_ENABLE();
 8002388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
 800238e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002390:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002394:	9201      	str	r2, [sp, #4]
 8002396:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002398:	9102      	str	r1, [sp, #8]
 800239a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800239c:	f042 0210 	orr.w	r2, r2, #16
 80023a0:	631a      	str	r2, [r3, #48]	; 0x30
 80023a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a4:	f003 0310 	and.w	r3, r3, #16
 80023a8:	9302      	str	r3, [sp, #8]
 80023aa:	9b02      	ldr	r3, [sp, #8]
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 80023ac:	2304      	movs	r3, #4
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80023ae:	2201      	movs	r2, #1
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023b0:	2405      	movs	r4, #5
	  GPIO_InitStruct.Pin       = GPIO_PIN_2;
 80023b2:	9303      	str	r3, [sp, #12]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023b4:	a903      	add	r1, sp, #12
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80023b8:	9205      	str	r2, [sp, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80023ba:	9304      	str	r3, [sp, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 80023bc:	9306      	str	r3, [sp, #24]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023be:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c0:	f001 faf0 	bl	80039a4 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023c4:	2320      	movs	r3, #32
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c6:	a903      	add	r1, sp, #12
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023ca:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023cc:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ce:	f001 fae9 	bl	80039a4 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023d2:	2340      	movs	r3, #64	; 0x40
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023d4:	a903      	add	r1, sp, #12
 80023d6:	4808      	ldr	r0, [pc, #32]	; (80023f8 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023d8:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023da:	9407      	str	r4, [sp, #28]
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023dc:	f001 fae2 	bl	80039a4 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023e0:	2310      	movs	r3, #16
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
	  //GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023e2:	a903      	add	r1, sp, #12
 80023e4:	4804      	ldr	r0, [pc, #16]	; (80023f8 <HAL_SPI_MspInit+0x88>)
	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023e6:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023e8:	9407      	str	r4, [sp, #28]
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ea:	f001 fadb 	bl	80039a4 <HAL_GPIO_Init>

	}
}
 80023ee:	b008      	add	sp, #32
 80023f0:	bd10      	pop	{r4, pc}
 80023f2:	bf00      	nop
 80023f4:	40013400 	.word	0x40013400
 80023f8:	40021000 	.word	0x40021000

080023fc <HAL_I2C_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80023fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;

  if(hi2c->Instance == I2C1)
 80023fe:	6802      	ldr	r2, [r0, #0]
 8002400:	4b3f      	ldr	r3, [pc, #252]	; (8002500 <HAL_I2C_MspInit+0x104>)
 8002402:	429a      	cmp	r2, r3
{
 8002404:	b08b      	sub	sp, #44	; 0x2c
 8002406:	4606      	mov	r6, r0
  if(hi2c->Instance == I2C1)
 8002408:	d13a      	bne.n	8002480 <HAL_I2C_MspInit+0x84>
  {
	  /*##-1- Enable GPIO Clocks #################################################*/
	  /* Enable GPIO TX/RX clock */
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800240a:	4c3e      	ldr	r4, [pc, #248]	; (8002504 <HAL_I2C_MspInit+0x108>)
	  GPIO_InitStruct.Pin       = GPIO_PIN_6;
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240c:	483e      	ldr	r0, [pc, #248]	; (8002508 <HAL_I2C_MspInit+0x10c>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800240e:	2500      	movs	r5, #0
 8002410:	9501      	str	r5, [sp, #4]
 8002412:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002414:	f043 0302 	orr.w	r3, r3, #2
 8002418:	6323      	str	r3, [r4, #48]	; 0x30
 800241a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	9b01      	ldr	r3, [sp, #4]
	  GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8002424:	2340      	movs	r3, #64	; 0x40
 8002426:	9305      	str	r3, [sp, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002428:	2312      	movs	r3, #18
 800242a:	9306      	str	r3, [sp, #24]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800242c:	2301      	movs	r3, #1
 800242e:	9307      	str	r3, [sp, #28]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002430:	2704      	movs	r7, #4
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002432:	2303      	movs	r3, #3
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002434:	a905      	add	r1, sp, #20
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002436:	9308      	str	r3, [sp, #32]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002438:	9709      	str	r7, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	f001 fab3 	bl	80039a4 <HAL_GPIO_Init>

	  /* I2C RX GPIO pin configuration  */
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800243e:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002440:	a905      	add	r1, sp, #20
 8002442:	4831      	ldr	r0, [pc, #196]	; (8002508 <HAL_I2C_MspInit+0x10c>)
	  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002444:	9305      	str	r3, [sp, #20]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002446:	9709      	str	r7, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002448:	f001 faac 	bl	80039a4 <HAL_GPIO_Init>

	  /*##-3- Enable I2C peripherals Clock #######################################*/
	  /* Enable I2C1 clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 800244c:	9502      	str	r5, [sp, #8]
 800244e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002450:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002454:	6423      	str	r3, [r4, #64]	; 0x40
 8002456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
	  /*##-4- Configure the NVIC for I2C #########################################*/
	  /* NVIC for I2C1 */
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 800245c:	462a      	mov	r2, r5
 800245e:	2109      	movs	r1, #9
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8002460:	9302      	str	r3, [sp, #8]
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8002462:	2020      	movs	r0, #32
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8002464:	9b02      	ldr	r3, [sp, #8]
	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8002466:	f001 f89d 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800246a:	2020      	movs	r0, #32
 800246c:	f001 f8ce 	bl	800360c <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8002470:	201f      	movs	r0, #31
 8002472:	462a      	mov	r2, r5
 8002474:	210a      	movs	r1, #10
 8002476:	f001 f895 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800247a:	201f      	movs	r0, #31
 800247c:	f001 f8c6 	bl	800360c <HAL_NVIC_EnableIRQ>
  }
  if(hi2c->Instance == I2C2)
 8002480:	6832      	ldr	r2, [r6, #0]
 8002482:	4b22      	ldr	r3, [pc, #136]	; (800250c <HAL_I2C_MspInit+0x110>)
 8002484:	429a      	cmp	r2, r3
 8002486:	d139      	bne.n	80024fc <HAL_I2C_MspInit+0x100>
  {
	  /*##-1- Enable GPIO Clocks #################################################*/
	  /* Enable GPIO TX/RX clock */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002488:	4c1e      	ldr	r4, [pc, #120]	; (8002504 <HAL_I2C_MspInit+0x108>)
	  GPIO_InitStruct.Pin       = GPIO_PIN_0;
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800248a:	4821      	ldr	r0, [pc, #132]	; (8002510 <HAL_I2C_MspInit+0x114>)
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800248c:	2600      	movs	r6, #0
 800248e:	9603      	str	r6, [sp, #12]
 8002490:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002492:	f043 0320 	orr.w	r3, r3, #32
 8002496:	6323      	str	r3, [r4, #48]	; 0x30
 8002498:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800249a:	f003 0320 	and.w	r3, r3, #32
 800249e:	9303      	str	r3, [sp, #12]
 80024a0:	9b03      	ldr	r3, [sp, #12]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80024a2:	2312      	movs	r3, #18
	  GPIO_InitStruct.Pin       = GPIO_PIN_0;
 80024a4:	2501      	movs	r5, #1
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80024a6:	9306      	str	r3, [sp, #24]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80024a8:	2704      	movs	r7, #4
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80024aa:	2303      	movs	r3, #3
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024ac:	a905      	add	r1, sp, #20
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	9308      	str	r3, [sp, #32]
	  GPIO_InitStruct.Pin       = GPIO_PIN_0;
 80024b0:	9505      	str	r5, [sp, #20]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80024b2:	9507      	str	r5, [sp, #28]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80024b4:	9709      	str	r7, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024b6:	f001 fa75 	bl	80039a4 <HAL_GPIO_Init>

	  /* I2C RX GPIO pin configuration  */
	  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024ba:	2302      	movs	r3, #2
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024bc:	a905      	add	r1, sp, #20
 80024be:	4814      	ldr	r0, [pc, #80]	; (8002510 <HAL_I2C_MspInit+0x114>)
	  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024c0:	9305      	str	r3, [sp, #20]
	  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80024c2:	9709      	str	r7, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024c4:	f001 fa6e 	bl	80039a4 <HAL_GPIO_Init>

	  /*##-3- Enable I2C peripherals Clock #######################################*/
	  /* Enable I2C1 clock */
	  __HAL_RCC_I2C2_CLK_ENABLE();
 80024c8:	9604      	str	r6, [sp, #16]
 80024ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80024cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024d0:	6423      	str	r3, [r4, #64]	; 0x40
 80024d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80024d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
	  /*##-4- Configure the NVIC for I2C #########################################*/
	  /* NVIC for I2C1 */
	  HAL_NVIC_SetPriority(I2C2_ER_IRQn, 9, 1);
 80024d8:	462a      	mov	r2, r5
 80024da:	2109      	movs	r1, #9
	  __HAL_RCC_I2C2_CLK_ENABLE();
 80024dc:	9304      	str	r3, [sp, #16]
	  HAL_NVIC_SetPriority(I2C2_ER_IRQn, 9, 1);
 80024de:	2022      	movs	r0, #34	; 0x22
	  __HAL_RCC_I2C2_CLK_ENABLE();
 80024e0:	9b04      	ldr	r3, [sp, #16]
	  HAL_NVIC_SetPriority(I2C2_ER_IRQn, 9, 1);
 80024e2:	f001 f85f 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80024e6:	2022      	movs	r0, #34	; 0x22
 80024e8:	f001 f890 	bl	800360c <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C2_EV_IRQn, 10, 1);
 80024ec:	2021      	movs	r0, #33	; 0x21
 80024ee:	462a      	mov	r2, r5
 80024f0:	210a      	movs	r1, #10
 80024f2:	f001 f857 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80024f6:	2021      	movs	r0, #33	; 0x21
 80024f8:	f001 f888 	bl	800360c <HAL_NVIC_EnableIRQ>
  }
}
 80024fc:	b00b      	add	sp, #44	; 0x2c
 80024fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002500:	40005400 	.word	0x40005400
 8002504:	40023800 	.word	0x40023800
 8002508:	40020400 	.word	0x40020400
 800250c:	40005800 	.word	0x40005800
 8002510:	40021400 	.word	0x40021400

08002514 <HAL_RTC_MspInit>:
  *        the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8002514:	b500      	push	{lr}
 8002516:	b099      	sub	sp, #100	; 0x64
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  {
    Error_Handler();
  }
#elif defined (RTC_CLOCK_SOURCE_LSI)
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 8002518:	230c      	movs	r3, #12
 800251a:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800251c:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800251e:	2300      	movs	r3, #0
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002520:	4668      	mov	r0, sp
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002522:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002524:	9205      	str	r2, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8002526:	9302      	str	r3, [sp, #8]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002528:	f003 f9a4 	bl	8005874 <HAL_RCC_OscConfig>
 800252c:	b120      	cbz	r0, 8002538 <HAL_RTC_MspInit+0x24>
  {
    Error_Handler();
 800252e:	f240 111f 	movw	r1, #287	; 0x11f
 8002532:	480b      	ldr	r0, [pc, #44]	; (8002560 <HAL_RTC_MspInit+0x4c>)
 8002534:	f7ff feea 	bl	800230c <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002538:	2320      	movs	r3, #32
 800253a:	930c      	str	r3, [sp, #48]	; 0x30
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800253c:	a80c      	add	r0, sp, #48	; 0x30
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800253e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002542:	9316      	str	r3, [sp, #88]	; 0x58
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002544:	f003 fc24 	bl	8005d90 <HAL_RCCEx_PeriphCLKConfig>
 8002548:	b120      	cbz	r0, 8002554 <HAL_RTC_MspInit+0x40>
  {
    Error_Handler();
 800254a:	f44f 7193 	mov.w	r1, #294	; 0x126
 800254e:	4804      	ldr	r0, [pc, #16]	; (8002560 <HAL_RTC_MspInit+0x4c>)
 8002550:	f7ff fedc 	bl	800230c <_Error_Handler>
#error Please select the RTC Clock source inside the main.h file
#endif /*RTC_CLOCK_SOURCE_LSE*/

  /*##-2- Enable RTC peripheral Clocks #######################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 8002554:	4b03      	ldr	r3, [pc, #12]	; (8002564 <HAL_RTC_MspInit+0x50>)
 8002556:	2201      	movs	r2, #1
 8002558:	601a      	str	r2, [r3, #0]
}
 800255a:	b019      	add	sp, #100	; 0x64
 800255c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002560:	0800faa1 	.word	0x0800faa1
 8002564:	42470e3c 	.word	0x42470e3c

08002568 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002568:	b570      	push	{r4, r5, r6, lr}
  static DMA_HandleTypeDef HDMAUartRx;
  GPIO_InitTypeDef GPIO_InitStruct;

  if(uartHandle->Instance==USART1)
 800256a:	6802      	ldr	r2, [r0, #0]
 800256c:	4b6b      	ldr	r3, [pc, #428]	; (800271c <HAL_UART_MspInit+0x1b4>)
 800256e:	429a      	cmp	r2, r3
{
 8002570:	b08e      	sub	sp, #56	; 0x38
 8002572:	4606      	mov	r6, r0
  if(uartHandle->Instance==USART1)
 8002574:	d132      	bne.n	80025dc <HAL_UART_MspInit+0x74>
  {
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002576:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800257a:	2400      	movs	r4, #0
 800257c:	9401      	str	r4, [sp, #4]
 800257e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	4867      	ldr	r0, [pc, #412]	; (8002720 <HAL_UART_MspInit+0x1b8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002582:	f042 0210 	orr.w	r2, r2, #16
 8002586:	645a      	str	r2, [r3, #68]	; 0x44
 8002588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800258a:	f002 0210 	and.w	r2, r2, #16
 800258e:	9201      	str	r2, [sp, #4]
 8002590:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002592:	9402      	str	r4, [sp, #8]
 8002594:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	631a      	str	r2, [r3, #48]	; 0x30
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	9302      	str	r3, [sp, #8]
 80025a4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025aa:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025ac:	2507      	movs	r5, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ae:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b0:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b2:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025b4:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025b6:	950d      	str	r5, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b8:	f001 f9f4 	bl	80039a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c0:	a909      	add	r1, sp, #36	; 0x24
 80025c2:	4857      	ldr	r0, [pc, #348]	; (8002720 <HAL_UART_MspInit+0x1b8>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025c4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025c6:	950d      	str	r5, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c8:	f001 f9ec 	bl	80039a4 <HAL_GPIO_Init>
    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 80025cc:	2025      	movs	r0, #37	; 0x25
 80025ce:	4622      	mov	r2, r4
 80025d0:	2108      	movs	r1, #8
 80025d2:	f000 ffe7 	bl	80035a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025d6:	2025      	movs	r0, #37	; 0x25
 80025d8:	f001 f818 	bl	800360c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  if(uartHandle->Instance==UART5)
 80025dc:	6832      	ldr	r2, [r6, #0]
 80025de:	4b51      	ldr	r3, [pc, #324]	; (8002724 <HAL_UART_MspInit+0x1bc>)
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d133      	bne.n	800264c <HAL_UART_MspInit+0xe4>
  {
	  __HAL_RCC_UART5_CLK_ENABLE();
 80025e4:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 80025e8:	2200      	movs	r2, #0
 80025ea:	9203      	str	r2, [sp, #12]
 80025ec:	6c19      	ldr	r1, [r3, #64]	; 0x40

	    GPIO_InitStruct.Pin = GPIO_PIN_2;
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
	    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ee:	484e      	ldr	r0, [pc, #312]	; (8002728 <HAL_UART_MspInit+0x1c0>)
	  __HAL_RCC_UART5_CLK_ENABLE();
 80025f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80025f4:	6419      	str	r1, [r3, #64]	; 0x40
 80025f6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80025f8:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 80025fc:	9103      	str	r1, [sp, #12]
 80025fe:	9903      	ldr	r1, [sp, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002600:	9204      	str	r2, [sp, #16]
 8002602:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002604:	f041 0104 	orr.w	r1, r1, #4
 8002608:	6319      	str	r1, [r3, #48]	; 0x30
 800260a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800260c:	f001 0104 	and.w	r1, r1, #4
 8002610:	9104      	str	r1, [sp, #16]
 8002612:	9904      	ldr	r1, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002614:	9205      	str	r2, [sp, #20]
 8002616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002618:	f042 0208 	orr.w	r2, r2, #8
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
 800261e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	9305      	str	r3, [sp, #20]
 8002626:	9b05      	ldr	r3, [sp, #20]
	    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002628:	2304      	movs	r3, #4
 800262a:	9309      	str	r3, [sp, #36]	; 0x24
	    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800262c:	2408      	movs	r4, #8
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262e:	2302      	movs	r3, #2
	    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002630:	a909      	add	r1, sp, #36	; 0x24
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002632:	930a      	str	r3, [sp, #40]	; 0x28
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002634:	930c      	str	r3, [sp, #48]	; 0x30
	    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002636:	940d      	str	r4, [sp, #52]	; 0x34
	    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002638:	f001 f9b4 	bl	80039a4 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800263c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
	    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002640:	a909      	add	r1, sp, #36	; 0x24
 8002642:	483a      	ldr	r0, [pc, #232]	; (800272c <HAL_UART_MspInit+0x1c4>)
	    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002644:	9309      	str	r3, [sp, #36]	; 0x24
	    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002646:	940d      	str	r4, [sp, #52]	; 0x34
	    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002648:	f001 f9ac 	bl	80039a4 <HAL_GPIO_Init>
  }
  if(uartHandle->Instance==UART7)
 800264c:	6832      	ldr	r2, [r6, #0]
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <HAL_UART_MspInit+0x1c8>)
 8002650:	429a      	cmp	r2, r3
 8002652:	d161      	bne.n	8002718 <HAL_UART_MspInit+0x1b0>
  {
	  __HAL_RCC_UART7_CLK_ENABLE();
 8002654:	2500      	movs	r5, #0
 8002656:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 800265a:	9506      	str	r5, [sp, #24]
 800265c:	6c1a      	ldr	r2, [r3, #64]	; 0x40

	  	 GPIO_InitStruct.Pin = GPIO_PIN_6;
	     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
	     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800265e:	4835      	ldr	r0, [pc, #212]	; (8002734 <HAL_UART_MspInit+0x1cc>)
	  __HAL_RCC_UART7_CLK_ENABLE();
 8002660:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002664:	641a      	str	r2, [r3, #64]	; 0x40
 8002666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002668:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800266c:	9206      	str	r2, [sp, #24]
 800266e:	9a06      	ldr	r2, [sp, #24]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002670:	9507      	str	r5, [sp, #28]
 8002672:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002674:	f042 0220 	orr.w	r2, r2, #32
 8002678:	631a      	str	r2, [r3, #48]	; 0x30
 800267a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800267c:	f002 0220 	and.w	r2, r2, #32
 8002680:	9207      	str	r2, [sp, #28]
 8002682:	9a07      	ldr	r2, [sp, #28]
	  __DMA1_CLK_ENABLE();
 8002684:	9508      	str	r5, [sp, #32]
 8002686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002688:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800268c:	631a      	str	r2, [r3, #48]	; 0x30
 800268e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002694:	9308      	str	r3, [sp, #32]
 8002696:	9b08      	ldr	r3, [sp, #32]
	  	 GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002698:	2340      	movs	r3, #64	; 0x40
	     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800269a:	2408      	movs	r4, #8
	  	 GPIO_InitStruct.Pin = GPIO_PIN_6;
 800269c:	9309      	str	r3, [sp, #36]	; 0x24
	     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800269e:	a909      	add	r1, sp, #36	; 0x24
	     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	930a      	str	r3, [sp, #40]	; 0x28
	     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026a4:	930c      	str	r3, [sp, #48]	; 0x30
	     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80026a6:	940d      	str	r4, [sp, #52]	; 0x34
	     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026a8:	f001 f97c 	bl	80039a4 <HAL_GPIO_Init>

	     GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026ac:	2380      	movs	r3, #128	; 0x80
	     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
	     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026ae:	a909      	add	r1, sp, #36	; 0x24
 80026b0:	4820      	ldr	r0, [pc, #128]	; (8002734 <HAL_UART_MspInit+0x1cc>)
	     GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026b2:	9309      	str	r3, [sp, #36]	; 0x24
	     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80026b4:	940d      	str	r4, [sp, #52]	; 0x34
	     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026b6:	f001 f975 	bl	80039a4 <HAL_GPIO_Init>

	     HDMAUartRx.Instance                 = DMA1_Stream3;
 80026ba:	4c1f      	ldr	r4, [pc, #124]	; (8002738 <HAL_UART_MspInit+0x1d0>)

	     HDMAUartRx.Init.Channel             = DMA_CHANNEL_5;
 80026bc:	4a1f      	ldr	r2, [pc, #124]	; (800273c <HAL_UART_MspInit+0x1d4>)
	     HDMAUartRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80026be:	60a5      	str	r5, [r4, #8]
	     HDMAUartRx.Init.Channel             = DMA_CHANNEL_5;
 80026c0:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
 80026c4:	e884 000c 	stmia.w	r4, {r2, r3}
	     HDMAUartRx.Init.PeriphInc           = DMA_PINC_DISABLE;
	     HDMAUartRx.Init.MemInc              = DMA_MINC_ENABLE;
 80026c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026cc:	6123      	str	r3, [r4, #16]
	     HDMAUartRx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
	     HDMAUartRx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
	     HDMAUartRx.Init.Mode                = DMA_CIRCULAR;
 80026ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d2:	61e3      	str	r3, [r4, #28]
	     HDMAUartRx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;
 80026d4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80026d8:	6223      	str	r3, [r4, #32]
	     HDMAUartRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
	     //hdma_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
	     HDMAUartRx.Init.MemBurst            = DMA_MBURST_INC4;
 80026da:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80026de:	62e3      	str	r3, [r4, #44]	; 0x2c
	     HDMAUartRx.Init.PeriphBurst         = DMA_PBURST_INC4;

	     HAL_DMA_Init(&HDMAUartRx);
 80026e0:	4620      	mov	r0, r4
	     HDMAUartRx.Init.PeriphBurst         = DMA_PBURST_INC4;
 80026e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80026e6:	6323      	str	r3, [r4, #48]	; 0x30
	     HDMAUartRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80026e8:	60e5      	str	r5, [r4, #12]
	     HDMAUartRx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ea:	6165      	str	r5, [r4, #20]
	     HDMAUartRx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 80026ec:	61a5      	str	r5, [r4, #24]
	     HDMAUartRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80026ee:	6265      	str	r5, [r4, #36]	; 0x24
	     HAL_DMA_Init(&HDMAUartRx);
 80026f0:	f000 ffd0 	bl	8003694 <HAL_DMA_Init>
	     /* Associate the initialized DMA handle to the the UART handle */
	     __HAL_LINKDMA(uartHandle, hdmarx, HDMAUartRx);

	     /*##-4- Configure the NVIC for DMA #########################################*/
	     /* NVIC configuration for DMA transfer complete interrupt (USARTx_TX) */
	     HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 11, 0);
 80026f4:	462a      	mov	r2, r5
 80026f6:	210b      	movs	r1, #11
	     __HAL_LINKDMA(uartHandle, hdmarx, HDMAUartRx);
 80026f8:	6374      	str	r4, [r6, #52]	; 0x34
	     HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 11, 0);
 80026fa:	200e      	movs	r0, #14
	     __HAL_LINKDMA(uartHandle, hdmarx, HDMAUartRx);
 80026fc:	63a6      	str	r6, [r4, #56]	; 0x38
	     HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 11, 0);
 80026fe:	f000 ff51 	bl	80035a4 <HAL_NVIC_SetPriority>
	     HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002702:	200e      	movs	r0, #14
 8002704:	f000 ff82 	bl	800360c <HAL_NVIC_EnableIRQ>

	     HAL_NVIC_SetPriority(UART7_IRQn, 11, 1);
 8002708:	2052      	movs	r0, #82	; 0x52
 800270a:	2201      	movs	r2, #1
 800270c:	210b      	movs	r1, #11
 800270e:	f000 ff49 	bl	80035a4 <HAL_NVIC_SetPriority>
	     HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002712:	2052      	movs	r0, #82	; 0x52
 8002714:	f000 ff7a 	bl	800360c <HAL_NVIC_EnableIRQ>
  }

}
 8002718:	b00e      	add	sp, #56	; 0x38
 800271a:	bd70      	pop	{r4, r5, r6, pc}
 800271c:	40011000 	.word	0x40011000
 8002720:	40020000 	.word	0x40020000
 8002724:	40005000 	.word	0x40005000
 8002728:	40020c00 	.word	0x40020c00
 800272c:	40020800 	.word	0x40020800
 8002730:	40007800 	.word	0x40007800
 8002734:	40021400 	.word	0x40021400
 8002738:	200003f0 	.word	0x200003f0
 800273c:	40026058 	.word	0x40026058

08002740 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002740:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8002742:	4601      	mov	r1, r0
{
 8002744:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8002746:	2200      	movs	r2, #0
 8002748:	2019      	movs	r0, #25
 800274a:	f000 ff2b 	bl	80035a4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800274e:	2019      	movs	r0, #25
 8002750:	f000 ff5c 	bl	800360c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002754:	2500      	movs	r5, #0
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <HAL_InitTick+0x6c>)
 8002758:	9502      	str	r5, [sp, #8]
 800275a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800275c:	4c14      	ldr	r4, [pc, #80]	; (80027b0 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	645a      	str	r2, [r3, #68]	; 0x44
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800276c:	a901      	add	r1, sp, #4
 800276e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002770:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002772:	f003 faef 	bl	8005d54 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002776:	f003 fadd 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 800277a:	4b0e      	ldr	r3, [pc, #56]	; (80027b4 <HAL_InitTick+0x74>)
 800277c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800277e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002782:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002784:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002786:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <HAL_InitTick+0x78>)
 8002788:	fbb0 f0f3 	udiv	r0, r0, r3
 800278c:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 800278e:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002790:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 8002792:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002794:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002796:	f004 f82b 	bl	80067f0 <HAL_TIM_Base_Init>
 800279a:	b920      	cbnz	r0, 80027a6 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800279c:	4620      	mov	r0, r4
 800279e:	f003 ff12 	bl	80065c6 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80027a2:	b009      	add	sp, #36	; 0x24
 80027a4:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 80027a6:	2001      	movs	r0, #1
 80027a8:	e7fb      	b.n	80027a2 <HAL_InitTick+0x62>
 80027aa:	bf00      	nop
 80027ac:	40023800 	.word	0x40023800
 80027b0:	20022ac4 	.word	0x20022ac4
 80027b4:	40010000 	.word	0x40010000
 80027b8:	000f4240 	.word	0x000f4240

080027bc <NMI_Handler>:
 80027bc:	4770      	bx	lr

080027be <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80027be:	e7fe      	b.n	80027be <HardFault_Handler>

080027c0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80027c0:	e7fe      	b.n	80027c0 <MemManage_Handler>

080027c2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80027c2:	e7fe      	b.n	80027c2 <BusFault_Handler>

080027c4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80027c4:	e7fe      	b.n	80027c4 <UsageFault_Handler>

080027c6 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80027c6:	4770      	bx	lr

080027c8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80027c8:	f007 bd9a 	b.w	800a300 <osSystickHandler>

080027cc <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027cc:	4801      	ldr	r0, [pc, #4]	; (80027d4 <TIM1_UP_TIM10_IRQHandler+0x8>)
 80027ce:	f003 bf09 	b.w	80065e4 <HAL_TIM_IRQHandler>
 80027d2:	bf00      	nop
 80027d4:	20022ac4 	.word	0x20022ac4

080027d8 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80027d8:	4801      	ldr	r0, [pc, #4]	; (80027e0 <OTG_FS_IRQHandler+0x8>)
 80027da:	f002 bc79 	b.w	80050d0 <HAL_PCD_IRQHandler>
 80027de:	bf00      	nop
 80027e0:	200235e4 	.word	0x200235e4

080027e4 <TIM7_IRQHandler>:
  /* USER CODE END OTG_FS_IRQn 1 */
}

void TIM7_IRQHandler(void)
{
	HAL_TIM_IRQHandler(&htim7);
 80027e4:	4801      	ldr	r0, [pc, #4]	; (80027ec <TIM7_IRQHandler+0x8>)
 80027e6:	f003 befd 	b.w	80065e4 <HAL_TIM_IRQHandler>
 80027ea:	bf00      	nop
 80027ec:	20022a08 	.word	0x20022a08

080027f0 <I2C1_EV_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C data transmission
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&I2C1Handle);
 80027f0:	4801      	ldr	r0, [pc, #4]	; (80027f8 <I2C1_EV_IRQHandler+0x8>)
 80027f2:	f001 bfbf 	b.w	8004774 <HAL_I2C_EV_IRQHandler>
 80027f6:	bf00      	nop
 80027f8:	20022b00 	.word	0x20022b00

080027fc <I2C2_ER_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C error
  */
void I2C2_ER_IRQHandler(void)
{
  HAL_I2C_ER_IRQHandler(&I2C2Handle);
 80027fc:	4801      	ldr	r0, [pc, #4]	; (8002804 <I2C2_ER_IRQHandler+0x8>)
 80027fe:	f002 bb23 	b.w	8004e48 <HAL_I2C_ER_IRQHandler>
 8002802:	bf00      	nop
 8002804:	20022b54 	.word	0x20022b54

08002808 <I2C2_EV_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C data transmission
  */
void I2C2_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&I2C2Handle);
 8002808:	4801      	ldr	r0, [pc, #4]	; (8002810 <I2C2_EV_IRQHandler+0x8>)
 800280a:	f001 bfb3 	b.w	8004774 <HAL_I2C_EV_IRQHandler>
 800280e:	bf00      	nop
 8002810:	20022b54 	.word	0x20022b54

08002814 <I2C1_ER_IRQHandler>:
  * @retval None
  * @Note   This function is redefined in "main.h" and related to I2C error
  */
void I2C1_ER_IRQHandler(void)
{
  HAL_I2C_ER_IRQHandler(&I2C1Handle);
 8002814:	4801      	ldr	r0, [pc, #4]	; (800281c <I2C1_ER_IRQHandler+0x8>)
 8002816:	f002 bb17 	b.w	8004e48 <HAL_I2C_ER_IRQHandler>
 800281a:	bf00      	nop
 800281c:	20022b00 	.word	0x20022b00

08002820 <EXTI9_5_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI9_5_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002820:	2020      	movs	r0, #32
 8002822:	f001 b9bb 	b.w	8003b9c <HAL_GPIO_EXTI_IRQHandler>
	...

08002828 <EXTI4_IRQHandler>:
  * @brief  This function handles External line 4 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI4_IRQHandler(void)
{
 8002828:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
  BSP_EXTI4_Callback();
 800282a:	f7ff fb4f 	bl	8001ecc <BSP_EXTI4_Callback>
  EXTI->PR |= EXTI_PR_PR4;
 800282e:	4a03      	ldr	r2, [pc, #12]	; (800283c <EXTI4_IRQHandler+0x14>)
 8002830:	6953      	ldr	r3, [r2, #20]
 8002832:	f043 0310 	orr.w	r3, r3, #16
 8002836:	6153      	str	r3, [r2, #20]
 8002838:	bd08      	pop	{r3, pc}
 800283a:	bf00      	nop
 800283c:	40013c00 	.word	0x40013c00

08002840 <EXTI3_IRQHandler>:
  * @brief  This function handles External line 4 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI3_IRQHandler(void)
{
 8002840:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  BSP_EXTI3_Callback();
 8002842:	f7ff fb25 	bl	8001e90 <BSP_EXTI3_Callback>
  EXTI->PR |= EXTI_PR_PR3;
 8002846:	4a03      	ldr	r2, [pc, #12]	; (8002854 <EXTI3_IRQHandler+0x14>)
 8002848:	6953      	ldr	r3, [r2, #20]
 800284a:	f043 0308 	orr.w	r3, r3, #8
 800284e:	6153      	str	r3, [r2, #20]
 8002850:	bd08      	pop	{r3, pc}
 8002852:	bf00      	nop
 8002854:	40013c00 	.word	0x40013c00

08002858 <EXTI2_IRQHandler>:
  * @brief  This function handles External line 4 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI2_IRQHandler(void)
{
 8002858:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  BSP_EXTI2_Callback();
 800285a:	f7ff fafb 	bl	8001e54 <BSP_EXTI2_Callback>
  EXTI->PR |= EXTI_PR_PR2;
 800285e:	4a03      	ldr	r2, [pc, #12]	; (800286c <EXTI2_IRQHandler+0x14>)
 8002860:	6953      	ldr	r3, [r2, #20]
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	6153      	str	r3, [r2, #20]
 8002868:	bd08      	pop	{r3, pc}
 800286a:	bf00      	nop
 800286c:	40013c00 	.word	0x40013c00

08002870 <EXTI1_IRQHandler>:
  * @brief  This function handles External line 4 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8002870:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  BSP_EXTI1_Callback();
 8002872:	f7ff fad1 	bl	8001e18 <BSP_EXTI1_Callback>
  EXTI->PR |= EXTI_PR_PR1;
 8002876:	4a03      	ldr	r2, [pc, #12]	; (8002884 <EXTI1_IRQHandler+0x14>)
 8002878:	6953      	ldr	r3, [r2, #20]
 800287a:	f043 0302 	orr.w	r3, r3, #2
 800287e:	6153      	str	r3, [r2, #20]
 8002880:	bd08      	pop	{r3, pc}
 8002882:	bf00      	nop
 8002884:	40013c00 	.word	0x40013c00

08002888 <EXTI0_IRQHandler>:
  * @brief  This function handles External line 4 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8002888:	b508      	push	{r3, lr}
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
  BSP_EXTI0_Callback();
 800288a:	f7ff faa7 	bl	8001ddc <BSP_EXTI0_Callback>
  EXTI->PR |= EXTI_PR_PR0;
 800288e:	4a03      	ldr	r2, [pc, #12]	; (800289c <EXTI0_IRQHandler+0x14>)
 8002890:	6953      	ldr	r3, [r2, #20]
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	6153      	str	r3, [r2, #20]
 8002898:	bd08      	pop	{r3, pc}
 800289a:	bf00      	nop
 800289c:	40013c00 	.word	0x40013c00

080028a0 <USART1_IRQHandler>:
  * @brief  This function handles External line 0 interrupt request.
  * @param  None
  * @retval None
  */
void USART1_IRQHandler(void)
{
 80028a0:	b508      	push	{r3, lr}
	if (USART1->SR & USART_SR_RXNE) {
 80028a2:	4b06      	ldr	r3, [pc, #24]	; (80028bc <USART1_IRQHandler+0x1c>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	0692      	lsls	r2, r2, #26
 80028a8:	d507      	bpl.n	80028ba <USART1_IRQHandler+0x1a>
			USART1->SR &=~USART_SR_RXNE;
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	f022 0220 	bic.w	r2, r2, #32
 80028b0:	601a      	str	r2, [r3, #0]
		BSP_USART_RxData(USART1->DR);
 80028b2:	6858      	ldr	r0, [r3, #4]
 80028b4:	b2c0      	uxtb	r0, r0
 80028b6:	f7ff fb27 	bl	8001f08 <BSP_USART_RxData>
 80028ba:	bd08      	pop	{r3, pc}
 80028bc:	40011000 	.word	0x40011000

080028c0 <UART7_IRQHandler>:
  * @param  None
  * @retval None
  */
void UART7_IRQHandler(void)
{
	HAL_UART_IRQHandler(&bsp_uart7);
 80028c0:	4801      	ldr	r0, [pc, #4]	; (80028c8 <UART7_IRQHandler+0x8>)
 80028c2:	f004 ba7d 	b.w	8006dc0 <HAL_UART_IRQHandler>
 80028c6:	bf00      	nop
 80028c8:	20022f5c 	.word	0x20022f5c

080028cc <DMA1_Stream3_IRQHandler>:
  * @param  None
  * @retval None
  */
void DMA1_Stream3_IRQHandler(void)
{
  HAL_DMA_IRQHandler(bsp_uart7.hdmarx);
 80028cc:	4b01      	ldr	r3, [pc, #4]	; (80028d4 <DMA1_Stream3_IRQHandler+0x8>)
 80028ce:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80028d0:	f000 bfae 	b.w	8003830 <HAL_DMA_IRQHandler>
 80028d4:	20022f5c 	.word	0x20022f5c

080028d8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d8:	490f      	ldr	r1, [pc, #60]	; (8002918 <SystemInit+0x40>)
 80028da:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80028de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80028e6:	4b0d      	ldr	r3, [pc, #52]	; (800291c <SystemInit+0x44>)
 80028e8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80028ea:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80028f2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80028fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028fe:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002900:	4a07      	ldr	r2, [pc, #28]	; (8002920 <SystemInit+0x48>)
 8002902:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800290a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800290c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800290e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002912:	608b      	str	r3, [r1, #8]
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	e000ed00 	.word	0xe000ed00
 800291c:	40023800 	.word	0x40023800
 8002920:	24003010 	.word	0x24003010

08002924 <BSP_EXTI_Init>:
#include "bsp_exti.h"



void	BSP_EXTI_Init()
{
 8002924:	b570      	push	{r4, r5, r6, lr}
 8002926:	b088      	sub	sp, #32
	 GPIO_InitTypeDef   GPIO_InitStructure;

	  /* Enable GPIOB clock */
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002928:	2400      	movs	r4, #0
 800292a:	4b2e      	ldr	r3, [pc, #184]	; (80029e4 <BSP_EXTI_Init+0xc0>)
 800292c:	9401      	str	r4, [sp, #4]
 800292e:	6b1a      	ldr	r2, [r3, #48]	; 0x30

	  /* Configure PB5 pin as input floating */
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
	  GPIO_InitStructure.Pull = GPIO_NOPULL;
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002930:	482d      	ldr	r0, [pc, #180]	; (80029e8 <BSP_EXTI_Init+0xc4>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002932:	f042 0202 	orr.w	r2, r2, #2
 8002936:	631a      	str	r2, [r3, #48]	; 0x30
 8002938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800293a:	f002 0202 	and.w	r2, r2, #2
 800293e:	9201      	str	r2, [sp, #4]
 8002940:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002942:	9402      	str	r4, [sp, #8]
 8002944:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002946:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
 800294c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800294e:	9405      	str	r4, [sp, #20]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002954:	9302      	str	r3, [sp, #8]
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
 8002956:	ad08      	add	r5, sp, #32
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002958:	9b02      	ldr	r3, [sp, #8]
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800295a:	4b24      	ldr	r3, [pc, #144]	; (80029ec <BSP_EXTI_Init+0xc8>)
 800295c:	9304      	str	r3, [sp, #16]
	  GPIO_InitStructure.Pin = GPIO_PIN_5;
 800295e:	2320      	movs	r3, #32
 8002960:	f845 3d14 	str.w	r3, [r5, #-20]!
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002964:	4629      	mov	r1, r5
 8002966:	f001 f81d 	bl	80039a4 <HAL_GPIO_Init>

	  /* Enable and set EXTI Line9-5 Interrupt to the lowest priority */
	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 9, 0);
 800296a:	4622      	mov	r2, r4
 800296c:	2109      	movs	r1, #9
 800296e:	2017      	movs	r0, #23
 8002970:	f000 fe18 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002974:	2017      	movs	r0, #23
 8002976:	f000 fe49 	bl	800360c <HAL_NVIC_EnableIRQ>

	  //EXTI lidars/sonar 0 - 4
	  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING_FALLING;
 800297a:	4b1d      	ldr	r3, [pc, #116]	; (80029f0 <BSP_EXTI_Init+0xcc>)
 800297c:	9304      	str	r3, [sp, #16]
	  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 800297e:	2602      	movs	r6, #2
	  GPIO_InitStructure.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002980:	231f      	movs	r3, #31
	  HAL_GPIO_Init(GPIOI, &GPIO_InitStructure);
 8002982:	4629      	mov	r1, r5
 8002984:	481b      	ldr	r0, [pc, #108]	; (80029f4 <BSP_EXTI_Init+0xd0>)
	  GPIO_InitStructure.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002986:	9303      	str	r3, [sp, #12]
	  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8002988:	9605      	str	r6, [sp, #20]
	  HAL_GPIO_Init(GPIOI, &GPIO_InitStructure);
 800298a:	f001 f80b 	bl	80039a4 <HAL_GPIO_Init>

	  //Angle Lidar IRQ pin
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 0);
 800298e:	4622      	mov	r2, r4
 8002990:	2107      	movs	r1, #7
 8002992:	2006      	movs	r0, #6
 8002994:	f000 fe06 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002998:	2006      	movs	r0, #6
 800299a:	f000 fe37 	bl	800360c <HAL_NVIC_EnableIRQ>
	  //Left Lidar IRQ pin
	  HAL_NVIC_SetPriority(EXTI1_IRQn, 7, 1);
 800299e:	2107      	movs	r1, #7
 80029a0:	4608      	mov	r0, r1
 80029a2:	2201      	movs	r2, #1
 80029a4:	f000 fdfe 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80029a8:	2007      	movs	r0, #7
 80029aa:	f000 fe2f 	bl	800360c <HAL_NVIC_EnableIRQ>
	  //Right Lidar IRQ pin
	  HAL_NVIC_SetPriority(EXTI2_IRQn, 7, 2);
 80029ae:	4632      	mov	r2, r6
 80029b0:	2107      	movs	r1, #7
 80029b2:	2008      	movs	r0, #8
 80029b4:	f000 fdf6 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80029b8:	2008      	movs	r0, #8
 80029ba:	f000 fe27 	bl	800360c <HAL_NVIC_EnableIRQ>
	  //Center Lidar IRQ pin
	  HAL_NVIC_SetPriority(EXTI3_IRQn, 7, 3);
 80029be:	2203      	movs	r2, #3
 80029c0:	2107      	movs	r1, #7
 80029c2:	2009      	movs	r0, #9
 80029c4:	f000 fdee 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80029c8:	2009      	movs	r0, #9
 80029ca:	f000 fe1f 	bl	800360c <HAL_NVIC_EnableIRQ>
	  //Sonar IRQ pin
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 7, 4);
 80029ce:	2204      	movs	r2, #4
 80029d0:	2107      	movs	r1, #7
 80029d2:	200a      	movs	r0, #10
 80029d4:	f000 fde6 	bl	80035a4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80029d8:	200a      	movs	r0, #10
 80029da:	f000 fe17 	bl	800360c <HAL_NVIC_EnableIRQ>


}
 80029de:	b008      	add	sp, #32
 80029e0:	bd70      	pop	{r4, r5, r6, pc}
 80029e2:	bf00      	nop
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40020400 	.word	0x40020400
 80029ec:	10110000 	.word	0x10110000
 80029f0:	10310000 	.word	0x10310000
 80029f4:	40022000 	.word	0x40022000

080029f8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == GPIO_PIN_5)
 80029f8:	2820      	cmp	r0, #32
{
 80029fa:	b508      	push	{r3, lr}
	if(GPIO_Pin == GPIO_PIN_5)
 80029fc:	d101      	bne.n	8002a02 <HAL_GPIO_EXTI_Callback+0xa>
		BSP_EXTI5_Callback();
 80029fe:	f7fe fc93 	bl	8001328 <BSP_EXTI5_Callback>
 8002a02:	bd08      	pop	{r3, pc}

08002a04 <BSP_I2C_Init>:
  * @brief 		I2C 
  * @reval		None
  */
void	BSP_I2C_Init()
{
	I2C1Handle.Instance             = I2C1;
 8002a04:	480c      	ldr	r0, [pc, #48]	; (8002a38 <BSP_I2C_Init+0x34>)
{
 8002a06:	b508      	push	{r3, lr}
	I2C1Handle.Instance             = I2C1;
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <BSP_I2C_Init+0x38>)
 8002a0a:	6003      	str	r3, [r0, #0]

	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
	I2C1Handle.Init.ClockSpeed      = 400000;
 8002a0c:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <BSP_I2C_Init+0x3c>)
 8002a0e:	6043      	str	r3, [r0, #4]
	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8002a10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	I2C1Handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a14:	2300      	movs	r3, #0
	I2C1Handle.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8002a16:	6102      	str	r2, [r0, #16]
	I2C1Handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a18:	6143      	str	r3, [r0, #20]
	I2C1Handle.Init.DutyCycle       = I2C_DUTYCYCLE_16_9;
 8002a1a:	6082      	str	r2, [r0, #8]
	I2C1Handle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a1c:	61c3      	str	r3, [r0, #28]
	I2C1Handle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8002a1e:	6203      	str	r3, [r0, #32]
	I2C1Handle.Init.OwnAddress1     = 0;
 8002a20:	60c3      	str	r3, [r0, #12]
	I2C1Handle.Init.OwnAddress2     = 0;
 8002a22:	6183      	str	r3, [r0, #24]

	if(HAL_I2C_Init(&I2C1Handle) != HAL_OK){
 8002a24:	f001 fa3e 	bl	8003ea4 <HAL_I2C_Init>
 8002a28:	b128      	cbz	r0, 8002a36 <BSP_I2C_Init+0x32>
	  Error_Handler();
 8002a2a:	211f      	movs	r1, #31
 8002a2c:	4805      	ldr	r0, [pc, #20]	; (8002a44 <BSP_I2C_Init+0x40>)
	}
}
 8002a2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 8002a32:	f7ff bc6b 	b.w	800230c <_Error_Handler>
 8002a36:	bd08      	pop	{r3, pc}
 8002a38:	20022b00 	.word	0x20022b00
 8002a3c:	40005400 	.word	0x40005400
 8002a40:	00061a80 	.word	0x00061a80
 8002a44:	0800fad9 	.word	0x0800fad9

08002a48 <BSP_I2C_Read_Byte>:
  * @param		:addr -   
  * @param		:reg -  
  * @reval		 
  */
uint8_t BSP_I2C_Read_Byte(uint8_t addr, uint8_t reg)
{
 8002a48:	b530      	push	{r4, r5, lr}
 8002a4a:	b087      	sub	sp, #28
	uint8_t data = 0;
 8002a4c:	2300      	movs	r3, #0
	uint8_t d;
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002a4e:	4d15      	ldr	r5, [pc, #84]	; (8002aa4 <BSP_I2C_Read_Byte+0x5c>)
{
 8002a50:	f88d 100f 	strb.w	r1, [sp, #15]
 8002a54:	4604      	mov	r4, r0
	uint8_t data = 0;
 8002a56:	f88d 3017 	strb.w	r3, [sp, #23]
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002a5a:	4628      	mov	r0, r5
 8002a5c:	f002 fab4 	bl	8004fc8 <HAL_I2C_GetState>
 8002a60:	2820      	cmp	r0, #32
 8002a62:	d1fa      	bne.n	8002a5a <BSP_I2C_Read_Byte+0x12>
	d = HAL_I2C_Master_Transmit(&I2C1Handle, addr << 1, &reg, 1, 100);
 8002a64:	2364      	movs	r3, #100	; 0x64
 8002a66:	0064      	lsls	r4, r4, #1
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	f10d 020f 	add.w	r2, sp, #15
 8002a6e:	2301      	movs	r3, #1
 8002a70:	4621      	mov	r1, r4
 8002a72:	480c      	ldr	r0, [pc, #48]	; (8002aa4 <BSP_I2C_Read_Byte+0x5c>)
 8002a74:	f001 fa84 	bl	8003f80 <HAL_I2C_Master_Transmit>
	if ( d != HAL_OK) {
 8002a78:	b988      	cbnz	r0, 8002a9e <BSP_I2C_Read_Byte+0x56>
		return d;
	}

	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002a7a:	4d0a      	ldr	r5, [pc, #40]	; (8002aa4 <BSP_I2C_Read_Byte+0x5c>)
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	f002 faa3 	bl	8004fc8 <HAL_I2C_GetState>
 8002a82:	2820      	cmp	r0, #32
 8002a84:	d1fa      	bne.n	8002a7c <BSP_I2C_Read_Byte+0x34>
	d = HAL_I2C_Master_Receive(&I2C1Handle, addr << 1, &data, 1, 100);
 8002a86:	2364      	movs	r3, #100	; 0x64
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	f10d 0217 	add.w	r2, sp, #23
 8002a8e:	2301      	movs	r3, #1
 8002a90:	4621      	mov	r1, r4
 8002a92:	4804      	ldr	r0, [pc, #16]	; (8002aa4 <BSP_I2C_Read_Byte+0x5c>)
 8002a94:	f001 fb4a 	bl	800412c <HAL_I2C_Master_Receive>
	if ( d != HAL_OK) {
 8002a98:	b908      	cbnz	r0, 8002a9e <BSP_I2C_Read_Byte+0x56>
		return d;
	}
	return data;
 8002a9a:	f89d 0017 	ldrb.w	r0, [sp, #23]
}
 8002a9e:	b007      	add	sp, #28
 8002aa0:	bd30      	pop	{r4, r5, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20022b00 	.word	0x20022b00

08002aa8 <BSP_I2C_Read_Bytes>:
  * @param		:data -    
  * @param		:count -   
  * @reval		None
  */
void BSP_I2C_Read_Bytes(uint8_t addr, uint8_t reg,uint16_t	count,uint8_t	*data)
{
 8002aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aaa:	b085      	sub	sp, #20
	//uint8_t data = 0;
	uint8_t d;
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002aac:	4f12      	ldr	r7, [pc, #72]	; (8002af8 <BSP_I2C_Read_Bytes+0x50>)
{
 8002aae:	f88d 100f 	strb.w	r1, [sp, #15]
 8002ab2:	4604      	mov	r4, r0
 8002ab4:	4616      	mov	r6, r2
 8002ab6:	461d      	mov	r5, r3
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002ab8:	4638      	mov	r0, r7
 8002aba:	f002 fa85 	bl	8004fc8 <HAL_I2C_GetState>
 8002abe:	2820      	cmp	r0, #32
 8002ac0:	d1fa      	bne.n	8002ab8 <BSP_I2C_Read_Bytes+0x10>
	d = HAL_I2C_Master_Transmit(&I2C1Handle, addr << 1, &reg, 1, 100);
 8002ac2:	2364      	movs	r3, #100	; 0x64
 8002ac4:	0064      	lsls	r4, r4, #1
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	f10d 020f 	add.w	r2, sp, #15
 8002acc:	2301      	movs	r3, #1
 8002ace:	4621      	mov	r1, r4
 8002ad0:	4809      	ldr	r0, [pc, #36]	; (8002af8 <BSP_I2C_Read_Bytes+0x50>)
 8002ad2:	f001 fa55 	bl	8003f80 <HAL_I2C_Master_Transmit>
	if ( d != HAL_OK) {
 8002ad6:	b968      	cbnz	r0, 8002af4 <BSP_I2C_Read_Bytes+0x4c>
		return;
	}

	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002ad8:	4f07      	ldr	r7, [pc, #28]	; (8002af8 <BSP_I2C_Read_Bytes+0x50>)
 8002ada:	4638      	mov	r0, r7
 8002adc:	f002 fa74 	bl	8004fc8 <HAL_I2C_GetState>
 8002ae0:	2820      	cmp	r0, #32
 8002ae2:	d1fa      	bne.n	8002ada <BSP_I2C_Read_Bytes+0x32>
	d = HAL_I2C_Master_Receive(&I2C1Handle, addr << 1, data, count, 100);
 8002ae4:	2364      	movs	r3, #100	; 0x64
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	462a      	mov	r2, r5
 8002aea:	4633      	mov	r3, r6
 8002aec:	4621      	mov	r1, r4
 8002aee:	4802      	ldr	r0, [pc, #8]	; (8002af8 <BSP_I2C_Read_Bytes+0x50>)
 8002af0:	f001 fb1c 	bl	800412c <HAL_I2C_Master_Receive>
	if ( d != HAL_OK) {
		return;
	}
	return;
}
 8002af4:	b005      	add	sp, #20
 8002af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002af8:	20022b00 	.word	0x20022b00

08002afc <BSP_I2C_Write_Byte>:
  * @param		reg:  
  * @param		data:  
  * @reval		 
  */
uint8_t BSP_I2C_Write_Byte(uint8_t addr, uint8_t reg, uint8_t data)
{
 8002afc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002afe:	4604      	mov	r4, r0
	uint8_t buf[] = {reg, data};
 8002b00:	f88d 100c 	strb.w	r1, [sp, #12]
 8002b04:	f88d 200d 	strb.w	r2, [sp, #13]
	uint8_t d;
	while (HAL_I2C_GetState(&I2C1Handle) != HAL_I2C_STATE_READY);
 8002b08:	4807      	ldr	r0, [pc, #28]	; (8002b28 <BSP_I2C_Write_Byte+0x2c>)
 8002b0a:	f002 fa5d 	bl	8004fc8 <HAL_I2C_GetState>
 8002b0e:	2820      	cmp	r0, #32
 8002b10:	d1fa      	bne.n	8002b08 <BSP_I2C_Write_Byte+0xc>
	d = HAL_I2C_Master_Transmit(&I2C1Handle, addr << 1, buf, 2, 100);
 8002b12:	2364      	movs	r3, #100	; 0x64
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	aa03      	add	r2, sp, #12
 8002b18:	2302      	movs	r3, #2
 8002b1a:	0061      	lsls	r1, r4, #1
 8002b1c:	4802      	ldr	r0, [pc, #8]	; (8002b28 <BSP_I2C_Write_Byte+0x2c>)
 8002b1e:	f001 fa2f 	bl	8003f80 <HAL_I2C_Master_Transmit>
	if ( d != HAL_OK) {
		return d;
	}
	return HAL_OK;
}
 8002b22:	b004      	add	sp, #16
 8002b24:	bd10      	pop	{r4, pc}
 8002b26:	bf00      	nop
 8002b28:	20022b00 	.word	0x20022b00

08002b2c <I2C_ClearBusyFlagErratum>:
/*----------------------------------------------------------------------------------------------------*/

void I2C_ClearBusyFlagErratum(I2C_Module *i2c)
{
 8002b2c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  // 1. Clear PE bit.
  i2c->instance.Instance->CR1 &= ~(0x0001);
 8002b2e:	6802      	ldr	r2, [r0, #0]
 8002b30:	6813      	ldr	r3, [r2, #0]
{
 8002b32:	b086      	sub	sp, #24
  i2c->instance.Instance->CR1 &= ~(0x0001);
 8002b34:	f023 0301 	bic.w	r3, r3, #1
 8002b38:	6013      	str	r3, [r2, #0]

  //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
  GPIO_InitStructure.Mode         = GPIO_MODE_OUTPUT_OD;
 8002b3a:	2311      	movs	r3, #17
 8002b3c:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Alternate    = GPIO_AF4_I2C1;
 8002b3e:	2304      	movs	r3, #4
  GPIO_InitStructure.Pull         = GPIO_PULLUP;
  GPIO_InitStructure.Speed        = GPIO_SPEED_FREQ_HIGH;

  GPIO_InitStructure.Pin          = i2c->sclPin;
 8002b40:	ad06      	add	r5, sp, #24
  GPIO_InitStructure.Alternate    = GPIO_AF4_I2C1;
 8002b42:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed        = GPIO_SPEED_FREQ_HIGH;
 8002b44:	2302      	movs	r3, #2
 8002b46:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pin          = i2c->sclPin;
 8002b48:	f8b0 305c 	ldrh.w	r3, [r0, #92]	; 0x5c
 8002b4c:	f845 3d14 	str.w	r3, [r5, #-20]!
{
 8002b50:	4604      	mov	r4, r0
  GPIO_InitStructure.Pull         = GPIO_PULLUP;
 8002b52:	2601      	movs	r6, #1
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002b54:	4629      	mov	r1, r5
 8002b56:	6e00      	ldr	r0, [r0, #96]	; 0x60
  GPIO_InitStructure.Pull         = GPIO_PULLUP;
 8002b58:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002b5a:	f000 ff23 	bl	80039a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_SET);
 8002b5e:	4632      	mov	r2, r6
 8002b60:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002b64:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002b66:	f001 f80f 	bl	8003b88 <HAL_GPIO_WritePin>

  GPIO_InitStructure.Pin          = i2c->sdaPin;
 8002b6a:	f8b4 3054 	ldrh.w	r3, [r4, #84]	; 0x54
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 8002b6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  GPIO_InitStructure.Pin          = i2c->sdaPin;
 8002b70:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 8002b72:	4629      	mov	r1, r5
 8002b74:	f000 ff16 	bl	80039a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_SET);
 8002b78:	4632      	mov	r2, r6
 8002b7a:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002b7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b80:	f001 f802 	bl	8003b88 <HAL_GPIO_WritePin>

  // 3. Check SCL and SDA High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 8002b84:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002b88:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002b8a:	f000 fff7 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002b8e:	2801      	cmp	r0, #1
 8002b90:	d160      	bne.n	8002c54 <I2C_ClearBusyFlagErratum+0x128>
  {
    asm("nop");
  }

  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002b92:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002b96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b98:	f000 fff0 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002b9c:	2801      	cmp	r0, #1
 8002b9e:	d15b      	bne.n	8002c58 <I2C_ClearBusyFlagErratum+0x12c>
  {
    asm("nop");
  }

  // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_RESET);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002ba6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ba8:	f000 ffee 	bl	8003b88 <HAL_GPIO_WritePin>

  //  5. Check SDA Low level in GPIOx_IDR.
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002bac:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bb2:	f000 ffe3 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	2800      	cmp	r0, #0
 8002bba:	d14f      	bne.n	8002c5c <I2C_ClearBusyFlagErratum+0x130>
  {
    asm("nop");
  }

  // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_RESET);
 8002bbc:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002bc0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002bc2:	f000 ffe1 	bl	8003b88 <HAL_GPIO_WritePin>

  //  7. Check SCL Low level in GPIOx_IDR.
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 8002bc6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002bca:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002bcc:	f000 ffd6 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002bd0:	2800      	cmp	r0, #0
 8002bd2:	d145      	bne.n	8002c60 <I2C_ClearBusyFlagErratum+0x134>
  {
    asm("nop");
  }

  // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_SET);
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002bda:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002bdc:	f000 ffd4 	bl	8003b88 <HAL_GPIO_WritePin>

  // 9. Check SCL High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 8002be0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8002be4:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002be6:	f000 ffc9 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002bea:	2801      	cmp	r0, #1
 8002bec:	4602      	mov	r2, r0
 8002bee:	d139      	bne.n	8002c64 <I2C_ClearBusyFlagErratum+0x138>
  {
    asm("nop");
  }

  // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_SET);
 8002bf0:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002bf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bf6:	f000 ffc7 	bl	8003b88 <HAL_GPIO_WritePin>

  // 11. Check SDA High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002bfa:	f8b4 1054 	ldrh.w	r1, [r4, #84]	; 0x54
 8002bfe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c00:	f000 ffbc 	bl	8003b7c <HAL_GPIO_ReadPin>
 8002c04:	2801      	cmp	r0, #1
 8002c06:	d12f      	bne.n	8002c68 <I2C_ClearBusyFlagErratum+0x13c>
  {
    asm("nop");
  }

  // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
  GPIO_InitStructure.Mode         = GPIO_MODE_AF_OD;
 8002c08:	2312      	movs	r3, #18
 8002c0a:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Alternate    = GPIO_AF4_I2C1;
 8002c0c:	2304      	movs	r3, #4
 8002c0e:	9305      	str	r3, [sp, #20]

  GPIO_InitStructure.Pin          = i2c->sclPin;
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002c10:	4629      	mov	r1, r5
  GPIO_InitStructure.Pin          = i2c->sclPin;
 8002c12:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002c16:	6e20      	ldr	r0, [r4, #96]	; 0x60
  GPIO_InitStructure.Pin          = i2c->sclPin;
 8002c18:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002c1a:	f000 fec3 	bl	80039a4 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin          = i2c->sdaPin;
 8002c1e:	f8b4 3054 	ldrh.w	r3, [r4, #84]	; 0x54
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 8002c22:	6da0      	ldr	r0, [r4, #88]	; 0x58
  GPIO_InitStructure.Pin          = i2c->sdaPin;
 8002c24:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 8002c26:	4629      	mov	r1, r5
 8002c28:	f000 febc 	bl	80039a4 <HAL_GPIO_Init>

  // 13. Set SWRST bit in I2Cx_CR1 register.
  i2c->instance.Instance->CR1 |= 0x8000;
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c34:	601a      	str	r2, [r3, #0]

  asm("nop");
 8002c36:	bf00      	nop

  // 14. Clear SWRST bit in I2Cx_CR1 register.
  i2c->instance.Instance->CR1 &= ~0x8000;
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c3e:	601a      	str	r2, [r3, #0]

  asm("nop");
 8002c40:	bf00      	nop

  // 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register
  i2c->instance.Instance->CR1 |= 0x0001;
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	f042 0201 	orr.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

  // Call initialization function.
  HAL_I2C_Init(&(i2c->instance));
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	f001 f92a 	bl	8003ea4 <HAL_I2C_Init>
}
 8002c50:	b006      	add	sp, #24
 8002c52:	bd70      	pop	{r4, r5, r6, pc}
    asm("nop");
 8002c54:	bf00      	nop
 8002c56:	e795      	b.n	8002b84 <I2C_ClearBusyFlagErratum+0x58>
    asm("nop");
 8002c58:	bf00      	nop
 8002c5a:	e79a      	b.n	8002b92 <I2C_ClearBusyFlagErratum+0x66>
    asm("nop");
 8002c5c:	bf00      	nop
 8002c5e:	e7a5      	b.n	8002bac <I2C_ClearBusyFlagErratum+0x80>
    asm("nop");
 8002c60:	bf00      	nop
 8002c62:	e7b0      	b.n	8002bc6 <I2C_ClearBusyFlagErratum+0x9a>
    asm("nop");
 8002c64:	bf00      	nop
 8002c66:	e7bb      	b.n	8002be0 <I2C_ClearBusyFlagErratum+0xb4>
    asm("nop");
 8002c68:	bf00      	nop
 8002c6a:	e7c6      	b.n	8002bfa <I2C_ClearBusyFlagErratum+0xce>

08002c6c <BSP_Manchester_SendByte>:
	* @param	Byte:   
	* @reval	0 -   , 1 -  
	*/
uint8_t BSP_Manchester_SendByte(uint8_t	Byte)
{
	if(txManData.bitField.fTx)return 0;
 8002c6c:	4a06      	ldr	r2, [pc, #24]	; (8002c88 <BSP_Manchester_SendByte+0x1c>)
 8002c6e:	7853      	ldrb	r3, [r2, #1]
 8002c70:	07d9      	lsls	r1, r3, #31
	
	txManData.bitField.Byte = Byte;
	txManData.bitField.fBitPos = TX_SIZE;
	txManData.bitField.fTx = 1;
 8002c72:	bf5f      	itttt	pl
 8002c74:	f003 0382 	andpl.w	r3, r3, #130	; 0x82
 8002c78:	f043 0355 	orrpl.w	r3, r3, #85	; 0x55
	txManData.bitField.Byte = Byte;
 8002c7c:	7010      	strbpl	r0, [r2, #0]
	txManData.bitField.fTx = 1;
 8002c7e:	7053      	strbpl	r3, [r2, #1]
	
	return 1;
 8002c80:	bf54      	ite	pl
 8002c82:	2001      	movpl	r0, #1
	if(txManData.bitField.fTx)return 0;
 8002c84:	2000      	movmi	r0, #0
}
 8002c86:	4770      	bx	lr
 8002c88:	2000045e 	.word	0x2000045e

08002c8c <BSP_Manchester_TxEnd_Callback>:
	* @brief	Callback    
	* @reval	None
	*/
void BSP_Manchester_TxEnd_Callback()
{
	if(uManTxByteIndex >= uManTxBufLen - 1)return;
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <BSP_Manchester_TxEnd_Callback+0x2c>)
 8002c8e:	490b      	ldr	r1, [pc, #44]	; (8002cbc <BSP_Manchester_TxEnd_Callback+0x30>)
 8002c90:	7812      	ldrb	r2, [r2, #0]
 8002c92:	780b      	ldrb	r3, [r1, #0]
 8002c94:	3a01      	subs	r2, #1
 8002c96:	4293      	cmp	r3, r2
 8002c98:	da0c      	bge.n	8002cb4 <BSP_Manchester_TxEnd_Callback+0x28>
	else
	{
		uManTxByteIndex++;		
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	700b      	strb	r3, [r1, #0]
 8002ca0:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002ca4:	bf00      	nop
		for(int i = 0;i<0x5000;i++)__NOP();
 8002ca6:	3a01      	subs	r2, #1
 8002ca8:	d1fc      	bne.n	8002ca4 <BSP_Manchester_TxEnd_Callback+0x18>
			BSP_Manchester_SendByte(pManDataBuf[uManTxByteIndex]);
 8002caa:	4a05      	ldr	r2, [pc, #20]	; (8002cc0 <BSP_Manchester_TxEnd_Callback+0x34>)
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	5cd0      	ldrb	r0, [r2, r3]
 8002cb0:	f7ff bfdc 	b.w	8002c6c <BSP_Manchester_SendByte>
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	20000460 	.word	0x20000460
 8002cbc:	20000461 	.word	0x20000461
 8002cc0:	20000450 	.word	0x20000450

08002cc4 <BSP_ByteToManEncode>:
uint32_t	BSP_ByteToManEncode(uint8_t	Byte)
{
	uint32_t	uResult = 0;
	uint8_t		bIndex = 0;
	
	for(int i = 0;i<8;i++){
 8002cc4:	2300      	movs	r3, #0
{
 8002cc6:	b530      	push	{r4, r5, lr}
	uint32_t	uResult = 0;
 8002cc8:	4619      	mov	r1, r3
		if( (Byte >> i) & 0x1)
			(uResult) |= (1<<bIndex);
		else
			(uResult) |= (2<<bIndex);
 8002cca:	2402      	movs	r4, #2
			(uResult) |= (1<<bIndex);
 8002ccc:	2501      	movs	r5, #1
		if( (Byte >> i) & 0x1)
 8002cce:	fa40 f203 	asr.w	r2, r0, r3
 8002cd2:	f012 0f01 	tst.w	r2, #1
 8002cd6:	ea4f 0243 	mov.w	r2, r3, lsl #1
	for(int i = 0;i<8;i++){
 8002cda:	f103 0301 	add.w	r3, r3, #1
			(uResult) |= (1<<bIndex);
 8002cde:	bf14      	ite	ne
 8002ce0:	fa05 f202 	lslne.w	r2, r5, r2
			(uResult) |= (2<<bIndex);
 8002ce4:	fa04 f202 	lsleq.w	r2, r4, r2
	for(int i = 0;i<8;i++){
 8002ce8:	2b08      	cmp	r3, #8
			(uResult) |= (2<<bIndex);
 8002cea:	ea41 0102 	orr.w	r1, r1, r2
	for(int i = 0;i<8;i++){
 8002cee:	d1ee      	bne.n	8002cce <BSP_ByteToManEncode+0xa>
			
		bIndex+=2;
	}
	return uResult;
}
 8002cf0:	4608      	mov	r0, r1
 8002cf2:	bd30      	pop	{r4, r5, pc}

08002cf4 <BSP_ManToByteDecode>:
	* @brief	   16     
	* @param	Word:  
	* @reval	24    
	*/
uint8_t	BSP_ManToByteDecode(uint32_t Word)
{
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	b510      	push	{r4, lr}
	uint8_t	uResult = 0;
 8002cf8:	461a      	mov	r2, r3
	uint8_t	bIndex = 0;
	
	for(int i = 0;i<16;i+=2){
		if( (Word >> i) & 0x1)
			uResult |= (1<<bIndex);
 8002cfa:	2401      	movs	r4, #1
		if( (Word >> i) & 0x1)
 8002cfc:	0059      	lsls	r1, r3, #1
 8002cfe:	fa20 f101 	lsr.w	r1, r0, r1
 8002d02:	07c9      	lsls	r1, r1, #31
			uResult |= (1<<bIndex);
 8002d04:	bf44      	itt	mi
 8002d06:	fa04 f103 	lslmi.w	r1, r4, r3
 8002d0a:	430a      	orrmi	r2, r1
 8002d0c:	f103 0301 	add.w	r3, r3, #1
 8002d10:	bf48      	it	mi
 8002d12:	b2d2      	uxtbmi	r2, r2
	for(int i = 0;i<16;i+=2){
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d1f1      	bne.n	8002cfc <BSP_ManToByteDecode+0x8>
		bIndex++;
	}
	return uResult;
}
 8002d18:	4610      	mov	r0, r2
 8002d1a:	bd10      	pop	{r4, pc}

08002d1c <BSP_Manchester_RxEndCallback>:
{
 8002d1c:	b513      	push	{r0, r1, r4, lr}
	__IO uint32_t	curManData = rxManData.ManRxData;
 8002d1e:	4c07      	ldr	r4, [pc, #28]	; (8002d3c <BSP_Manchester_RxEndCallback+0x20>)
 8002d20:	6863      	ldr	r3, [r4, #4]
 8002d22:	9301      	str	r3, [sp, #4]
	rxManData.Byte = BSP_ManToByteDecode(curManData);
 8002d24:	9801      	ldr	r0, [sp, #4]
 8002d26:	f7ff ffe5 	bl	8002cf4 <BSP_ManToByteDecode>
	manRxArr[testRxInd++] = rxManData.Byte;
 8002d2a:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <BSP_Manchester_RxEndCallback+0x24>)
	rxManData.Byte = BSP_ManToByteDecode(curManData);
 8002d2c:	70e0      	strb	r0, [r4, #3]
	manRxArr[testRxInd++] = rxManData.Byte;
 8002d2e:	7813      	ldrb	r3, [r2, #0]
 8002d30:	1c59      	adds	r1, r3, #1
 8002d32:	7011      	strb	r1, [r2, #0]
 8002d34:	4a03      	ldr	r2, [pc, #12]	; (8002d44 <BSP_Manchester_RxEndCallback+0x28>)
 8002d36:	54d0      	strb	r0, [r2, r3]
}
 8002d38:	b002      	add	sp, #8
 8002d3a:	bd10      	pop	{r4, pc}
 8002d3c:	20000454 	.word	0x20000454
 8002d40:	2000045c 	.word	0x2000045c
 8002d44:	20022ba8 	.word	0x20022ba8

08002d48 <TIM6_DAC_IRQHandler>:
	* @brief	    TIM6 -  
	* @reval	None
	*/
void TIM6_DAC_IRQHandler()
{
	TIM6->SR &= ~TIM_SR_UIF;
 8002d48:	4a17      	ldr	r2, [pc, #92]	; (8002da8 <TIM6_DAC_IRQHandler+0x60>)
{
 8002d4a:	b538      	push	{r3, r4, r5, lr}
	TIM6->SR &= ~TIM_SR_UIF;
 8002d4c:	6913      	ldr	r3, [r2, #16]
	//GPIOB->ODR ^= GPIO_PIN_8;
	
	if(!txManData.bitField.fTx)return;
 8002d4e:	4c17      	ldr	r4, [pc, #92]	; (8002dac <TIM6_DAC_IRQHandler+0x64>)
	TIM6->SR &= ~TIM_SR_UIF;
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6113      	str	r3, [r2, #16]
	if(!txManData.bitField.fTx)return;
 8002d56:	7863      	ldrb	r3, [r4, #1]
 8002d58:	07d8      	lsls	r0, r3, #31
 8002d5a:	d523      	bpl.n	8002da4 <TIM6_DAC_IRQHandler+0x5c>
	/*
	  5     
		-       
		- callback   
	*/
	if(txManData.bitField.fBitPos==0x1F){
 8002d5c:	f003 027c 	and.w	r2, r3, #124	; 0x7c
 8002d60:	2a7c      	cmp	r2, #124	; 0x7c
 8002d62:	4d13      	ldr	r5, [pc, #76]	; (8002db0 <TIM6_DAC_IRQHandler+0x68>)
 8002d64:	d108      	bne.n	8002d78 <TIM6_DAC_IRQHandler+0x30>
		txManData.bitField.fTx = 0;
 8002d66:	f36f 0300 	bfc	r3, #0, #1
 8002d6a:	7063      	strb	r3, [r4, #1]
		_pinreset_();
 8002d6c:	69ab      	ldr	r3, [r5, #24]
 8002d6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d72:	61ab      	str	r3, [r5, #24]
		BSP_Manchester_TxEnd_Callback();
 8002d74:	f7ff ff8a 	bl	8002c8c <BSP_Manchester_TxEnd_Callback>
	}
	
	uint32_t	sendData = BSP_ByteToManEncode(txManData.bitField.Byte);	//     
 8002d78:	7820      	ldrb	r0, [r4, #0]
 8002d7a:	f7ff ffa3 	bl	8002cc4 <BSP_ByteToManEncode>

	//  SFD  (111000xxxxxxxxxxxxxxxx)
	sendData |= 0x380000;
	
	if((sendData >> txManData.bitField.fBitPos) & 0x01)_pinset_();
 8002d7e:	7863      	ldrb	r3, [r4, #1]
 8002d80:	69aa      	ldr	r2, [r5, #24]
 8002d82:	f3c3 0384 	ubfx	r3, r3, #2, #5
	sendData |= 0x380000;
 8002d86:	f440 1060 	orr.w	r0, r0, #3670016	; 0x380000
	if((sendData >> txManData.bitField.fBitPos) & 0x01)_pinset_();
 8002d8a:	40d8      	lsrs	r0, r3
 8002d8c:	07c1      	lsls	r1, r0, #31
 8002d8e:	bf4c      	ite	mi
 8002d90:	f442 7200 	orrmi.w	r2, r2, #512	; 0x200
	else _pinreset_();
 8002d94:	f042 7200 	orrpl.w	r2, r2, #33554432	; 0x2000000
 8002d98:	61aa      	str	r2, [r5, #24]
	
		txManData.bitField.fBitPos--;
 8002d9a:	7862      	ldrb	r2, [r4, #1]
 8002d9c:	331f      	adds	r3, #31
 8002d9e:	f363 0286 	bfi	r2, r3, #2, #5
 8002da2:	7062      	strb	r2, [r4, #1]
 8002da4:	bd38      	pop	{r3, r4, r5, pc}
 8002da6:	bf00      	nop
 8002da8:	40001000 	.word	0x40001000
 8002dac:	2000045e 	.word	0x2000045e
 8002db0:	40020400 	.word	0x40020400

08002db4 <TIM5_IRQHandler>:
/**
	* @brief	    TIM5 -  
	* @reval	None
	*/
void TIM5_IRQHandler()
{	
 8002db4:	b538      	push	{r3, r4, r5, lr}
	TIM5->SR &= ~TIM_SR_UIF;
 8002db6:	4b1a      	ldr	r3, [pc, #104]	; (8002e20 <TIM5_IRQHandler+0x6c>)
 8002db8:	4c1a      	ldr	r4, [pc, #104]	; (8002e24 <TIM5_IRQHandler+0x70>)
 8002dba:	691a      	ldr	r2, [r3, #16]
 8002dbc:	f022 0201 	bic.w	r2, r2, #1
 8002dc0:	611a      	str	r2, [r3, #16]
	//      
	if((GPIOA->IDR & 0x1) && (rxManData.fSync == 0)){
 8002dc2:	4a19      	ldr	r2, [pc, #100]	; (8002e28 <TIM5_IRQHandler+0x74>)
 8002dc4:	6912      	ldr	r2, [r2, #16]
 8002dc6:	f012 0f01 	tst.w	r2, #1
 8002dca:	d004      	beq.n	8002dd6 <TIM5_IRQHandler+0x22>
 8002dcc:	7822      	ldrb	r2, [r4, #0]
 8002dce:	b912      	cbnz	r2, 8002dd6 <TIM5_IRQHandler+0x22>
		rxManData.fSync = 1;
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	7021      	strb	r1, [r4, #0]
		TIM5->CNT = 0;
 8002dd4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	//     .  SDF  - 3 
	if(rxManData.HiBitCounter == 3){
 8002dd6:	7863      	ldrb	r3, [r4, #1]
 8002dd8:	2b03      	cmp	r3, #3
		rxManData.HiBitCounter = 0;
 8002dda:	bf01      	itttt	eq
 8002ddc:	2300      	moveq	r3, #0
 8002dde:	7063      	strbeq	r3, [r4, #1]
		rxManData.BitPos = RX_SIZE;
 8002de0:	2315      	moveq	r3, #21
 8002de2:	70a3      	strbeq	r3, [r4, #2]
	}
	//  ,     
	if((GPIOA->IDR & 0x01)){
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <TIM5_IRQHandler+0x74>)
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	f013 0301 	ands.w	r3, r3, #1
 8002dec:	d015      	beq.n	8002e1a <TIM5_IRQHandler+0x66>
		rxManData.HiBitCounter++;
 8002dee:	7863      	ldrb	r3, [r4, #1]
		rxManData.ManRxData |= (1<<rxManData.BitPos);	
 8002df0:	78a2      	ldrb	r2, [r4, #2]
		rxManData.HiBitCounter++;
 8002df2:	3301      	adds	r3, #1
 8002df4:	7063      	strb	r3, [r4, #1]
		rxManData.ManRxData |= (1<<rxManData.BitPos);	
 8002df6:	2301      	movs	r3, #1
 8002df8:	4093      	lsls	r3, r2
 8002dfa:	6862      	ldr	r2, [r4, #4]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	6063      	str	r3, [r4, #4]
	}
	else
		rxManData.HiBitCounter = 0;
	
	//  
	if(rxManData.BitPos > 0){
 8002e00:	78a5      	ldrb	r5, [r4, #2]
 8002e02:	b14d      	cbz	r5, 8002e18 <TIM5_IRQHandler+0x64>
		rxManData.BitPos--;
 8002e04:	3d01      	subs	r5, #1
 8002e06:	b2ed      	uxtb	r5, r5
 8002e08:	70a5      	strb	r5, [r4, #2]
		if(rxManData.BitPos == 0){
 8002e0a:	b92d      	cbnz	r5, 8002e18 <TIM5_IRQHandler+0x64>
			//   3   SDF ,  callback    
			rxManData.ManRxData = rxManData.ManRxData >> 3;
 8002e0c:	6863      	ldr	r3, [r4, #4]
 8002e0e:	08db      	lsrs	r3, r3, #3
 8002e10:	6063      	str	r3, [r4, #4]
			BSP_Manchester_RxEndCallback();
 8002e12:	f7ff ff83 	bl	8002d1c <BSP_Manchester_RxEndCallback>
			rxManData.ManRxData = 0;
 8002e16:	6065      	str	r5, [r4, #4]
 8002e18:	bd38      	pop	{r3, r4, r5, pc}
		rxManData.HiBitCounter = 0;
 8002e1a:	7063      	strb	r3, [r4, #1]
 8002e1c:	e7f0      	b.n	8002e00 <TIM5_IRQHandler+0x4c>
 8002e1e:	bf00      	nop
 8002e20:	40000c00 	.word	0x40000c00
 8002e24:	20000454 	.word	0x20000454
 8002e28:	40020000 	.word	0x40020000

08002e2c <BSP_RTC_Init>:
RTC_HandleTypeDef RtcHandle;

static	RTC_TimeTypeDef	rtcTime;

void	BSP_RTC_Init()
{
 8002e2c:	b510      	push	{r4, lr}
	RtcHandle.Instance = RTC;
 8002e2e:	4826      	ldr	r0, [pc, #152]	; (8002ec8 <BSP_RTC_Init+0x9c>)
 8002e30:	4b26      	ldr	r3, [pc, #152]	; (8002ecc <BSP_RTC_Init+0xa0>)
 8002e32:	6003      	str	r3, [r0, #0]
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
	RtcHandle.Init.AsynchPrediv = 0x7F;
 8002e34:	227f      	movs	r2, #127	; 0x7f
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e36:	2300      	movs	r3, #0
{
 8002e38:	b086      	sub	sp, #24
	RtcHandle.Init.AsynchPrediv = 0x7F;
 8002e3a:	6082      	str	r2, [r0, #8]
	RtcHandle.Init.SynchPrediv = 0x00FF;
 8002e3c:	22ff      	movs	r2, #255	; 0xff
	RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e3e:	6043      	str	r3, [r0, #4]
	RtcHandle.Init.SynchPrediv = 0x00FF;
 8002e40:	60c2      	str	r2, [r0, #12]
	RtcHandle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e42:	6103      	str	r3, [r0, #16]
	RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e44:	6143      	str	r3, [r0, #20]
	RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e46:	6183      	str	r3, [r0, #24]

	  __HAL_RTC_RESET_HANDLE_STATE(&RtcHandle);
 8002e48:	7743      	strb	r3, [r0, #29]

	if(HAL_RTC_Init(&RtcHandle) != HAL_OK){
 8002e4a:	f003 f8eb 	bl	8006024 <HAL_RTC_Init>
 8002e4e:	b118      	cbz	r0, 8002e58 <BSP_RTC_Init+0x2c>
	    Error_Handler();
 8002e50:	2114      	movs	r1, #20
 8002e52:	481f      	ldr	r0, [pc, #124]	; (8002ed0 <BSP_RTC_Init+0xa4>)
 8002e54:	f7ff fa5a 	bl	800230c <_Error_Handler>
	}

	if(HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0) != 0x32F2){
 8002e58:	2100      	movs	r1, #0
 8002e5a:	481b      	ldr	r0, [pc, #108]	; (8002ec8 <BSP_RTC_Init+0x9c>)
 8002e5c:	f003 fa10 	bl	8006280 <HAL_RTCEx_BKUPRead>
 8002e60:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8002e64:	4298      	cmp	r0, r3
 8002e66:	d02d      	beq.n	8002ec4 <BSP_RTC_Init+0x98>
		RTC_TimeTypeDef  stimestructure;

		sdatestructure.Year = 0x00;
		  sdatestructure.Month = RTC_MONTH_JANUARY;
		  sdatestructure.Date = 0x00;
		  sdatestructure.WeekDay = RTC_WEEKDAY_TUESDAY;
 8002e68:	a906      	add	r1, sp, #24
 8002e6a:	2302      	movs	r3, #2
		sdatestructure.Year = 0x00;
 8002e6c:	2400      	movs	r4, #0
		  sdatestructure.Month = RTC_MONTH_JANUARY;
 8002e6e:	2201      	movs	r2, #1
		  sdatestructure.WeekDay = RTC_WEEKDAY_TUESDAY;
 8002e70:	f801 3d18 	strb.w	r3, [r1, #-24]!

		  if(HAL_RTC_SetDate(&RtcHandle,&sdatestructure,RTC_FORMAT_BCD) != HAL_OK)
 8002e74:	4814      	ldr	r0, [pc, #80]	; (8002ec8 <BSP_RTC_Init+0x9c>)
		sdatestructure.Year = 0x00;
 8002e76:	f88d 4003 	strb.w	r4, [sp, #3]
		  sdatestructure.Month = RTC_MONTH_JANUARY;
 8002e7a:	f88d 2001 	strb.w	r2, [sp, #1]
		  sdatestructure.Date = 0x00;
 8002e7e:	f88d 4002 	strb.w	r4, [sp, #2]
		  if(HAL_RTC_SetDate(&RtcHandle,&sdatestructure,RTC_FORMAT_BCD) != HAL_OK)
 8002e82:	f003 f928 	bl	80060d6 <HAL_RTC_SetDate>
 8002e86:	b118      	cbz	r0, 8002e90 <BSP_RTC_Init+0x64>
		  {
		    /* Initialization Error */
		    Error_Handler();
 8002e88:	2123      	movs	r1, #35	; 0x23
 8002e8a:	4811      	ldr	r0, [pc, #68]	; (8002ed0 <BSP_RTC_Init+0xa4>)
 8002e8c:	f7ff fa3e 	bl	800230c <_Error_Handler>
		    stimestructure.Seconds = 0x00;
		    stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
		    stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
		    stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;

		    if(HAL_RTC_SetTime(&RtcHandle,&stimestructure,RTC_FORMAT_BCD) != HAL_OK)
 8002e90:	2201      	movs	r2, #1
 8002e92:	a901      	add	r1, sp, #4
 8002e94:	480c      	ldr	r0, [pc, #48]	; (8002ec8 <BSP_RTC_Init+0x9c>)
		  stimestructure.Hours = 0x00;
 8002e96:	f88d 4004 	strb.w	r4, [sp, #4]
		    stimestructure.Minutes = 0x00;
 8002e9a:	f88d 4005 	strb.w	r4, [sp, #5]
		    stimestructure.Seconds = 0x00;
 8002e9e:	f88d 4006 	strb.w	r4, [sp, #6]
		    stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
 8002ea2:	f88d 4007 	strb.w	r4, [sp, #7]
		    stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ea6:	9404      	str	r4, [sp, #16]
		    stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ea8:	9405      	str	r4, [sp, #20]
		    if(HAL_RTC_SetTime(&RtcHandle,&stimestructure,RTC_FORMAT_BCD) != HAL_OK)
 8002eaa:	f003 f974 	bl	8006196 <HAL_RTC_SetTime>
 8002eae:	b118      	cbz	r0, 8002eb8 <BSP_RTC_Init+0x8c>
		    {
		      /* Initialization Error */
		      Error_Handler();
 8002eb0:	2130      	movs	r1, #48	; 0x30
 8002eb2:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <BSP_RTC_Init+0xa4>)
 8002eb4:	f7ff fa2a 	bl	800230c <_Error_Handler>
		    }

		    /*##-3- Writes a data in a RTC Backup data Register1 #######################*/
		    HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, 0x32F2);
 8002eb8:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	4802      	ldr	r0, [pc, #8]	; (8002ec8 <BSP_RTC_Init+0x9c>)
 8002ec0:	f003 f9d9 	bl	8006276 <HAL_RTCEx_BKUPWrite>
	}

}
 8002ec4:	b006      	add	sp, #24
 8002ec6:	bd10      	pop	{r4, pc}
 8002ec8:	20022ca8 	.word	0x20022ca8
 8002ecc:	40002800 	.word	0x40002800
 8002ed0:	0800faf6 	.word	0x0800faf6

08002ed4 <BSP_SDCard_Task>:
	* @param	argument:   FreeRTOS
	* @reval	None
  */
extern tSDCardWriteData	accumData[IMU_LOW_DATA_SIZE] CCM_SRAM;
void	BSP_SDCard_Task(void const * argument)
{
 8002ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 
	*/
	FRESULT 		fResult;
	FIL 			fFile;

	FATFS_LinkDriver(&SD_Driver, SDPath);
 8002ed8:	493c      	ldr	r1, [pc, #240]	; (8002fcc <BSP_SDCard_Task+0xf8>)
 8002eda:	483d      	ldr	r0, [pc, #244]	; (8002fd0 <BSP_SDCard_Task+0xfc>)
{
 8002edc:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
	FATFS_LinkDriver(&SD_Driver, SDPath);
 8002ee0:	f006 fcf2 	bl	80098c8 <FATFS_LinkDriver>
	BSP_SD_Init();
 8002ee4:	f006 fe10 	bl	8009b08 <BSP_SD_Init>

	if(f_mount(&fileSystem, "", 0) != FR_OK){
 8002ee8:	2200      	movs	r2, #0
 8002eea:	493a      	ldr	r1, [pc, #232]	; (8002fd4 <BSP_SDCard_Task+0x100>)
 8002eec:	483a      	ldr	r0, [pc, #232]	; (8002fd8 <BSP_SDCard_Task+0x104>)
 8002eee:	f006 f8fb 	bl	80090e8 <f_mount>
 8002ef2:	b118      	cbz	r0, 8002efc <BSP_SDCard_Task+0x28>
			Error_Handler();
 8002ef4:	219d      	movs	r1, #157	; 0x9d
 8002ef6:	4839      	ldr	r0, [pc, #228]	; (8002fdc <BSP_SDCard_Task+0x108>)
 8002ef8:	f7ff fa08 	bl	800230c <_Error_Handler>
	}

	BSP_SD_GetCardInfo(&sdInfo);
 8002efc:	4838      	ldr	r0, [pc, #224]	; (8002fe0 <BSP_SDCard_Task+0x10c>)
 8002efe:	f006 fec9 	bl	8009c94 <BSP_SD_GetCardInfo>

	fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002f02:	2232      	movs	r2, #50	; 0x32
 8002f04:	4937      	ldr	r1, [pc, #220]	; (8002fe4 <BSP_SDCard_Task+0x110>)
 8002f06:	a810      	add	r0, sp, #64	; 0x40
 8002f08:	f006 f938 	bl	800917c <f_open>
	if(fResult == FR_OK){
 8002f0c:	b930      	cbnz	r0, 8002f1c <BSP_SDCard_Task+0x48>
		f_printf(&fFile,"\r\n--------------------START--------------------\r\n");
 8002f0e:	4936      	ldr	r1, [pc, #216]	; (8002fe8 <BSP_SDCard_Task+0x114>)
 8002f10:	a810      	add	r0, sp, #64	; 0x40
 8002f12:	f006 fbbe 	bl	8009692 <f_printf>
		f_close(&fFile);
 8002f16:	a810      	add	r0, sp, #64	; 0x40
 8002f18:	f006 fba2 	bl	8009660 <f_close>
	}

	xSemaphoreTake( xSDWriteProcessSemaphore, portMAX_DELAY );
 8002f1c:	4d33      	ldr	r5, [pc, #204]	; (8002fec <BSP_SDCard_Task+0x118>)

	while(1)
	{
		xSemaphoreTake( xSDWriteProcessSemaphore, portMAX_DELAY );
		{
			fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002f1e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8002fe4 <BSP_SDCard_Task+0x110>
	xSemaphoreTake( xSDWriteProcessSemaphore, portMAX_DELAY );
 8002f22:	6828      	ldr	r0, [r5, #0]
			if(fResult == FR_OK){
				Devices_LedToggle();

				for(int i = 0;i<IMU_LOW_DATA_SIZE;i++)
				{
					sprintf(usbOutputBuffer,"%5d,%5d,%5d,%5d,%5d,%5d,%0.2f,%0.2f,%0.6f,%0.6f,%0.6f\n",
 8002f24:	4f32      	ldr	r7, [pc, #200]	; (8002ff0 <BSP_SDCard_Task+0x11c>)
 8002f26:	4e33      	ldr	r6, [pc, #204]	; (8002ff4 <BSP_SDCard_Task+0x120>)
	xSemaphoreTake( xSDWriteProcessSemaphore, portMAX_DELAY );
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2e:	4619      	mov	r1, r3
 8002f30:	f007 feac 	bl	800ac8c <xQueueGenericReceive>
		xSemaphoreTake( xSDWriteProcessSemaphore, portMAX_DELAY );
 8002f34:	2300      	movs	r3, #0
 8002f36:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	6828      	ldr	r0, [r5, #0]
 8002f3e:	f007 fea5 	bl	800ac8c <xQueueGenericReceive>
			fResult = f_open(&fFile,"senslog.ini",FA_OPEN_APPEND|FA_WRITE);
 8002f42:	2232      	movs	r2, #50	; 0x32
 8002f44:	4641      	mov	r1, r8
 8002f46:	a810      	add	r0, sp, #64	; 0x40
 8002f48:	f006 f918 	bl	800917c <f_open>
			if(fResult == FR_OK){
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	d1f1      	bne.n	8002f34 <BSP_SDCard_Task+0x60>
 8002f50:	4c29      	ldr	r4, [pc, #164]	; (8002ff8 <BSP_SDCard_Task+0x124>)
							accumData[i].fAltitude,
							accumData[i].fLatitude,
							accumData[i].fLongitude
							);

					f_printf(&fFile,"%s",usbOutputBuffer);
 8002f52:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8002ffc <BSP_SDCard_Task+0x128>
				Devices_LedToggle();
 8002f56:	f7ff f81f 	bl	8001f98 <Devices_LedToggle>
 8002f5a:	f504 59fa 	add.w	r9, r4, #8000	; 0x1f40
					sprintf(usbOutputBuffer,"%5d,%5d,%5d,%5d,%5d,%5d,%0.2f,%0.2f,%0.6f,%0.6f,%0.6f\n",
 8002f5e:	88e3      	ldrh	r3, [r4, #6]
 8002f60:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002f62:	930f      	str	r3, [sp, #60]	; 0x3c
 8002f64:	f7fd fb00 	bl	8000568 <__aeabi_f2d>
 8002f68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8002f6c:	6a20      	ldr	r0, [r4, #32]
 8002f6e:	f8b4 b004 	ldrh.w	fp, [r4, #4]
 8002f72:	f7fd faf9 	bl	8000568 <__aeabi_f2d>
 8002f76:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002f7a:	69e0      	ldr	r0, [r4, #28]
 8002f7c:	f7fd faf4 	bl	8000568 <__aeabi_f2d>
 8002f80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f84:	69a0      	ldr	r0, [r4, #24]
 8002f86:	f7fd faef 	bl	8000568 <__aeabi_f2d>
 8002f8a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002f8e:	6960      	ldr	r0, [r4, #20]
 8002f90:	f7fd faea 	bl	8000568 <__aeabi_f2d>
 8002f94:	89a2      	ldrh	r2, [r4, #12]
 8002f96:	9203      	str	r2, [sp, #12]
 8002f98:	8862      	ldrh	r2, [r4, #2]
 8002f9a:	9202      	str	r2, [sp, #8]
 8002f9c:	8962      	ldrh	r2, [r4, #10]
 8002f9e:	9201      	str	r2, [sp, #4]
 8002fa0:	8922      	ldrh	r2, [r4, #8]
 8002fa2:	9200      	str	r2, [sp, #0]
 8002fa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002fa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002faa:	465a      	mov	r2, fp
 8002fac:	4639      	mov	r1, r7
 8002fae:	4630      	mov	r0, r6
 8002fb0:	f009 fc66 	bl	800c880 <siprintf>
 8002fb4:	3428      	adds	r4, #40	; 0x28
					f_printf(&fFile,"%s",usbOutputBuffer);
 8002fb6:	4632      	mov	r2, r6
 8002fb8:	4651      	mov	r1, sl
 8002fba:	a810      	add	r0, sp, #64	; 0x40
 8002fbc:	f006 fb69 	bl	8009692 <f_printf>
				for(int i = 0;i<IMU_LOW_DATA_SIZE;i++)
 8002fc0:	45a1      	cmp	r9, r4
 8002fc2:	d1cc      	bne.n	8002f5e <BSP_SDCard_Task+0x8a>
				}
				f_close(&fFile);
 8002fc4:	a810      	add	r0, sp, #64	; 0x40
 8002fc6:	f006 fb4b 	bl	8009660 <f_close>
 8002fca:	e7b3      	b.n	8002f34 <BSP_SDCard_Task+0x60>
 8002fcc:	20023bd5 	.word	0x20023bd5
 8002fd0:	0800fd44 	.word	0x0800fd44
 8002fd4:	0800fb70 	.word	0x0800fb70
 8002fd8:	20000464 	.word	0x20000464
 8002fdc:	0800fb13 	.word	0x0800fb13
 8002fe0:	20000698 	.word	0x20000698
 8002fe4:	0800fb33 	.word	0x0800fb33
 8002fe8:	0800fb3f 	.word	0x0800fb3f
 8002fec:	20022cc8 	.word	0x20022cc8
 8002ff0:	0800fb71 	.word	0x0800fb71
 8002ff4:	200006d8 	.word	0x200006d8
 8002ff8:	10000000 	.word	0x10000000
 8002ffc:	0800fba8 	.word	0x0800fba8

08003000 <BSP_SDCard_Init>:
{	
 8003000:	b530      	push	{r4, r5, lr}
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 8003002:	2200      	movs	r2, #0
{	
 8003004:	b087      	sub	sp, #28
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 8003006:	2128      	movs	r1, #40	; 0x28
 8003008:	2010      	movs	r0, #16
 800300a:	f007 fd11 	bl	800aa30 <xQueueGenericCreate>
 800300e:	4b10      	ldr	r3, [pc, #64]	; (8003050 <BSP_SDCard_Init+0x50>)
	vSemaphoreCreateBinary(xSDWriteProcessSemaphore);
 8003010:	2203      	movs	r2, #3
	xSDCardDataWriteQueue = xQueueCreate(SDCARD_WRITE_QUEUE_SIZE, sizeof(tSDCardWriteData));
 8003012:	6018      	str	r0, [r3, #0]
	vSemaphoreCreateBinary(xSDWriteProcessSemaphore);
 8003014:	2100      	movs	r1, #0
 8003016:	2001      	movs	r0, #1
 8003018:	f007 fd0a 	bl	800aa30 <xQueueGenericCreate>
 800301c:	4a0d      	ldr	r2, [pc, #52]	; (8003054 <BSP_SDCard_Init+0x54>)
 800301e:	6010      	str	r0, [r2, #0]
 8003020:	b120      	cbz	r0, 800302c <BSP_SDCard_Init+0x2c>
 8003022:	2300      	movs	r3, #0
 8003024:	461a      	mov	r2, r3
 8003026:	4619      	mov	r1, r3
 8003028:	f007 fd26 	bl	800aa78 <xQueueGenericSend>
	osThreadDef(SDCardTask, BSP_SDCard_Task, /*osPriorityAboveNormal*/ osPriorityRealtime, 0, configMINIMAL_STACK_SIZE + 0x400);
 800302c:	4d0a      	ldr	r5, [pc, #40]	; (8003058 <BSP_SDCard_Init+0x58>)
 800302e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003030:	ac01      	add	r4, sp, #4
 8003032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003034:	682b      	ldr	r3, [r5, #0]
 8003036:	6023      	str	r3, [r4, #0]
	usbTaskSdCardHandle = osThreadCreate(osThread(SDCardTask), NULL);
 8003038:	2100      	movs	r1, #0
 800303a:	a801      	add	r0, sp, #4
 800303c:	f007 f8e1 	bl	800a202 <osThreadCreate>
 8003040:	4b06      	ldr	r3, [pc, #24]	; (800305c <BSP_SDCard_Init+0x5c>)
 8003042:	6018      	str	r0, [r3, #0]
	uFilesCount = 0;
 8003044:	4b06      	ldr	r3, [pc, #24]	; (8003060 <BSP_SDCard_Init+0x60>)
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
}
 800304a:	b007      	add	sp, #28
 800304c:	bd30      	pop	{r4, r5, pc}
 800304e:	bf00      	nop
 8003050:	20022cd0 	.word	0x20022cd0
 8003054:	20022cc8 	.word	0x20022cc8
 8003058:	0800f9cc 	.word	0x0800f9cc
 800305c:	20022d2c 	.word	0x20022d2c
 8003060:	20022ccc 	.word	0x20022ccc

08003064 <BSP_SDCard_SPIInit>:
{
 8003064:	b508      	push	{r3, lr}
	spiSDHandle.Instance               = SPI4;
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <BSP_SDCard_SPIInit+0x40>)
 8003068:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <BSP_SDCard_SPIInit+0x44>)
 800306a:	601a      	str	r2, [r3, #0]
	spiSDHandle.Init.CRCPolynomial     = 7;
 800306c:	2107      	movs	r1, #7
	spiSDHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 800306e:	2200      	movs	r2, #0
	spiSDHandle.Init.BaudRatePrescaler = baudratePrescaler;
 8003070:	61d8      	str	r0, [r3, #28]
	spiSDHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 8003072:	609a      	str	r2, [r3, #8]
	spiSDHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003074:	615a      	str	r2, [r3, #20]
	spiSDHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003076:	611a      	str	r2, [r3, #16]
	spiSDHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003078:	629a      	str	r2, [r3, #40]	; 0x28
	spiSDHandle.Init.CRCPolynomial     = 7;
 800307a:	62d9      	str	r1, [r3, #44]	; 0x2c
	spiSDHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 800307c:	60da      	str	r2, [r3, #12]
	spiSDHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800307e:	621a      	str	r2, [r3, #32]
	spiSDHandle.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 8003080:	f44f 2180 	mov.w	r1, #262144	; 0x40000
	spiSDHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003084:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_SPI_Init(&spiSDHandle) != HAL_OK){
 8003086:	4618      	mov	r0, r3
	spiSDHandle.Init.Mode = SPI_MODE_MASTER;
 8003088:	f44f 7282 	mov.w	r2, #260	; 0x104
	spiSDHandle.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 800308c:	6199      	str	r1, [r3, #24]
	spiSDHandle.Init.Mode = SPI_MODE_MASTER;
 800308e:	605a      	str	r2, [r3, #4]
	if(HAL_SPI_Init(&spiSDHandle) != HAL_OK){
 8003090:	f003 f952 	bl	8006338 <HAL_SPI_Init>
 8003094:	b128      	cbz	r0, 80030a2 <BSP_SDCard_SPIInit+0x3e>
		Error_Handler();
 8003096:	214a      	movs	r1, #74	; 0x4a
 8003098:	4804      	ldr	r0, [pc, #16]	; (80030ac <BSP_SDCard_SPIInit+0x48>)
}
 800309a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800309e:	f7ff b935 	b.w	800230c <_Error_Handler>
 80030a2:	bd08      	pop	{r3, pc}
 80030a4:	20022cd4 	.word	0x20022cd4
 80030a8:	40013400 	.word	0x40013400
 80030ac:	0800fb13 	.word	0x0800fb13

080030b0 <BSP_SDCard_StartWrite>:
	xSemaphoreGive(xSDWriteProcessSemaphore);
 80030b0:	4803      	ldr	r0, [pc, #12]	; (80030c0 <BSP_SDCard_StartWrite+0x10>)
 80030b2:	2300      	movs	r3, #0
 80030b4:	461a      	mov	r2, r3
 80030b6:	4619      	mov	r1, r3
 80030b8:	6800      	ldr	r0, [r0, #0]
 80030ba:	f007 bcdd 	b.w	800aa78 <xQueueGenericSend>
 80030be:	bf00      	nop
 80030c0:	20022cc8 	.word	0x20022cc8

080030c4 <SD_IO_CSState>:
 * @param	state: CS High/Low
 * @reval	None
 */
void    SD_IO_CSState(uint8_t state)
{
	if(state)
 80030c4:	4602      	mov	r2, r0
 80030c6:	b100      	cbz	r0, 80030ca <SD_IO_CSState+0x6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4,GPIO_PIN_SET);
 80030c8:	2201      	movs	r2, #1
	else
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4,GPIO_PIN_RESET);
 80030ca:	2110      	movs	r1, #16
 80030cc:	4801      	ldr	r0, [pc, #4]	; (80030d4 <SD_IO_CSState+0x10>)
 80030ce:	f000 bd5b 	b.w	8003b88 <HAL_GPIO_WritePin>
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000

080030d8 <SD_IO_WriteReadData>:
 * @param	DataOut:      
 * @param	DataLength:  
 * @reval	None
 */
void   SD_IO_WriteReadData(const uint8_t *DataIn, uint8_t *DataOut, uint16_t DataLength)
{
 80030d8:	b507      	push	{r0, r1, r2, lr}
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 80030da:	f241 3388 	movw	r3, #5000	; 0x1388
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	4613      	mov	r3, r2
 80030e2:	460a      	mov	r2, r1
 80030e4:	4601      	mov	r1, r0
 80030e6:	4803      	ldr	r0, [pc, #12]	; (80030f4 <SD_IO_WriteReadData+0x1c>)
 80030e8:	f003 f963 	bl	80063b2 <HAL_SPI_TransmitReceive>
	SPIx_WriteReadData(DataIn, DataOut, DataLength);
}
 80030ec:	b003      	add	sp, #12
 80030ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80030f2:	bf00      	nop
 80030f4:	20022cd4 	.word	0x20022cd4

080030f8 <SD_IO_WriteByte>:
 * @brief	LL  /   SPI
 * @param	Data:     
 * @reval	 
 */
uint8_t   SD_IO_WriteByte(uint8_t Data)
{
 80030f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 80030fa:	f241 3388 	movw	r3, #5000	; 0x1388
{
 80030fe:	f88d 000f 	strb.w	r0, [sp, #15]
  	  status = HAL_SPI_TransmitReceive(&spiSDHandle, (uint8_t*) DataIn, DataOut, DataLegnth, 5000);
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	f10d 0217 	add.w	r2, sp, #23
 8003108:	2301      	movs	r3, #1
 800310a:	f10d 010f 	add.w	r1, sp, #15
 800310e:	4804      	ldr	r0, [pc, #16]	; (8003120 <SD_IO_WriteByte+0x28>)
 8003110:	f003 f94f 	bl	80063b2 <HAL_SPI_TransmitReceive>
	uint8_t tmp;
		SPIx_WriteReadData(&Data,&tmp,1);
	return tmp;
}
 8003114:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8003118:	b007      	add	sp, #28
 800311a:	f85d fb04 	ldr.w	pc, [sp], #4
 800311e:	bf00      	nop
 8003120:	20022cd4 	.word	0x20022cd4

08003124 <SD_IO_Init>:
{
 8003124:	b510      	push	{r4, lr}
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_256);
 8003126:	2038      	movs	r0, #56	; 0x38
 8003128:	f7ff ff9c 	bl	8003064 <BSP_SDCard_SPIInit>
 800312c:	240a      	movs	r4, #10
	    SD_IO_WriteByte(0xFF);
 800312e:	20ff      	movs	r0, #255	; 0xff
 8003130:	f7ff ffe2 	bl	80030f8 <SD_IO_WriteByte>
	for (int counter = 0; counter <= 9; counter++){
 8003134:	3c01      	subs	r4, #1
 8003136:	d1fa      	bne.n	800312e <SD_IO_Init+0xa>
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_8);
 8003138:	2010      	movs	r0, #16
}
 800313a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	BSP_SDCard_SPIInit(SPI_BAUDRATEPRESCALER_8);
 800313e:	f7ff bf91 	b.w	8003064 <BSP_SDCard_SPIInit>
	...

08003144 <BSP_Timers_TIM3Init>:

TIM_HandleTypeDef		Tim4SonarHandle;	//Sonar

//Center Lidar timer
void	BSP_Timers_TIM3Init()
{
 8003144:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_TIM3_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	4a13      	ldr	r2, [pc, #76]	; (8003198 <BSP_Timers_TIM3Init+0x54>)
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	6c11      	ldr	r1, [r2, #64]	; 0x40

	Tim3LidarHandle.Instance = TIM3;
 800314e:	4813      	ldr	r0, [pc, #76]	; (800319c <BSP_Timers_TIM3Init+0x58>)
	__HAL_RCC_TIM3_CLK_ENABLE();
 8003150:	f041 0102 	orr.w	r1, r1, #2
 8003154:	6411      	str	r1, [r2, #64]	; 0x40
 8003156:	6c12      	ldr	r2, [r2, #64]	; 0x40

	Tim3LidarHandle.Init.Prescaler     = 84 - 1;
 8003158:	4911      	ldr	r1, [pc, #68]	; (80031a0 <BSP_Timers_TIM3Init+0x5c>)
	Tim3LidarHandle.Init.Period        = 50000;
	Tim3LidarHandle.Init.ClockDivision = 0;
 800315a:	6103      	str	r3, [r0, #16]
	__HAL_RCC_TIM3_CLK_ENABLE();
 800315c:	f002 0202 	and.w	r2, r2, #2
 8003160:	9201      	str	r2, [sp, #4]
 8003162:	9a01      	ldr	r2, [sp, #4]
	Tim3LidarHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 8003164:	6083      	str	r3, [r0, #8]
	Tim3LidarHandle.Init.Prescaler     = 84 - 1;
 8003166:	2253      	movs	r2, #83	; 0x53
 8003168:	e880 0006 	stmia.w	r0, {r1, r2}
	Tim3LidarHandle.Init.Period        = 50000;
 800316c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003170:	60c2      	str	r2, [r0, #12]

	if(HAL_TIM_Base_Init(&Tim3LidarHandle) != HAL_OK){
 8003172:	f003 fb3d 	bl	80067f0 <HAL_TIM_Base_Init>
 8003176:	b118      	cbz	r0, 8003180 <BSP_Timers_TIM3Init+0x3c>
		Error_Handler();
 8003178:	2117      	movs	r1, #23
 800317a:	480a      	ldr	r0, [pc, #40]	; (80031a4 <BSP_Timers_TIM3Init+0x60>)
 800317c:	f7ff f8c6 	bl	800230c <_Error_Handler>
	}
	if(HAL_TIM_Base_Start(&Tim3LidarHandle) != HAL_OK){
 8003180:	4806      	ldr	r0, [pc, #24]	; (800319c <BSP_Timers_TIM3Init+0x58>)
 8003182:	f003 fa13 	bl	80065ac <HAL_TIM_Base_Start>
 8003186:	b118      	cbz	r0, 8003190 <BSP_Timers_TIM3Init+0x4c>
		Error_Handler();
 8003188:	211a      	movs	r1, #26
 800318a:	4806      	ldr	r0, [pc, #24]	; (80031a4 <BSP_Timers_TIM3Init+0x60>)
 800318c:	f7ff f8be 	bl	800230c <_Error_Handler>
	}
}
 8003190:	b003      	add	sp, #12
 8003192:	f85d fb04 	ldr.w	pc, [sp], #4
 8003196:	bf00      	nop
 8003198:	40023800 	.word	0x40023800
 800319c:	20022de4 	.word	0x20022de4
 80031a0:	40000400 	.word	0x40000400
 80031a4:	0800fbb6 	.word	0x0800fbb6

080031a8 <BSP_Timers_TIM5Init>:
//Left Lidar timer
void	BSP_Timers_TIM5Init()
{
 80031a8:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_TIM5_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	4a13      	ldr	r2, [pc, #76]	; (80031fc <BSP_Timers_TIM5Init+0x54>)
 80031ae:	9301      	str	r3, [sp, #4]
 80031b0:	6c11      	ldr	r1, [r2, #64]	; 0x40

	Tim5LidarHandle.Instance = TIM5;
 80031b2:	4813      	ldr	r0, [pc, #76]	; (8003200 <BSP_Timers_TIM5Init+0x58>)
	__HAL_RCC_TIM5_CLK_ENABLE();
 80031b4:	f041 0108 	orr.w	r1, r1, #8
 80031b8:	6411      	str	r1, [r2, #64]	; 0x40
 80031ba:	6c12      	ldr	r2, [r2, #64]	; 0x40

	Tim5LidarHandle.Init.Prescaler     = 84 - 1;
 80031bc:	4911      	ldr	r1, [pc, #68]	; (8003204 <BSP_Timers_TIM5Init+0x5c>)
	Tim5LidarHandle.Init.Period        = 50000;
	Tim5LidarHandle.Init.ClockDivision = 0;
 80031be:	6103      	str	r3, [r0, #16]
	__HAL_RCC_TIM5_CLK_ENABLE();
 80031c0:	f002 0208 	and.w	r2, r2, #8
 80031c4:	9201      	str	r2, [sp, #4]
 80031c6:	9a01      	ldr	r2, [sp, #4]
	Tim5LidarHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 80031c8:	6083      	str	r3, [r0, #8]
	Tim5LidarHandle.Init.Prescaler     = 84 - 1;
 80031ca:	2253      	movs	r2, #83	; 0x53
 80031cc:	e880 0006 	stmia.w	r0, {r1, r2}
	Tim5LidarHandle.Init.Period        = 50000;
 80031d0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80031d4:	60c2      	str	r2, [r0, #12]

	if(HAL_TIM_Base_Init(&Tim5LidarHandle) != HAL_OK){
 80031d6:	f003 fb0b 	bl	80067f0 <HAL_TIM_Base_Init>
 80031da:	b118      	cbz	r0, 80031e4 <BSP_Timers_TIM5Init+0x3c>
		Error_Handler();
 80031dc:	212a      	movs	r1, #42	; 0x2a
 80031de:	480a      	ldr	r0, [pc, #40]	; (8003208 <BSP_Timers_TIM5Init+0x60>)
 80031e0:	f7ff f894 	bl	800230c <_Error_Handler>
	}
	if(HAL_TIM_Base_Start(&Tim5LidarHandle) != HAL_OK){
 80031e4:	4806      	ldr	r0, [pc, #24]	; (8003200 <BSP_Timers_TIM5Init+0x58>)
 80031e6:	f003 f9e1 	bl	80065ac <HAL_TIM_Base_Start>
 80031ea:	b118      	cbz	r0, 80031f4 <BSP_Timers_TIM5Init+0x4c>
		Error_Handler();
 80031ec:	212d      	movs	r1, #45	; 0x2d
 80031ee:	4806      	ldr	r0, [pc, #24]	; (8003208 <BSP_Timers_TIM5Init+0x60>)
 80031f0:	f7ff f88c 	bl	800230c <_Error_Handler>
	}
}
 80031f4:	b003      	add	sp, #12
 80031f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80031fa:	bf00      	nop
 80031fc:	40023800 	.word	0x40023800
 8003200:	20022d6c 	.word	0x20022d6c
 8003204:	40000c00 	.word	0x40000c00
 8003208:	0800fbb6 	.word	0x0800fbb6

0800320c <BSP_Timers_TIM6Init>:
//Right Lidar timer
void	BSP_Timers_TIM6Init()
{
 800320c:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_TIM6_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	4a13      	ldr	r2, [pc, #76]	; (8003260 <BSP_Timers_TIM6Init+0x54>)
 8003212:	9301      	str	r3, [sp, #4]
 8003214:	6c11      	ldr	r1, [r2, #64]	; 0x40

	Tim6LidarHandle.Instance = TIM6;
 8003216:	4813      	ldr	r0, [pc, #76]	; (8003264 <BSP_Timers_TIM6Init+0x58>)
	__HAL_RCC_TIM6_CLK_ENABLE();
 8003218:	f041 0110 	orr.w	r1, r1, #16
 800321c:	6411      	str	r1, [r2, #64]	; 0x40
 800321e:	6c12      	ldr	r2, [r2, #64]	; 0x40

	Tim6LidarHandle.Init.Prescaler     = 84 - 1;
 8003220:	4911      	ldr	r1, [pc, #68]	; (8003268 <BSP_Timers_TIM6Init+0x5c>)
	Tim6LidarHandle.Init.Period        = 50000;
	Tim6LidarHandle.Init.ClockDivision = 0;
 8003222:	6103      	str	r3, [r0, #16]
	__HAL_RCC_TIM6_CLK_ENABLE();
 8003224:	f002 0210 	and.w	r2, r2, #16
 8003228:	9201      	str	r2, [sp, #4]
 800322a:	9a01      	ldr	r2, [sp, #4]
	Tim6LidarHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800322c:	6083      	str	r3, [r0, #8]
	Tim6LidarHandle.Init.Prescaler     = 84 - 1;
 800322e:	2253      	movs	r2, #83	; 0x53
 8003230:	e880 0006 	stmia.w	r0, {r1, r2}
	Tim6LidarHandle.Init.Period        = 50000;
 8003234:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003238:	60c2      	str	r2, [r0, #12]

	if(HAL_TIM_Base_Init(&Tim6LidarHandle) != HAL_OK){
 800323a:	f003 fad9 	bl	80067f0 <HAL_TIM_Base_Init>
 800323e:	b118      	cbz	r0, 8003248 <BSP_Timers_TIM6Init+0x3c>
		Error_Handler();
 8003240:	213d      	movs	r1, #61	; 0x3d
 8003242:	480a      	ldr	r0, [pc, #40]	; (800326c <BSP_Timers_TIM6Init+0x60>)
 8003244:	f7ff f862 	bl	800230c <_Error_Handler>
	}
	if(HAL_TIM_Base_Start(&Tim6LidarHandle) != HAL_OK){
 8003248:	4806      	ldr	r0, [pc, #24]	; (8003264 <BSP_Timers_TIM6Init+0x58>)
 800324a:	f003 f9af 	bl	80065ac <HAL_TIM_Base_Start>
 800324e:	b118      	cbz	r0, 8003258 <BSP_Timers_TIM6Init+0x4c>
		Error_Handler();
 8003250:	2140      	movs	r1, #64	; 0x40
 8003252:	4806      	ldr	r0, [pc, #24]	; (800326c <BSP_Timers_TIM6Init+0x60>)
 8003254:	f7ff f85a 	bl	800230c <_Error_Handler>
	}
}
 8003258:	b003      	add	sp, #12
 800325a:	f85d fb04 	ldr.w	pc, [sp], #4
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800
 8003264:	20022da8 	.word	0x20022da8
 8003268:	40001000 	.word	0x40001000
 800326c:	0800fbb6 	.word	0x0800fbb6

08003270 <BSP_Timers_TIM2Init>:
//Angle lidar timer
void	BSP_Timers_TIM2Init()
{
 8003270:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	4a13      	ldr	r2, [pc, #76]	; (80032c4 <BSP_Timers_TIM2Init+0x54>)
 8003276:	9301      	str	r3, [sp, #4]
 8003278:	6c11      	ldr	r1, [r2, #64]	; 0x40

	Tim2LidarHandle.Instance = TIM2;
 800327a:	4813      	ldr	r0, [pc, #76]	; (80032c8 <BSP_Timers_TIM2Init+0x58>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800327c:	f041 0101 	orr.w	r1, r1, #1
 8003280:	6411      	str	r1, [r2, #64]	; 0x40
 8003282:	6c12      	ldr	r2, [r2, #64]	; 0x40

	Tim2LidarHandle.Init.Prescaler     = 84 - 1;
	Tim2LidarHandle.Init.Period        = 50000;
	Tim2LidarHandle.Init.ClockDivision = 0;
 8003284:	6103      	str	r3, [r0, #16]
	__HAL_RCC_TIM2_CLK_ENABLE();
 8003286:	f002 0201 	and.w	r2, r2, #1
 800328a:	9201      	str	r2, [sp, #4]
 800328c:	9a01      	ldr	r2, [sp, #4]
	Tim2LidarHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800328e:	6083      	str	r3, [r0, #8]
	Tim2LidarHandle.Init.Prescaler     = 84 - 1;
 8003290:	2253      	movs	r2, #83	; 0x53
 8003292:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003296:	e880 0006 	stmia.w	r0, {r1, r2}
	Tim2LidarHandle.Init.Period        = 50000;
 800329a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800329e:	60c2      	str	r2, [r0, #12]

	if(HAL_TIM_Base_Init(&Tim2LidarHandle) != HAL_OK){
 80032a0:	f003 faa6 	bl	80067f0 <HAL_TIM_Base_Init>
 80032a4:	b118      	cbz	r0, 80032ae <BSP_Timers_TIM2Init+0x3e>
		Error_Handler();
 80032a6:	2150      	movs	r1, #80	; 0x50
 80032a8:	4808      	ldr	r0, [pc, #32]	; (80032cc <BSP_Timers_TIM2Init+0x5c>)
 80032aa:	f7ff f82f 	bl	800230c <_Error_Handler>
	}
	if(HAL_TIM_Base_Start(&Tim2LidarHandle) != HAL_OK){
 80032ae:	4806      	ldr	r0, [pc, #24]	; (80032c8 <BSP_Timers_TIM2Init+0x58>)
 80032b0:	f003 f97c 	bl	80065ac <HAL_TIM_Base_Start>
 80032b4:	b118      	cbz	r0, 80032be <BSP_Timers_TIM2Init+0x4e>
		Error_Handler();
 80032b6:	2153      	movs	r1, #83	; 0x53
 80032b8:	4804      	ldr	r0, [pc, #16]	; (80032cc <BSP_Timers_TIM2Init+0x5c>)
 80032ba:	f7ff f827 	bl	800230c <_Error_Handler>
	}
}
 80032be:	b003      	add	sp, #12
 80032c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80032c4:	40023800 	.word	0x40023800
 80032c8:	20022e20 	.word	0x20022e20
 80032cc:	0800fbb6 	.word	0x0800fbb6

080032d0 <BSP_Timers_TIM4Init>:

//Sonar timer
void	BSP_Timers_TIM4Init()
{
 80032d0:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	4a13      	ldr	r2, [pc, #76]	; (8003324 <BSP_Timers_TIM4Init+0x54>)
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	6c11      	ldr	r1, [r2, #64]	; 0x40

	Tim4SonarHandle.Instance = TIM4;
 80032da:	4813      	ldr	r0, [pc, #76]	; (8003328 <BSP_Timers_TIM4Init+0x58>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 80032dc:	f041 0104 	orr.w	r1, r1, #4
 80032e0:	6411      	str	r1, [r2, #64]	; 0x40
 80032e2:	6c12      	ldr	r2, [r2, #64]	; 0x40

	Tim4SonarHandle.Init.Prescaler     = 84 - 1;
 80032e4:	4911      	ldr	r1, [pc, #68]	; (800332c <BSP_Timers_TIM4Init+0x5c>)
	Tim4SonarHandle.Init.Period        = 50000;
	Tim4SonarHandle.Init.ClockDivision = 0;
 80032e6:	6103      	str	r3, [r0, #16]
	__HAL_RCC_TIM4_CLK_ENABLE();
 80032e8:	f002 0204 	and.w	r2, r2, #4
 80032ec:	9201      	str	r2, [sp, #4]
 80032ee:	9a01      	ldr	r2, [sp, #4]
	Tim4SonarHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 80032f0:	6083      	str	r3, [r0, #8]
	Tim4SonarHandle.Init.Prescaler     = 84 - 1;
 80032f2:	2253      	movs	r2, #83	; 0x53
 80032f4:	e880 0006 	stmia.w	r0, {r1, r2}
	Tim4SonarHandle.Init.Period        = 50000;
 80032f8:	f24c 3250 	movw	r2, #50000	; 0xc350
 80032fc:	60c2      	str	r2, [r0, #12]

	if(HAL_TIM_Base_Init(&Tim4SonarHandle) != HAL_OK){
 80032fe:	f003 fa77 	bl	80067f0 <HAL_TIM_Base_Init>
 8003302:	b118      	cbz	r0, 800330c <BSP_Timers_TIM4Init+0x3c>
		Error_Handler();
 8003304:	2164      	movs	r1, #100	; 0x64
 8003306:	480a      	ldr	r0, [pc, #40]	; (8003330 <BSP_Timers_TIM4Init+0x60>)
 8003308:	f7ff f800 	bl	800230c <_Error_Handler>
	}
	if(HAL_TIM_Base_Start(&Tim4SonarHandle) != HAL_OK){
 800330c:	4806      	ldr	r0, [pc, #24]	; (8003328 <BSP_Timers_TIM4Init+0x58>)
 800330e:	f003 f94d 	bl	80065ac <HAL_TIM_Base_Start>
 8003312:	b118      	cbz	r0, 800331c <BSP_Timers_TIM4Init+0x4c>
		Error_Handler();
 8003314:	2167      	movs	r1, #103	; 0x67
 8003316:	4806      	ldr	r0, [pc, #24]	; (8003330 <BSP_Timers_TIM4Init+0x60>)
 8003318:	f7fe fff8 	bl	800230c <_Error_Handler>
	}
}
 800331c:	b003      	add	sp, #12
 800331e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003322:	bf00      	nop
 8003324:	40023800 	.word	0x40023800
 8003328:	20022d30 	.word	0x20022d30
 800332c:	40000800 	.word	0x40000800
 8003330:	0800fbb6 	.word	0x0800fbb6

08003334 <BSP_USART_Init>:
UART_HandleTypeDef bsp_uart7;



void	BSP_USART_Init()
{
 8003334:	b508      	push	{r3, lr}
	bsp_uart1.Instance = USART1;
 8003336:	4811      	ldr	r0, [pc, #68]	; (800337c <BSP_USART_Init+0x48>)
	bsp_uart1.Init.BaudRate = 115200;
 8003338:	4b11      	ldr	r3, [pc, #68]	; (8003380 <BSP_USART_Init+0x4c>)
 800333a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800333e:	e880 4008 	stmia.w	r0, {r3, lr}
	bsp_uart1.Init.WordLength = UART_WORDLENGTH_8B;
	bsp_uart1.Init.StopBits = UART_STOPBITS_1;
	bsp_uart1.Init.Parity = UART_PARITY_NONE;
	bsp_uart1.Init.Mode = UART_MODE_RX;
 8003342:	2204      	movs	r2, #4
	bsp_uart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003344:	2300      	movs	r3, #0
 8003346:	6083      	str	r3, [r0, #8]
	bsp_uart1.Init.StopBits = UART_STOPBITS_1;
 8003348:	60c3      	str	r3, [r0, #12]
	bsp_uart1.Init.Parity = UART_PARITY_NONE;
 800334a:	6103      	str	r3, [r0, #16]
	bsp_uart1.Init.Mode = UART_MODE_RX;
 800334c:	6142      	str	r2, [r0, #20]
	bsp_uart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800334e:	6183      	str	r3, [r0, #24]
	bsp_uart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003350:	61c3      	str	r3, [r0, #28]

	if (HAL_UART_Init(&bsp_uart1) != HAL_OK){
 8003352:	f003 fbb9 	bl	8006ac8 <HAL_UART_Init>
 8003356:	b118      	cbz	r0, 8003360 <BSP_USART_Init+0x2c>
		Error_Handler();
 8003358:	211c      	movs	r1, #28
 800335a:	480a      	ldr	r0, [pc, #40]	; (8003384 <BSP_USART_Init+0x50>)
 800335c:	f7fe ffd6 	bl	800230c <_Error_Handler>
	}
	if(HAL_UART_Receive_IT(&bsp_uart1, (uint8_t *)receiveBuffer, 14)!=HAL_OK){
 8003360:	220e      	movs	r2, #14
 8003362:	4909      	ldr	r1, [pc, #36]	; (8003388 <BSP_USART_Init+0x54>)
 8003364:	4805      	ldr	r0, [pc, #20]	; (800337c <BSP_USART_Init+0x48>)
 8003366:	f003 fc3a 	bl	8006bde <HAL_UART_Receive_IT>
 800336a:	b128      	cbz	r0, 8003378 <BSP_USART_Init+0x44>
		Error_Handler();
 800336c:	211f      	movs	r1, #31
 800336e:	4805      	ldr	r0, [pc, #20]	; (8003384 <BSP_USART_Init+0x50>)
	}
}
 8003370:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 8003374:	f7fe bfca 	b.w	800230c <_Error_Handler>
 8003378:	bd08      	pop	{r3, pc}
 800337a:	bf00      	nop
 800337c:	20022f1c 	.word	0x20022f1c
 8003380:	40011000 	.word	0x40011000
 8003384:	0800fbd6 	.word	0x0800fbd6
 8003388:	20022f9c 	.word	0x20022f9c

0800338c <BSP_WIFI_Init>:

void	BSP_WIFI_Init()
{
 800338c:	b508      	push	{r3, lr}
	bsp_uart5.Instance = UART5;
 800338e:	480c      	ldr	r0, [pc, #48]	; (80033c0 <BSP_WIFI_Init+0x34>)
	bsp_uart5.Init.BaudRate = 57600;
 8003390:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <BSP_WIFI_Init+0x38>)
 8003392:	f44f 4e61 	mov.w	lr, #57600	; 0xe100
 8003396:	e880 4008 	stmia.w	r0, {r3, lr}
	bsp_uart5.Init.WordLength = UART_WORDLENGTH_8B;
	bsp_uart5.Init.StopBits = UART_STOPBITS_1;
	bsp_uart5.Init.Parity = UART_PARITY_NONE;
	bsp_uart5.Init.Mode = UART_MODE_TX_RX;
 800339a:	220c      	movs	r2, #12
	bsp_uart5.Init.WordLength = UART_WORDLENGTH_8B;
 800339c:	2300      	movs	r3, #0
 800339e:	6083      	str	r3, [r0, #8]
	bsp_uart5.Init.StopBits = UART_STOPBITS_1;
 80033a0:	60c3      	str	r3, [r0, #12]
	bsp_uart5.Init.Parity = UART_PARITY_NONE;
 80033a2:	6103      	str	r3, [r0, #16]
	bsp_uart5.Init.Mode = UART_MODE_TX_RX;
 80033a4:	6142      	str	r2, [r0, #20]
	bsp_uart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033a6:	6183      	str	r3, [r0, #24]
	bsp_uart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80033a8:	61c3      	str	r3, [r0, #28]

	if (HAL_UART_Init(&bsp_uart5) != HAL_OK){
 80033aa:	f003 fb8d 	bl	8006ac8 <HAL_UART_Init>
 80033ae:	b128      	cbz	r0, 80033bc <BSP_WIFI_Init+0x30>
		Error_Handler();
 80033b0:	212f      	movs	r1, #47	; 0x2f
 80033b2:	4805      	ldr	r0, [pc, #20]	; (80033c8 <BSP_WIFI_Init+0x3c>)
	}
}
 80033b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 80033b8:	f7fe bfa8 	b.w	800230c <_Error_Handler>
 80033bc:	bd08      	pop	{r3, pc}
 80033be:	bf00      	nop
 80033c0:	20022e5c 	.word	0x20022e5c
 80033c4:	40005000 	.word	0x40005000
 80033c8:	0800fbd6 	.word	0x0800fbd6

080033cc <BSP_GPS_UART_Init>:

void	BSP_GPS_UART_Init()
{
 80033cc:	b538      	push	{r3, r4, r5, lr}
	bsp_uart7.Instance = UART7;
	bsp_uart7.Init.BaudRate = 9600;
 80033ce:	4816      	ldr	r0, [pc, #88]	; (8003428 <BSP_GPS_UART_Init+0x5c>)
	bsp_uart7.Instance = UART7;
 80033d0:	4c16      	ldr	r4, [pc, #88]	; (800342c <BSP_GPS_UART_Init+0x60>)
	bsp_uart7.Init.BaudRate = 9600;
 80033d2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
	bsp_uart7.Init.WordLength = UART_WORDLENGTH_8B;
	bsp_uart7.Init.StopBits = UART_STOPBITS_1;
	bsp_uart7.Init.Parity = UART_PARITY_NONE;
	bsp_uart7.Init.Mode = UART_MODE_RX;
 80033d6:	2204      	movs	r2, #4
	bsp_uart7.Init.BaudRate = 9600;
 80033d8:	e884 0009 	stmia.w	r4, {r0, r3}
	bsp_uart7.Init.Mode = UART_MODE_RX;
 80033dc:	6162      	str	r2, [r4, #20]
	bsp_uart7.Init.WordLength = UART_WORDLENGTH_8B;
 80033de:	2300      	movs	r3, #0
	bsp_uart7.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 80033e0:	f44f 7280 	mov.w	r2, #256	; 0x100
	bsp_uart7.Init.OverSampling = UART_OVERSAMPLING_16;


	if (HAL_UART_Init(&bsp_uart7) != HAL_OK){
 80033e4:	4620      	mov	r0, r4
	bsp_uart7.Init.WordLength = UART_WORDLENGTH_8B;
 80033e6:	60a3      	str	r3, [r4, #8]
	bsp_uart7.Init.StopBits = UART_STOPBITS_1;
 80033e8:	60e3      	str	r3, [r4, #12]
	bsp_uart7.Init.Parity = UART_PARITY_NONE;
 80033ea:	6123      	str	r3, [r4, #16]
	bsp_uart7.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 80033ec:	61a2      	str	r2, [r4, #24]
	bsp_uart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ee:	61e3      	str	r3, [r4, #28]
	if (HAL_UART_Init(&bsp_uart7) != HAL_OK){
 80033f0:	f003 fb6a 	bl	8006ac8 <HAL_UART_Init>
 80033f4:	4605      	mov	r5, r0
 80033f6:	b128      	cbz	r0, 8003404 <BSP_GPS_UART_Init+0x38>
		Error_Handler();
 80033f8:	2140      	movs	r1, #64	; 0x40
 80033fa:	480d      	ldr	r0, [pc, #52]	; (8003430 <BSP_GPS_UART_Init+0x64>)
			memset((uint8_t *)gpsBuffer,0,sizeof(uint8_t) * NMEA_SIZE);
			HAL_UART_Receive_DMA(&bsp_uart7, (uint8_t *)gpsBuffer,NMEA_SIZE);
		}
	}

}
 80033fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Error_Handler();
 8003400:	f7fe bf84 	b.w	800230c <_Error_Handler>
		if(HAL_UART_GetState(&bsp_uart7) == HAL_UART_STATE_READY)
 8003404:	4620      	mov	r0, r4
 8003406:	f003 fd83 	bl	8006f10 <HAL_UART_GetState>
 800340a:	2820      	cmp	r0, #32
 800340c:	d10b      	bne.n	8003426 <BSP_GPS_UART_Init+0x5a>
			memset((uint8_t *)gpsBuffer,0,sizeof(uint8_t) * NMEA_SIZE);
 800340e:	4629      	mov	r1, r5
 8003410:	2280      	movs	r2, #128	; 0x80
 8003412:	4808      	ldr	r0, [pc, #32]	; (8003434 <BSP_GPS_UART_Init+0x68>)
 8003414:	f008 fd03 	bl	800be1e <memset>
			HAL_UART_Receive_DMA(&bsp_uart7, (uint8_t *)gpsBuffer,NMEA_SIZE);
 8003418:	4620      	mov	r0, r4
 800341a:	2280      	movs	r2, #128	; 0x80
 800341c:	4905      	ldr	r1, [pc, #20]	; (8003434 <BSP_GPS_UART_Init+0x68>)
}
 800341e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_UART_Receive_DMA(&bsp_uart7, (uint8_t *)gpsBuffer,NMEA_SIZE);
 8003422:	f003 bbff 	b.w	8006c24 <HAL_UART_Receive_DMA>
 8003426:	bd38      	pop	{r3, r4, r5, pc}
 8003428:	40007800 	.word	0x40007800
 800342c:	20022f5c 	.word	0x20022f5c
 8003430:	0800fbd6 	.word	0x0800fbd6
 8003434:	20022e9c 	.word	0x20022e9c

08003438 <BSP_WIFI_UARTSend>:

void	BSP_WIFI_UARTSend(uint8_t *pDyte,uint16_t	Size)
{
	HAL_UART_Transmit(&bsp_uart5,pDyte,Size,5000);
 8003438:	460a      	mov	r2, r1
 800343a:	f241 3388 	movw	r3, #5000	; 0x1388
 800343e:	4601      	mov	r1, r0
 8003440:	4801      	ldr	r0, [pc, #4]	; (8003448 <BSP_WIFI_UARTSend+0x10>)
 8003442:	f003 bb6f 	b.w	8006b24 <HAL_UART_Transmit>
 8003446:	bf00      	nop
 8003448:	20022e5c 	.word	0x20022e5c

0800344c <HAL_UART_RxCpltCallback>:
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800344c:	4770      	bx	lr

0800344e <BSP_Usb_RxTask>:
	* @brief	      CDC USB
	* @param	argument:   FreeRTOS 
	* @reval	None
	*/
void	BSP_Usb_RxTask(void const * argument)
{
 800344e:	e7fe      	b.n	800344e <BSP_Usb_RxTask>

08003450 <BSP_Usb_TxTask>:
{
 8003450:	b570      	push	{r4, r5, r6, lr}
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 8003452:	4d0a      	ldr	r5, [pc, #40]	; (800347c <BSP_Usb_TxTask+0x2c>)
 8003454:	4e0a      	ldr	r6, [pc, #40]	; (8003480 <BSP_Usb_TxTask+0x30>)
 8003456:	4909      	ldr	r1, [pc, #36]	; (800347c <BSP_Usb_TxTask+0x2c>)
 8003458:	6830      	ldr	r0, [r6, #0]
 800345a:	2300      	movs	r3, #0
 800345c:	f04f 32ff 	mov.w	r2, #4294967295
 8003460:	f007 fc14 	bl	800ac8c <xQueueGenericReceive>
			if (xStatus == pdPASS){
 8003464:	2801      	cmp	r0, #1
		xStatus=xQueueReceive(usbTxDataQueue, &txMsg, portMAX_DELAY);
 8003466:	4604      	mov	r4, r0
			if (xStatus == pdPASS){
 8003468:	d1f5      	bne.n	8003456 <BSP_Usb_TxTask+0x6>
					CDC_Transmit_FS(txMsg.pData,txMsg.Len);
 800346a:	88a9      	ldrh	r1, [r5, #4]
 800346c:	6828      	ldr	r0, [r5, #0]
 800346e:	f004 fad1 	bl	8007a14 <CDC_Transmit_FS>
					osDelay(1);
 8003472:	4620      	mov	r0, r4
 8003474:	f006 fedd 	bl	800a232 <osDelay>
 8003478:	e7ed      	b.n	8003456 <BSP_Usb_TxTask+0x6>
 800347a:	bf00      	nop
 800347c:	20000758 	.word	0x20000758
 8003480:	20022fb4 	.word	0x20022fb4

08003484 <BSP_Usb_Init>:
{
 8003484:	b570      	push	{r4, r5, r6, lr}
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 8003486:	2200      	movs	r2, #0
{
 8003488:	b08a      	sub	sp, #40	; 0x28
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 800348a:	2108      	movs	r1, #8
 800348c:	2010      	movs	r0, #16
 800348e:	f007 facf 	bl	800aa30 <xQueueGenericCreate>
 8003492:	4c15      	ldr	r4, [pc, #84]	; (80034e8 <BSP_Usb_Init+0x64>)
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 8003494:	2200      	movs	r2, #0
	usbTxDataQueue = xQueueCreate(USB_TX_QUEUE_LEN, sizeof(tUSBTxPackage));
 8003496:	6020      	str	r0, [r4, #0]
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 8003498:	2101      	movs	r1, #1
 800349a:	2020      	movs	r0, #32
 800349c:	f007 fac8 	bl	800aa30 <xQueueGenericCreate>
 80034a0:	4b12      	ldr	r3, [pc, #72]	; (80034ec <BSP_Usb_Init+0x68>)
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80034a2:	4913      	ldr	r1, [pc, #76]	; (80034f0 <BSP_Usb_Init+0x6c>)
	usbRxDataQueue = xQueueCreate(USB_RX_QUEUE_LEN, sizeof(uint8_t));
 80034a4:	6018      	str	r0, [r3, #0]
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80034a6:	6820      	ldr	r0, [r4, #0]
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80034a8:	4c12      	ldr	r4, [pc, #72]	; (80034f4 <BSP_Usb_Init+0x70>)
 80034aa:	4626      	mov	r6, r4
	vQueueAddToRegistry(usbTxDataQueue,"usbTxDataQueue");
 80034ac:	f007 fd02 	bl	800aeb4 <vQueueAddToRegistry>
	osThreadDef(usbTxTask, BSP_Usb_TxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80034b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80034b2:	466d      	mov	r5, sp
 80034b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b6:	6833      	ldr	r3, [r6, #0]
 80034b8:	602b      	str	r3, [r5, #0]
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 80034ba:	2100      	movs	r1, #0
 80034bc:	4668      	mov	r0, sp
 80034be:	f006 fea0 	bl	800a202 <osThreadCreate>
 80034c2:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <BSP_Usb_Init+0x74>)
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80034c4:	3414      	adds	r4, #20
 	usbTaskTxHandle = osThreadCreate(osThread(usbTxTask), NULL);
 80034c6:	6018      	str	r0, [r3, #0]
	osThreadDef(usbRxTask, BSP_Usb_RxTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE + 0x100);
 80034c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ca:	ad05      	add	r5, sp, #20
 80034cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034ce:	6823      	ldr	r3, [r4, #0]
 80034d0:	602b      	str	r3, [r5, #0]
	usbTaskRxHandle = osThreadCreate(osThread(usbRxTask), NULL);
 80034d2:	2100      	movs	r1, #0
 80034d4:	a805      	add	r0, sp, #20
 80034d6:	f006 fe94 	bl	800a202 <osThreadCreate>
 80034da:	4b08      	ldr	r3, [pc, #32]	; (80034fc <BSP_Usb_Init+0x78>)
 80034dc:	6018      	str	r0, [r3, #0]
	MX_USB_DEVICE_Init();
 80034de:	f004 fa57 	bl	8007990 <MX_USB_DEVICE_Init>
}
 80034e2:	b00a      	add	sp, #40	; 0x28
 80034e4:	bd70      	pop	{r4, r5, r6, pc}
 80034e6:	bf00      	nop
 80034e8:	20022fb4 	.word	0x20022fb4
 80034ec:	20022fb0 	.word	0x20022fb0
 80034f0:	0800fbf5 	.word	0x0800fbf5
 80034f4:	0800f9e0 	.word	0x0800f9e0
 80034f8:	20022fb8 	.word	0x20022fb8
 80034fc:	20022fac 	.word	0x20022fac

08003500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003500:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003502:	4b0b      	ldr	r3, [pc, #44]	; (8003530 <HAL_Init+0x30>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800350a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003512:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800351a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800351c:	2003      	movs	r0, #3
 800351e:	f000 f82f 	bl	8003580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003522:	2000      	movs	r0, #0
 8003524:	f7ff f90c 	bl	8002740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003528:	f7fe fef1 	bl	800230e <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800352c:	2000      	movs	r0, #0
 800352e:	bd08      	pop	{r3, pc}
 8003530:	40023c00 	.word	0x40023c00

08003534 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003534:	4a03      	ldr	r2, [pc, #12]	; (8003544 <HAL_IncTick+0x10>)
 8003536:	4b04      	ldr	r3, [pc, #16]	; (8003548 <HAL_IncTick+0x14>)
 8003538:	6811      	ldr	r1, [r2, #0]
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	440b      	add	r3, r1
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20022fbc 	.word	0x20022fbc
 8003548:	2000000c 	.word	0x2000000c

0800354c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800354c:	4b01      	ldr	r3, [pc, #4]	; (8003554 <HAL_GetTick+0x8>)
 800354e:	6818      	ldr	r0, [r3, #0]
}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20022fbc 	.word	0x20022fbc

08003558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003558:	b538      	push	{r3, r4, r5, lr}
 800355a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800355c:	f7ff fff6 	bl	800354c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003560:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8003562:	bf1c      	itt	ne
 8003564:	4b05      	ldrne	r3, [pc, #20]	; (800357c <HAL_Delay+0x24>)
 8003566:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8003568:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800356a:	bf18      	it	ne
 800356c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800356e:	f7ff ffed 	bl	800354c <HAL_GetTick>
 8003572:	1b40      	subs	r0, r0, r5
 8003574:	4284      	cmp	r4, r0
 8003576:	d8fa      	bhi.n	800356e <HAL_Delay+0x16>
  {
  }
}
 8003578:	bd38      	pop	{r3, r4, r5, pc}
 800357a:	bf00      	nop
 800357c:	2000000c 	.word	0x2000000c

08003580 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003580:	4a07      	ldr	r2, [pc, #28]	; (80035a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003582:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003584:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003588:	041b      	lsls	r3, r3, #16
 800358a:	0c1b      	lsrs	r3, r3, #16
 800358c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003590:	0200      	lsls	r0, r0, #8
 8003592:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003596:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800359a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800359c:	60d3      	str	r3, [r2, #12]
 800359e:	4770      	bx	lr
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035a4:	4b17      	ldr	r3, [pc, #92]	; (8003604 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035a6:	b530      	push	{r4, r5, lr}
 80035a8:	68dc      	ldr	r4, [r3, #12]
 80035aa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035ae:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035b2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	bf28      	it	cs
 80035b8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ba:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	f04f 0501 	mov.w	r5, #1
 80035c0:	fa05 f303 	lsl.w	r3, r5, r3
 80035c4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035c8:	bf8c      	ite	hi
 80035ca:	3c03      	subhi	r4, #3
 80035cc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ce:	4019      	ands	r1, r3
 80035d0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035d2:	fa05 f404 	lsl.w	r4, r5, r4
 80035d6:	3c01      	subs	r4, #1
 80035d8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80035da:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035dc:	ea42 0201 	orr.w	r2, r2, r1
 80035e0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e4:	bfaf      	iteee	ge
 80035e6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ea:	f000 000f 	andlt.w	r0, r0, #15
 80035ee:	4b06      	ldrlt	r3, [pc, #24]	; (8003608 <HAL_NVIC_SetPriority+0x64>)
 80035f0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035f2:	bfa5      	ittet	ge
 80035f4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80035f8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fa:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8003600:	bd30      	pop	{r4, r5, pc}
 8003602:	bf00      	nop
 8003604:	e000ed00 	.word	0xe000ed00
 8003608:	e000ed14 	.word	0xe000ed14

0800360c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800360c:	0942      	lsrs	r2, r0, #5
 800360e:	2301      	movs	r3, #1
 8003610:	f000 001f 	and.w	r0, r0, #31
 8003614:	fa03 f000 	lsl.w	r0, r3, r0
 8003618:	4b01      	ldr	r3, [pc, #4]	; (8003620 <HAL_NVIC_EnableIRQ+0x14>)
 800361a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800361e:	4770      	bx	lr
 8003620:	e000e100 	.word	0xe000e100

08003624 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003624:	3801      	subs	r0, #1
 8003626:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800362a:	d20a      	bcs.n	8003642 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362c:	4b06      	ldr	r3, [pc, #24]	; (8003648 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362e:	4a07      	ldr	r2, [pc, #28]	; (800364c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003630:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003632:	21f0      	movs	r1, #240	; 0xf0
 8003634:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003638:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800363a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800363c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003642:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	e000e010 	.word	0xe000e010
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003650:	4b04      	ldr	r3, [pc, #16]	; (8003664 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003652:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003654:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003656:	bf0c      	ite	eq
 8003658:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800365c:	f022 0204 	bicne.w	r2, r2, #4
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	4770      	bx	lr
 8003664:	e000e010 	.word	0xe000e010

08003668 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003668:	6803      	ldr	r3, [r0, #0]
 800366a:	b2da      	uxtb	r2, r3
 800366c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003670:	f023 0303 	bic.w	r3, r3, #3
 8003674:	2118      	movs	r1, #24
 8003676:	3a10      	subs	r2, #16
 8003678:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800367c:	4904      	ldr	r1, [pc, #16]	; (8003690 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800367e:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003680:	bf88      	it	hi
 8003682:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003684:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003686:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003688:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 800368a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	0800fc18 	.word	0x0800fc18

08003694 <HAL_DMA_Init>:
{
 8003694:	b570      	push	{r4, r5, r6, lr}
 8003696:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003698:	f7ff ff58 	bl	800354c <HAL_GetTick>
 800369c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800369e:	2c00      	cmp	r4, #0
 80036a0:	d071      	beq.n	8003786 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80036a2:	2300      	movs	r3, #0
 80036a4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80036a8:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80036aa:	2302      	movs	r3, #2
 80036ac:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80036b0:	6813      	ldr	r3, [r2, #0]
 80036b2:	f023 0301 	bic.w	r3, r3, #1
 80036b6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036b8:	6821      	ldr	r1, [r4, #0]
 80036ba:	680b      	ldr	r3, [r1, #0]
 80036bc:	07d8      	lsls	r0, r3, #31
 80036be:	d43c      	bmi.n	800373a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80036c0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036c2:	4d32      	ldr	r5, [pc, #200]	; (800378c <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036c4:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c6:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036c8:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ca:	68a3      	ldr	r3, [r4, #8]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	68e2      	ldr	r2, [r4, #12]
 80036d0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d2:	6922      	ldr	r2, [r4, #16]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	6962      	ldr	r2, [r4, #20]
 80036d8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036da:	69e2      	ldr	r2, [r4, #28]
 80036dc:	4303      	orrs	r3, r0
 80036de:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e0:	6a22      	ldr	r2, [r4, #32]
 80036e2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80036e6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036ec:	bf01      	itttt	eq
 80036ee:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 80036f0:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 80036f2:	4335      	orreq	r5, r6
 80036f4:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80036f6:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80036f8:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036fa:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036fc:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8003700:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003704:	d10b      	bne.n	800371e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8003706:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003708:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800370a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800370c:	b13d      	cbz	r5, 800371e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800370e:	b9f8      	cbnz	r0, 8003750 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8003710:	2a01      	cmp	r2, #1
 8003712:	d02d      	beq.n	8003770 <HAL_DMA_Init+0xdc>
 8003714:	d301      	bcc.n	800371a <HAL_DMA_Init+0x86>
 8003716:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003718:	d101      	bne.n	800371e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800371a:	01ea      	lsls	r2, r5, #7
 800371c:	d42b      	bmi.n	8003776 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800371e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003720:	4620      	mov	r0, r4
 8003722:	f7ff ffa1 	bl	8003668 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003726:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003728:	233f      	movs	r3, #63	; 0x3f
 800372a:	4093      	lsls	r3, r2
 800372c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800372e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003730:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003732:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003734:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8003738:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800373a:	f7ff ff07 	bl	800354c <HAL_GetTick>
 800373e:	1b40      	subs	r0, r0, r5
 8003740:	2805      	cmp	r0, #5
 8003742:	d9b9      	bls.n	80036b8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003744:	2320      	movs	r3, #32
 8003746:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003748:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 800374a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800374e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003750:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8003754:	d113      	bne.n	800377e <HAL_DMA_Init+0xea>
    switch (tmp)
 8003756:	2a03      	cmp	r2, #3
 8003758:	d8e1      	bhi.n	800371e <HAL_DMA_Init+0x8a>
 800375a:	a001      	add	r0, pc, #4	; (adr r0, 8003760 <HAL_DMA_Init+0xcc>)
 800375c:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8003760:	08003777 	.word	0x08003777
 8003764:	0800371b 	.word	0x0800371b
 8003768:	08003777 	.word	0x08003777
 800376c:	08003771 	.word	0x08003771
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003770:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8003774:	d1d3      	bne.n	800371e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003776:	2340      	movs	r3, #64	; 0x40
 8003778:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800377a:	2001      	movs	r0, #1
 800377c:	e7e5      	b.n	800374a <HAL_DMA_Init+0xb6>
    switch (tmp)
 800377e:	2a02      	cmp	r2, #2
 8003780:	d9f9      	bls.n	8003776 <HAL_DMA_Init+0xe2>
 8003782:	2a03      	cmp	r2, #3
 8003784:	e7c8      	b.n	8003718 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8003786:	2001      	movs	r0, #1
 8003788:	bd70      	pop	{r4, r5, r6, pc}
 800378a:	bf00      	nop
 800378c:	f010803f 	.word	0xf010803f

08003790 <HAL_DMA_Start_IT>:
{
 8003790:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8003792:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8003796:	2c01      	cmp	r4, #1
 8003798:	d036      	beq.n	8003808 <HAL_DMA_Start_IT+0x78>
 800379a:	2401      	movs	r4, #1
 800379c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80037a0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037a4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80037a6:	2c01      	cmp	r4, #1
 80037a8:	f04f 0500 	mov.w	r5, #0
 80037ac:	f04f 0402 	mov.w	r4, #2
 80037b0:	d128      	bne.n	8003804 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80037b2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037b6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037ba:	6825      	ldr	r5, [r4, #0]
 80037bc:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80037c0:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80037c2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037c4:	6883      	ldr	r3, [r0, #8]
 80037c6:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80037c8:	bf0e      	itee	eq
 80037ca:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80037cc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80037ce:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80037d2:	bf08      	it	eq
 80037d4:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d6:	233f      	movs	r3, #63	; 0x3f
 80037d8:	4093      	lsls	r3, r2
 80037da:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	f043 0316 	orr.w	r3, r3, #22
 80037e2:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80037e4:	6963      	ldr	r3, [r4, #20]
 80037e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037ea:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80037ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80037ee:	b11b      	cbz	r3, 80037f8 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 80037f0:	6823      	ldr	r3, [r4, #0]
 80037f2:	f043 0308 	orr.w	r3, r3, #8
 80037f6:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003800:	2000      	movs	r0, #0
 8003802:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8003804:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8003808:	2002      	movs	r0, #2
}
 800380a:	bd70      	pop	{r4, r5, r6, pc}

0800380c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800380c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003810:	2b02      	cmp	r3, #2
 8003812:	d003      	beq.n	800381c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003814:	2380      	movs	r3, #128	; 0x80
 8003816:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8003818:	2001      	movs	r0, #1
 800381a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800381c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800381e:	2305      	movs	r3, #5
 8003820:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8003824:	6813      	ldr	r3, [r2, #0]
 8003826:	f023 0301 	bic.w	r3, r3, #1
 800382a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800382c:	2000      	movs	r0, #0
}
 800382e:	4770      	bx	lr

08003830 <HAL_DMA_IRQHandler>:
{
 8003830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003836:	4b5a      	ldr	r3, [pc, #360]	; (80039a0 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003838:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800383a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800383c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800383e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003840:	2208      	movs	r2, #8
 8003842:	409a      	lsls	r2, r3
 8003844:	4216      	tst	r6, r2
{
 8003846:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003848:	d00c      	beq.n	8003864 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800384a:	6801      	ldr	r1, [r0, #0]
 800384c:	6808      	ldr	r0, [r1, #0]
 800384e:	0740      	lsls	r0, r0, #29
 8003850:	d508      	bpl.n	8003864 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003852:	6808      	ldr	r0, [r1, #0]
 8003854:	f020 0004 	bic.w	r0, r0, #4
 8003858:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800385a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800385c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003864:	2201      	movs	r2, #1
 8003866:	409a      	lsls	r2, r3
 8003868:	4216      	tst	r6, r2
 800386a:	d008      	beq.n	800387e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800386c:	6821      	ldr	r1, [r4, #0]
 800386e:	6949      	ldr	r1, [r1, #20]
 8003870:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003872:	bf41      	itttt	mi
 8003874:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003876:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8003878:	f042 0202 	orrmi.w	r2, r2, #2
 800387c:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800387e:	2204      	movs	r2, #4
 8003880:	409a      	lsls	r2, r3
 8003882:	4216      	tst	r6, r2
 8003884:	d008      	beq.n	8003898 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003886:	6821      	ldr	r1, [r4, #0]
 8003888:	6809      	ldr	r1, [r1, #0]
 800388a:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800388c:	bf41      	itttt	mi
 800388e:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003890:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8003892:	f042 0204 	orrmi.w	r2, r2, #4
 8003896:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003898:	2210      	movs	r2, #16
 800389a:	409a      	lsls	r2, r3
 800389c:	4216      	tst	r6, r2
 800389e:	d010      	beq.n	80038c2 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038a0:	6823      	ldr	r3, [r4, #0]
 80038a2:	6819      	ldr	r1, [r3, #0]
 80038a4:	0709      	lsls	r1, r1, #28
 80038a6:	d50c      	bpl.n	80038c2 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038a8:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	0350      	lsls	r0, r2, #13
 80038ae:	d535      	bpl.n	800391c <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	0319      	lsls	r1, r3, #12
 80038b4:	d401      	bmi.n	80038ba <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80038b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038b8:	e000      	b.n	80038bc <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80038bc:	b10b      	cbz	r3, 80038c2 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80038be:	4620      	mov	r0, r4
 80038c0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038c2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80038c4:	2220      	movs	r2, #32
 80038c6:	408a      	lsls	r2, r1
 80038c8:	4216      	tst	r6, r2
 80038ca:	d038      	beq.n	800393e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	06c6      	lsls	r6, r0, #27
 80038d2:	d534      	bpl.n	800393e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038d4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038d6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80038da:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038dc:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038de:	d125      	bne.n	800392c <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038e0:	f022 0216 	bic.w	r2, r2, #22
 80038e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038e6:	695a      	ldr	r2, [r3, #20]
 80038e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038ec:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80038f0:	b90a      	cbnz	r2, 80038f6 <HAL_DMA_IRQHandler+0xc6>
 80038f2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80038f4:	b11a      	cbz	r2, 80038fe <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	f022 0208 	bic.w	r2, r2, #8
 80038fc:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038fe:	233f      	movs	r3, #63	; 0x3f
 8003900:	408b      	lsls	r3, r1
 8003902:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8003904:	2300      	movs	r3, #0
 8003906:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800390a:	2301      	movs	r3, #1
 800390c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8003910:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8003912:	b10b      	cbz	r3, 8003918 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8003914:	4620      	mov	r0, r4
 8003916:	4798      	blx	r3
}
 8003918:	b003      	add	sp, #12
 800391a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003920:	bf5e      	ittt	pl
 8003922:	681a      	ldrpl	r2, [r3, #0]
 8003924:	f022 0208 	bicpl.w	r2, r2, #8
 8003928:	601a      	strpl	r2, [r3, #0]
 800392a:	e7c4      	b.n	80038b6 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800392c:	0350      	lsls	r0, r2, #13
 800392e:	d528      	bpl.n	8003982 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	0319      	lsls	r1, r3, #12
 8003934:	d432      	bmi.n	800399c <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8003936:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8003938:	b10b      	cbz	r3, 800393e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800393a:	4620      	mov	r0, r4
 800393c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800393e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0e9      	beq.n	8003918 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003944:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003946:	07da      	lsls	r2, r3, #31
 8003948:	d519      	bpl.n	800397e <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800394a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800394c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800394e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003952:	6813      	ldr	r3, [r2, #0]
 8003954:	f023 0301 	bic.w	r3, r3, #1
 8003958:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800395a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800395e:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8003962:	9b01      	ldr	r3, [sp, #4]
 8003964:	3301      	adds	r3, #1
 8003966:	429f      	cmp	r7, r3
 8003968:	9301      	str	r3, [sp, #4]
 800396a:	d302      	bcc.n	8003972 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800396c:	6813      	ldr	r3, [r2, #0]
 800396e:	07db      	lsls	r3, r3, #31
 8003970:	d4f7      	bmi.n	8003962 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8003972:	2300      	movs	r3, #0
 8003974:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8003978:	2301      	movs	r3, #1
 800397a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800397e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003980:	e7c7      	b.n	8003912 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8003988:	d108      	bne.n	800399c <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800398a:	6819      	ldr	r1, [r3, #0]
 800398c:	f021 0110 	bic.w	r1, r1, #16
 8003990:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003992:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8003994:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8003998:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800399c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800399e:	e7cb      	b.n	8003938 <HAL_DMA_IRQHandler+0x108>
 80039a0:	20000008 	.word	0x20000008

080039a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039aa:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ac:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8003b74 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039b0:	4a6e      	ldr	r2, [pc, #440]	; (8003b6c <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039b2:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8003b78 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039b6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039b8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80039ba:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039be:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80039c0:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039c4:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80039c8:	45b6      	cmp	lr, r6
 80039ca:	f040 80b6 	bne.w	8003b3a <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039ce:	684c      	ldr	r4, [r1, #4]
 80039d0:	f024 0710 	bic.w	r7, r4, #16
 80039d4:	2f02      	cmp	r7, #2
 80039d6:	d116      	bne.n	8003a06 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80039d8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80039dc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039e0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80039e4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039e8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80039ec:	f04f 0c0f 	mov.w	ip, #15
 80039f0:	fa0c fc0b 	lsl.w	ip, ip, fp
 80039f4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039f8:	690d      	ldr	r5, [r1, #16]
 80039fa:	fa05 f50b 	lsl.w	r5, r5, fp
 80039fe:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8003a02:	f8ca 5020 	str.w	r5, [sl, #32]
 8003a06:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a0a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8003a0c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a10:	fa05 f50a 	lsl.w	r5, r5, sl
 8003a14:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a16:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a1a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a1e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a22:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a24:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a28:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8003a2a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a2e:	d811      	bhi.n	8003a54 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8003a30:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a32:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a36:	68cf      	ldr	r7, [r1, #12]
 8003a38:	fa07 fc0a 	lsl.w	ip, r7, sl
 8003a3c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8003a40:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8003a42:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a44:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a48:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8003a4c:	409f      	lsls	r7, r3
 8003a4e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8003a52:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8003a54:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a56:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a58:	688f      	ldr	r7, [r1, #8]
 8003a5a:	fa07 f70a 	lsl.w	r7, r7, sl
 8003a5e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8003a60:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a62:	00e5      	lsls	r5, r4, #3
 8003a64:	d569      	bpl.n	8003b3a <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a66:	f04f 0b00 	mov.w	fp, #0
 8003a6a:	f8cd b00c 	str.w	fp, [sp, #12]
 8003a6e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a72:	4d3f      	ldr	r5, [pc, #252]	; (8003b70 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a74:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8003a78:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8003a7c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8003a80:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8003a84:	9703      	str	r7, [sp, #12]
 8003a86:	9f03      	ldr	r7, [sp, #12]
 8003a88:	f023 0703 	bic.w	r7, r3, #3
 8003a8c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8003a90:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a94:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003a98:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a9c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003aa0:	f04f 0e0f 	mov.w	lr, #15
 8003aa4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aa8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aaa:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aae:	d04b      	beq.n	8003b48 <HAL_GPIO_Init+0x1a4>
 8003ab0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ab4:	42a8      	cmp	r0, r5
 8003ab6:	d049      	beq.n	8003b4c <HAL_GPIO_Init+0x1a8>
 8003ab8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003abc:	42a8      	cmp	r0, r5
 8003abe:	d047      	beq.n	8003b50 <HAL_GPIO_Init+0x1ac>
 8003ac0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ac4:	42a8      	cmp	r0, r5
 8003ac6:	d045      	beq.n	8003b54 <HAL_GPIO_Init+0x1b0>
 8003ac8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003acc:	42a8      	cmp	r0, r5
 8003ace:	d043      	beq.n	8003b58 <HAL_GPIO_Init+0x1b4>
 8003ad0:	4548      	cmp	r0, r9
 8003ad2:	d043      	beq.n	8003b5c <HAL_GPIO_Init+0x1b8>
 8003ad4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003ad8:	42a8      	cmp	r0, r5
 8003ada:	d041      	beq.n	8003b60 <HAL_GPIO_Init+0x1bc>
 8003adc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ae0:	42a8      	cmp	r0, r5
 8003ae2:	d03f      	beq.n	8003b64 <HAL_GPIO_Init+0x1c0>
 8003ae4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ae8:	42a8      	cmp	r0, r5
 8003aea:	d03d      	beq.n	8003b68 <HAL_GPIO_Init+0x1c4>
 8003aec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003af0:	42a8      	cmp	r0, r5
 8003af2:	bf14      	ite	ne
 8003af4:	250a      	movne	r5, #10
 8003af6:	2509      	moveq	r5, #9
 8003af8:	fa05 f50c 	lsl.w	r5, r5, ip
 8003afc:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b00:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8003b02:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8003b04:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b06:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8003b0a:	bf0c      	ite	eq
 8003b0c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003b0e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8003b10:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8003b12:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b14:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8003b18:	bf0c      	ite	eq
 8003b1a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003b1c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8003b1e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b20:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b22:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8003b26:	bf0c      	ite	eq
 8003b28:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8003b2a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8003b2c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8003b2e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b30:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8003b32:	bf54      	ite	pl
 8003b34:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8003b36:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8003b38:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	2b10      	cmp	r3, #16
 8003b3e:	f47f af3c 	bne.w	80039ba <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8003b42:	b005      	add	sp, #20
 8003b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b48:	465d      	mov	r5, fp
 8003b4a:	e7d5      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b4c:	2501      	movs	r5, #1
 8003b4e:	e7d3      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b50:	2502      	movs	r5, #2
 8003b52:	e7d1      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b54:	2503      	movs	r5, #3
 8003b56:	e7cf      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b58:	2504      	movs	r5, #4
 8003b5a:	e7cd      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b5c:	2505      	movs	r5, #5
 8003b5e:	e7cb      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b60:	2506      	movs	r5, #6
 8003b62:	e7c9      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b64:	2507      	movs	r5, #7
 8003b66:	e7c7      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b68:	2508      	movs	r5, #8
 8003b6a:	e7c5      	b.n	8003af8 <HAL_GPIO_Init+0x154>
 8003b6c:	40013c00 	.word	0x40013c00
 8003b70:	40020000 	.word	0x40020000
 8003b74:	40023800 	.word	0x40023800
 8003b78:	40021400 	.word	0x40021400

08003b7c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b7c:	6903      	ldr	r3, [r0, #16]
 8003b7e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003b80:	bf14      	ite	ne
 8003b82:	2001      	movne	r0, #1
 8003b84:	2000      	moveq	r0, #0
 8003b86:	4770      	bx	lr

08003b88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b88:	b10a      	cbz	r2, 8003b8e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b8a:	6181      	str	r1, [r0, #24]
 8003b8c:	4770      	bx	lr
 8003b8e:	0409      	lsls	r1, r1, #16
 8003b90:	e7fb      	b.n	8003b8a <HAL_GPIO_WritePin+0x2>

08003b92 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003b92:	6943      	ldr	r3, [r0, #20]
 8003b94:	4059      	eors	r1, r3
 8003b96:	6141      	str	r1, [r0, #20]
 8003b98:	4770      	bx	lr
	...

08003b9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b9c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b9e:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003ba0:	6959      	ldr	r1, [r3, #20]
 8003ba2:	4201      	tst	r1, r0
 8003ba4:	d002      	beq.n	8003bac <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ba6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ba8:	f7fe ff26 	bl	80029f8 <HAL_GPIO_EXTI_Callback>
 8003bac:	bd08      	pop	{r3, pc}
 8003bae:	bf00      	nop
 8003bb0:	40013c00 	.word	0x40013c00

08003bb4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bb4:	6802      	ldr	r2, [r0, #0]
 8003bb6:	6953      	ldr	r3, [r2, #20]
 8003bb8:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8003bbc:	d00d      	beq.n	8003bda <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bbe:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8003bc2:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8003bc8:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8003bd2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8003bd6:	2001      	movs	r0, #1
 8003bd8:	4770      	bx	lr
  }
  return HAL_OK;
 8003bda:	4618      	mov	r0, r3
}
 8003bdc:	4770      	bx	lr

08003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8003bde:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003be2:	4604      	mov	r4, r0
 8003be4:	4617      	mov	r7, r2
 8003be6:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003be8:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8003bec:	b28e      	uxth	r6, r1
 8003bee:	6825      	ldr	r5, [r4, #0]
 8003bf0:	f1b8 0f01 	cmp.w	r8, #1
 8003bf4:	bf0c      	ite	eq
 8003bf6:	696b      	ldreq	r3, [r5, #20]
 8003bf8:	69ab      	ldrne	r3, [r5, #24]
 8003bfa:	ea36 0303 	bics.w	r3, r6, r3
 8003bfe:	bf14      	ite	ne
 8003c00:	2001      	movne	r0, #1
 8003c02:	2000      	moveq	r0, #0
 8003c04:	b908      	cbnz	r0, 8003c0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8003c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c0a:	696b      	ldr	r3, [r5, #20]
 8003c0c:	055a      	lsls	r2, r3, #21
 8003c0e:	d512      	bpl.n	8003c36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003c10:	682b      	ldr	r3, [r5, #0]
 8003c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c16:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c18:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8003c1c:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c1e:	2304      	movs	r3, #4
 8003c20:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8003c22:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8003c28:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8003c2c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8003c30:	2001      	movs	r0, #1
 8003c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003c36:	1c7b      	adds	r3, r7, #1
 8003c38:	d0d9      	beq.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003c3a:	b94f      	cbnz	r7, 8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c3c:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8003c3e:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c40:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8003c42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8003c46:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8003c4a:	2003      	movs	r0, #3
 8003c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003c50:	f7ff fc7c 	bl	800354c <HAL_GetTick>
 8003c54:	eba0 0009 	sub.w	r0, r0, r9
 8003c58:	4287      	cmp	r7, r0
 8003c5a:	d2c8      	bcs.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8003c5c:	e7ee      	b.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08003c5e <I2C_WaitOnFlagUntilTimeout>:
{
 8003c5e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c62:	9e08      	ldr	r6, [sp, #32]
 8003c64:	4604      	mov	r4, r0
 8003c66:	4690      	mov	r8, r2
 8003c68:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8003c6a:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8003c6e:	b28d      	uxth	r5, r1
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	f1b9 0f01 	cmp.w	r9, #1
 8003c76:	bf0c      	ite	eq
 8003c78:	695b      	ldreq	r3, [r3, #20]
 8003c7a:	699b      	ldrne	r3, [r3, #24]
 8003c7c:	ea35 0303 	bics.w	r3, r5, r3
 8003c80:	bf0c      	ite	eq
 8003c82:	2301      	moveq	r3, #1
 8003c84:	2300      	movne	r3, #0
 8003c86:	4543      	cmp	r3, r8
 8003c88:	d002      	beq.n	8003c90 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8003c8a:	2000      	movs	r0, #0
}
 8003c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003c90:	1c7b      	adds	r3, r7, #1
 8003c92:	d0ed      	beq.n	8003c70 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003c94:	b95f      	cbnz	r7, 8003cae <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c96:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8003c98:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c9a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8003c9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8003ca0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003ca4:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003cae:	f7ff fc4d 	bl	800354c <HAL_GetTick>
 8003cb2:	1b80      	subs	r0, r0, r6
 8003cb4:	4287      	cmp	r7, r0
 8003cb6:	d2db      	bcs.n	8003c70 <I2C_WaitOnFlagUntilTimeout+0x12>
 8003cb8:	e7ed      	b.n	8003c96 <I2C_WaitOnFlagUntilTimeout+0x38>

08003cba <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8003cba:	b570      	push	{r4, r5, r6, lr}
 8003cbc:	4604      	mov	r4, r0
 8003cbe:	460d      	mov	r5, r1
 8003cc0:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	061b      	lsls	r3, r3, #24
 8003cc8:	d501      	bpl.n	8003cce <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8003cca:	2000      	movs	r0, #0
 8003ccc:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cce:	4620      	mov	r0, r4
 8003cd0:	f7ff ff70 	bl	8003bb4 <I2C_IsAcknowledgeFailed>
 8003cd4:	b9a8      	cbnz	r0, 8003d02 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8003cd6:	1c6a      	adds	r2, r5, #1
 8003cd8:	d0f3      	beq.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003cda:	b965      	cbnz	r5, 8003cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cdc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cde:	f043 0320 	orr.w	r3, r3, #32
 8003ce2:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8003ce4:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8003cea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8003cee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003cf2:	2003      	movs	r0, #3
 8003cf4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003cf6:	f7ff fc29 	bl	800354c <HAL_GetTick>
 8003cfa:	1b80      	subs	r0, r0, r6
 8003cfc:	4285      	cmp	r5, r0
 8003cfe:	d2e0      	bcs.n	8003cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8003d00:	e7ec      	b.n	8003cdc <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8003d02:	2001      	movs	r0, #1
}
 8003d04:	bd70      	pop	{r4, r5, r6, pc}
	...

08003d08 <I2C_RequestMemoryRead>:
{
 8003d08:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003d0c:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003d0e:	6803      	ldr	r3, [r0, #0]
{
 8003d10:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003d12:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d22:	601a      	str	r2, [r3, #0]
{
 8003d24:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d26:	9500      	str	r5, [sp, #0]
 8003d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8003d30:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d32:	f7ff ff94 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 8003d36:	b980      	cbnz	r0, 8003d5a <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d38:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d3a:	492f      	ldr	r1, [pc, #188]	; (8003df8 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d3c:	b2ff      	uxtb	r7, r7
 8003d3e:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8003d42:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d44:	4620      	mov	r0, r4
 8003d46:	462b      	mov	r3, r5
 8003d48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d4a:	f7ff ff48 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d4e:	b140      	cbz	r0, 8003d62 <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d52:	2b04      	cmp	r3, #4
 8003d54:	d101      	bne.n	8003d5a <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8003d56:	2001      	movs	r0, #1
 8003d58:	e000      	b.n	8003d5c <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8003d5a:	2003      	movs	r0, #3
}
 8003d5c:	b004      	add	sp, #16
 8003d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	9003      	str	r0, [sp, #12]
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	9203      	str	r2, [sp, #12]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d6e:	462a      	mov	r2, r5
 8003d70:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d72:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d74:	4620      	mov	r0, r4
 8003d76:	f7ff ffa0 	bl	8003cba <I2C_WaitOnTXEFlagUntilTimeout>
 8003d7a:	b140      	cbz	r0, 8003d8e <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d1eb      	bne.n	8003d5a <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003d82:	6822      	ldr	r2, [r4, #0]
 8003d84:	6813      	ldr	r3, [r2, #0]
 8003d86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d8a:	6013      	str	r3, [r2, #0]
 8003d8c:	e7e3      	b.n	8003d56 <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d8e:	f1b8 0f01 	cmp.w	r8, #1
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	d124      	bne.n	8003de0 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d96:	b2f6      	uxtb	r6, r6
 8003d98:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9a:	462a      	mov	r2, r5
 8003d9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003d9e:	4620      	mov	r0, r4
 8003da0:	f7ff ff8b 	bl	8003cba <I2C_WaitOnTXEFlagUntilTimeout>
 8003da4:	4602      	mov	r2, r0
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d1e8      	bne.n	8003d7c <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8003daa:	6821      	ldr	r1, [r4, #0]
 8003dac:	680b      	ldr	r3, [r1, #0]
 8003dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db2:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003db4:	4620      	mov	r0, r4
 8003db6:	9500      	str	r5, [sp, #0]
 8003db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dbe:	f7ff ff4e 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 8003dc2:	2800      	cmp	r0, #0
 8003dc4:	d1c9      	bne.n	8003d5a <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dc6:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dca:	490b      	ldr	r1, [pc, #44]	; (8003df8 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dcc:	f047 0701 	orr.w	r7, r7, #1
 8003dd0:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	462b      	mov	r3, r5
 8003dd6:	f7ff ff02 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d1b8      	bne.n	8003d50 <I2C_RequestMemoryRead+0x48>
 8003dde:	e7bd      	b.n	8003d5c <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003de0:	0a32      	lsrs	r2, r6, #8
 8003de2:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003de6:	462a      	mov	r2, r5
 8003de8:	4620      	mov	r0, r4
 8003dea:	f7ff ff66 	bl	8003cba <I2C_WaitOnTXEFlagUntilTimeout>
 8003dee:	2800      	cmp	r0, #0
 8003df0:	d1c4      	bne.n	8003d7c <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	e7cf      	b.n	8003d96 <I2C_RequestMemoryRead+0x8e>
 8003df6:	bf00      	nop
 8003df8:	00010002 	.word	0x00010002

08003dfc <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8003dfc:	b570      	push	{r4, r5, r6, lr}
 8003dfe:	4604      	mov	r4, r0
 8003e00:	460d      	mov	r5, r1
 8003e02:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e04:	6820      	ldr	r0, [r4, #0]
 8003e06:	6943      	ldr	r3, [r0, #20]
 8003e08:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003e0c:	d001      	beq.n	8003e12 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8003e0e:	2000      	movs	r0, #0
}
 8003e10:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e12:	6942      	ldr	r2, [r0, #20]
 8003e14:	06d2      	lsls	r2, r2, #27
 8003e16:	d50b      	bpl.n	8003e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e18:	f06f 0210 	mvn.w	r2, #16
 8003e1c:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8003e1e:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e20:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003e22:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e26:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8003e28:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8003e2a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e30:	b95d      	cbnz	r5, 8003e4a <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e34:	f043 0320 	orr.w	r3, r3, #32
 8003e38:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8003e3a:	2320      	movs	r3, #32
 8003e3c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8003e40:	2300      	movs	r3, #0
 8003e42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8003e46:	2003      	movs	r0, #3
 8003e48:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e4a:	f7ff fb7f 	bl	800354c <HAL_GetTick>
 8003e4e:	1b80      	subs	r0, r0, r6
 8003e50:	4285      	cmp	r5, r0
 8003e52:	d2d7      	bcs.n	8003e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8003e54:	e7ed      	b.n	8003e32 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08003e56 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8003e56:	b570      	push	{r4, r5, r6, lr}
 8003e58:	4604      	mov	r4, r0
 8003e5a:	460d      	mov	r5, r1
 8003e5c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	075b      	lsls	r3, r3, #29
 8003e64:	d501      	bpl.n	8003e6a <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8003e66:	2000      	movs	r0, #0
 8003e68:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e6a:	4620      	mov	r0, r4
 8003e6c:	f7ff fea2 	bl	8003bb4 <I2C_IsAcknowledgeFailed>
 8003e70:	b9a8      	cbnz	r0, 8003e9e <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8003e72:	1c6a      	adds	r2, r5, #1
 8003e74:	d0f3      	beq.n	8003e5e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e76:	b965      	cbnz	r5, 8003e92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e7a:	f043 0320 	orr.w	r3, r3, #32
 8003e7e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8003e80:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e82:	2300      	movs	r3, #0
 8003e84:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8003e86:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8003e8a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003e8e:	2003      	movs	r0, #3
 8003e90:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e92:	f7ff fb5b 	bl	800354c <HAL_GetTick>
 8003e96:	1b80      	subs	r0, r0, r6
 8003e98:	4285      	cmp	r5, r0
 8003e9a:	d2e0      	bcs.n	8003e5e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8003e9c:	e7ec      	b.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8003e9e:	2001      	movs	r0, #1
}
 8003ea0:	bd70      	pop	{r4, r5, r6, pc}
	...

08003ea4 <HAL_I2C_Init>:
{
 8003ea4:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	d062      	beq.n	8003f72 <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003eac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003eb0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003eb4:	b91b      	cbnz	r3, 8003ebe <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8003eb6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003eba:	f7fe fa9f 	bl	80023fc <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8003ebe:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003ec0:	4e2d      	ldr	r6, [pc, #180]	; (8003f78 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8003ec2:	4d2e      	ldr	r5, [pc, #184]	; (8003f7c <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ec4:	2324      	movs	r3, #36	; 0x24
 8003ec6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003eca:	6813      	ldr	r3, [r2, #0]
 8003ecc:	f023 0301 	bic.w	r3, r3, #1
 8003ed0:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ed2:	f001 ff1f 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003ed6:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8003ed8:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003eda:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003ede:	42b3      	cmp	r3, r6
 8003ee0:	bf84      	itt	hi
 8003ee2:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8003ee6:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8003ee8:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003eea:	bf91      	iteee	ls
 8003eec:	1c69      	addls	r1, r5, #1
 8003eee:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8003ef2:	fbb1 f1f5 	udivhi	r1, r1, r5
 8003ef6:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003ef8:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003efa:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003efc:	d821      	bhi.n	8003f42 <HAL_I2C_Init+0x9e>
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	fbb0 f0f3 	udiv	r0, r0, r3
 8003f04:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003f08:	2b03      	cmp	r3, #3
 8003f0a:	bf98      	it	ls
 8003f0c:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f0e:	6a21      	ldr	r1, [r4, #32]
 8003f10:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003f12:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f14:	430b      	orrs	r3, r1
 8003f16:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8003f18:	68e1      	ldr	r1, [r4, #12]
 8003f1a:	6923      	ldr	r3, [r4, #16]
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8003f20:	69a1      	ldr	r1, [r4, #24]
 8003f22:	6963      	ldr	r3, [r4, #20]
 8003f24:	430b      	orrs	r3, r1
 8003f26:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8003f28:	6813      	ldr	r3, [r2, #0]
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f30:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8003f32:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f34:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f3a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8003f40:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003f42:	68a1      	ldr	r1, [r4, #8]
 8003f44:	b949      	cbnz	r1, 8003f5a <HAL_I2C_Init+0xb6>
 8003f46:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003f4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8003f4e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003f52:	b163      	cbz	r3, 8003f6e <HAL_I2C_Init+0xca>
 8003f54:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8003f58:	e7d9      	b.n	8003f0e <HAL_I2C_Init+0x6a>
 8003f5a:	2119      	movs	r1, #25
 8003f5c:	434b      	muls	r3, r1
 8003f5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003f62:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003f66:	b113      	cbz	r3, 8003f6e <HAL_I2C_Init+0xca>
 8003f68:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8003f6c:	e7cf      	b.n	8003f0e <HAL_I2C_Init+0x6a>
 8003f6e:	2001      	movs	r0, #1
 8003f70:	e7cd      	b.n	8003f0e <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8003f72:	2001      	movs	r0, #1
}
 8003f74:	bd70      	pop	{r4, r5, r6, pc}
 8003f76:	bf00      	nop
 8003f78:	000186a0 	.word	0x000186a0
 8003f7c:	000f4240 	.word	0x000f4240

08003f80 <HAL_I2C_Master_Transmit>:
{
 8003f80:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003f84:	4604      	mov	r4, r0
 8003f86:	461f      	mov	r7, r3
 8003f88:	460d      	mov	r5, r1
 8003f8a:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8003f8c:	f7ff fade 	bl	800354c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003f90:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003f94:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8003f96:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003f98:	d004      	beq.n	8003fa4 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8003f9a:	2502      	movs	r5, #2
}
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	b004      	add	sp, #16
 8003fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fa4:	9000      	str	r0, [sp, #0]
 8003fa6:	2319      	movs	r3, #25
 8003fa8:	2201      	movs	r2, #1
 8003faa:	495d      	ldr	r1, [pc, #372]	; (8004120 <HAL_I2C_Master_Transmit+0x1a0>)
 8003fac:	4620      	mov	r0, r4
 8003fae:	f7ff fe56 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d1f1      	bne.n	8003f9a <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8003fb6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d0ed      	beq.n	8003f9a <HAL_I2C_Master_Transmit+0x1a>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8003fca:	bf5e      	ittt	pl
 8003fcc:	681a      	ldrpl	r2, [r3, #0]
 8003fce:	f042 0201 	orrpl.w	r2, r2, #1
 8003fd2:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fda:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fdc:	2221      	movs	r2, #33	; 0x21
 8003fde:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003fe2:	2210      	movs	r2, #16
 8003fe4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe8:	2200      	movs	r2, #0
 8003fea:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fec:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8003ff0:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ff2:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003ff4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ff6:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ff8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8003ffa:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ffe:	2a04      	cmp	r2, #4
 8004000:	d004      	beq.n	800400c <HAL_I2C_Master_Transmit+0x8c>
 8004002:	2a01      	cmp	r2, #1
 8004004:	d002      	beq.n	800400c <HAL_I2C_Master_Transmit+0x8c>
 8004006:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800400a:	d104      	bne.n	8004016 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	e002      	b.n	800401c <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004016:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004018:	2a12      	cmp	r2, #18
 800401a:	d0f7      	beq.n	800400c <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800401c:	9600      	str	r6, [sp, #0]
 800401e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004020:	2200      	movs	r2, #0
 8004022:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004026:	4620      	mov	r0, r4
 8004028:	f7ff fe19 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 800402c:	bb28      	cbnz	r0, 800407a <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800402e:	6923      	ldr	r3, [r4, #16]
 8004030:	6822      	ldr	r2, [r4, #0]
 8004032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004036:	d112      	bne.n	800405e <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004038:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 800403c:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800403e:	4633      	mov	r3, r6
 8004040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004042:	4938      	ldr	r1, [pc, #224]	; (8004124 <HAL_I2C_Master_Transmit+0x1a4>)
 8004044:	4620      	mov	r0, r4
 8004046:	f7ff fdca 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404a:	4605      	mov	r5, r0
 800404c:	b9a0      	cbnz	r0, 8004078 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	9003      	str	r0, [sp, #12]
 8004052:	695a      	ldr	r2, [r3, #20]
 8004054:	9203      	str	r2, [sp, #12]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	9303      	str	r3, [sp, #12]
 800405a:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 800405c:	e050      	b.n	8004100 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800405e:	11eb      	asrs	r3, r5, #7
 8004060:	f003 0306 	and.w	r3, r3, #6
 8004064:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8004068:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800406a:	492f      	ldr	r1, [pc, #188]	; (8004128 <HAL_I2C_Master_Transmit+0x1a8>)
 800406c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800406e:	4633      	mov	r3, r6
 8004070:	4620      	mov	r0, r4
 8004072:	f7ff fdb4 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004076:	b148      	cbz	r0, 800408c <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004078:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800407a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800407c:	2b04      	cmp	r3, #4
 800407e:	f04f 0300 	mov.w	r3, #0
 8004082:	d107      	bne.n	8004094 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8004084:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8004088:	2501      	movs	r5, #1
 800408a:	e787      	b.n	8003f9c <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	b2ed      	uxtb	r5, r5
 8004090:	611d      	str	r5, [r3, #16]
 8004092:	e7d4      	b.n	800403e <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8004094:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8004098:	2503      	movs	r5, #3
 800409a:	e77f      	b.n	8003f9c <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800409c:	4632      	mov	r2, r6
 800409e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80040a0:	4620      	mov	r0, r4
 80040a2:	f7ff fe0a 	bl	8003cba <I2C_WaitOnTXEFlagUntilTimeout>
 80040a6:	b140      	cbz	r0, 80040ba <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d1f4      	bne.n	8004098 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80040ae:	6822      	ldr	r2, [r4, #0]
 80040b0:	6813      	ldr	r3, [r2, #0]
 80040b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	e7e6      	b.n	8004088 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80040ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80040bc:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 80040be:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80040c0:	1c4b      	adds	r3, r1, #1
 80040c2:	6263      	str	r3, [r4, #36]	; 0x24
 80040c4:	780b      	ldrb	r3, [r1, #0]
 80040c6:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 80040c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040d0:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 80040d2:	1e53      	subs	r3, r2, #1
 80040d4:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040d6:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 80040d8:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040da:	d50a      	bpl.n	80040f2 <HAL_I2C_Master_Transmit+0x172>
 80040dc:	b14b      	cbz	r3, 80040f2 <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80040de:	1c8b      	adds	r3, r1, #2
 80040e0:	6263      	str	r3, [r4, #36]	; 0x24
 80040e2:	784b      	ldrb	r3, [r1, #1]
 80040e4:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 80040e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040e8:	3b01      	subs	r3, #1
 80040ea:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80040ec:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 80040ee:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80040f0:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f2:	4632      	mov	r2, r6
 80040f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80040f6:	4620      	mov	r0, r4
 80040f8:	f7ff fead 	bl	8003e56 <I2C_WaitOnBTFFlagUntilTimeout>
 80040fc:	2800      	cmp	r0, #0
 80040fe:	d1d3      	bne.n	80040a8 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8004100:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1ca      	bne.n	800409c <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004106:	6821      	ldr	r1, [r4, #0]
 8004108:	680a      	ldr	r2, [r1, #0]
 800410a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004110:	2220      	movs	r2, #32
 8004112:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8004116:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800411a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800411e:	e73d      	b.n	8003f9c <HAL_I2C_Master_Transmit+0x1c>
 8004120:	00100002 	.word	0x00100002
 8004124:	00010002 	.word	0x00010002
 8004128:	00010008 	.word	0x00010008

0800412c <HAL_I2C_Master_Receive>:
{
 800412c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004130:	4604      	mov	r4, r0
 8004132:	b089      	sub	sp, #36	; 0x24
 8004134:	4698      	mov	r8, r3
 8004136:	460d      	mov	r5, r1
 8004138:	4691      	mov	r9, r2
 800413a:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 800413c:	f7ff fa06 	bl	800354c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004140:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004144:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8004146:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004148:	d004      	beq.n	8004154 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 800414a:	2502      	movs	r5, #2
}
 800414c:	4628      	mov	r0, r5
 800414e:	b009      	add	sp, #36	; 0x24
 8004150:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004154:	9000      	str	r0, [sp, #0]
 8004156:	2319      	movs	r3, #25
 8004158:	2201      	movs	r2, #1
 800415a:	499c      	ldr	r1, [pc, #624]	; (80043cc <HAL_I2C_Master_Receive+0x2a0>)
 800415c:	4620      	mov	r0, r4
 800415e:	f7ff fd7e 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 8004162:	2800      	cmp	r0, #0
 8004164:	d1f1      	bne.n	800414a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8004166:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800416a:	2b01      	cmp	r3, #1
 800416c:	d0ed      	beq.n	800414a <HAL_I2C_Master_Receive+0x1e>
 800416e:	2301      	movs	r3, #1
 8004170:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004174:	6823      	ldr	r3, [r4, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800417a:	bf5e      	ittt	pl
 800417c:	681a      	ldrpl	r2, [r3, #0]
 800417e:	f042 0201 	orrpl.w	r2, r2, #1
 8004182:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800418a:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800418c:	2222      	movs	r2, #34	; 0x22
 800418e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004192:	2210      	movs	r2, #16
 8004194:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004198:	2200      	movs	r2, #0
 800419a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800419c:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 80041a0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041a4:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80041a6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80041a8:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80041ac:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 80041ae:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80041b2:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041b6:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80041b8:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041ba:	d004      	beq.n	80041c6 <HAL_I2C_Master_Receive+0x9a>
 80041bc:	2a01      	cmp	r2, #1
 80041be:	d002      	beq.n	80041c6 <HAL_I2C_Master_Receive+0x9a>
 80041c0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80041c4:	d104      	bne.n	80041d0 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e002      	b.n	80041d6 <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80041d0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80041d2:	2a11      	cmp	r2, #17
 80041d4:	d0f7      	beq.n	80041c6 <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041d6:	9600      	str	r6, [sp, #0]
 80041d8:	463b      	mov	r3, r7
 80041da:	2200      	movs	r2, #0
 80041dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041e0:	4620      	mov	r0, r4
 80041e2:	f7ff fd3c 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 80041e6:	2800      	cmp	r0, #0
 80041e8:	d14a      	bne.n	8004280 <HAL_I2C_Master_Receive+0x154>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041ea:	6923      	ldr	r3, [r4, #16]
 80041ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	d136      	bne.n	8004262 <HAL_I2C_Master_Receive+0x136>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80041f4:	f045 0501 	orr.w	r5, r5, #1
 80041f8:	b2ed      	uxtb	r5, r5
 80041fa:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041fc:	4633      	mov	r3, r6
 80041fe:	463a      	mov	r2, r7
 8004200:	4973      	ldr	r1, [pc, #460]	; (80043d0 <HAL_I2C_Master_Receive+0x2a4>)
 8004202:	4620      	mov	r0, r4
 8004204:	f7ff fceb 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004208:	4605      	mov	r5, r0
 800420a:	2800      	cmp	r0, #0
 800420c:	d137      	bne.n	800427e <HAL_I2C_Master_Receive+0x152>
    if(hi2c->XferSize == 0U)
 800420e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	2a00      	cmp	r2, #0
 8004214:	d066      	beq.n	80042e4 <HAL_I2C_Master_Receive+0x1b8>
    else if(hi2c->XferSize == 1U)
 8004216:	2a01      	cmp	r2, #1
 8004218:	d177      	bne.n	800430a <HAL_I2C_Master_Receive+0x1de>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004220:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004222:	9504      	str	r5, [sp, #16]
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	9204      	str	r2, [sp, #16]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	9204      	str	r2, [sp, #16]
 800422c:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004234:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004236:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80043d8 <HAL_I2C_Master_Receive+0x2ac>
    while(hi2c->XferSize > 0U)
 800423a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800423c:	2b00      	cmp	r3, #0
 800423e:	d05b      	beq.n	80042f8 <HAL_I2C_Master_Receive+0x1cc>
      if(hi2c->XferSize <= 3U)
 8004240:	2b03      	cmp	r3, #3
 8004242:	f200 80cb 	bhi.w	80043dc <HAL_I2C_Master_Receive+0x2b0>
        if(hi2c->XferSize == 1U)
 8004246:	2b01      	cmp	r3, #1
 8004248:	d17a      	bne.n	8004340 <HAL_I2C_Master_Receive+0x214>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800424a:	4632      	mov	r2, r6
 800424c:	4639      	mov	r1, r7
 800424e:	4620      	mov	r0, r4
 8004250:	f7ff fdd4 	bl	8003dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004254:	2800      	cmp	r0, #0
 8004256:	f000 8090 	beq.w	800437a <HAL_I2C_Master_Receive+0x24e>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800425a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800425c:	2b20      	cmp	r3, #32
 800425e:	d116      	bne.n	800428e <HAL_I2C_Master_Receive+0x162>
 8004260:	e03e      	b.n	80042e0 <HAL_I2C_Master_Receive+0x1b4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004262:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8004266:	f008 0806 	and.w	r8, r8, #6
 800426a:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 800426e:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004270:	4958      	ldr	r1, [pc, #352]	; (80043d4 <HAL_I2C_Master_Receive+0x2a8>)
 8004272:	4633      	mov	r3, r6
 8004274:	463a      	mov	r2, r7
 8004276:	4620      	mov	r0, r4
 8004278:	f7ff fcb1 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800427c:	b148      	cbz	r0, 8004292 <HAL_I2C_Master_Receive+0x166>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800427e:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004282:	2b04      	cmp	r3, #4
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	d128      	bne.n	80042dc <HAL_I2C_Master_Receive+0x1b0>
        __HAL_UNLOCK(hi2c);
 800428a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 800428e:	2501      	movs	r5, #1
 8004290:	e75c      	b.n	800414c <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004292:	6823      	ldr	r3, [r4, #0]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004294:	494e      	ldr	r1, [pc, #312]	; (80043d0 <HAL_I2C_Master_Receive+0x2a4>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004296:	b2ed      	uxtb	r5, r5
 8004298:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800429a:	463a      	mov	r2, r7
 800429c:	4633      	mov	r3, r6
 800429e:	4620      	mov	r0, r4
 80042a0:	f7ff fc9d 	bl	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042a4:	4602      	mov	r2, r0
 80042a6:	2800      	cmp	r0, #0
 80042a8:	d1e9      	bne.n	800427e <HAL_I2C_Master_Receive+0x152>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	9007      	str	r0, [sp, #28]
 80042ae:	6959      	ldr	r1, [r3, #20]
 80042b0:	9107      	str	r1, [sp, #28]
 80042b2:	6999      	ldr	r1, [r3, #24]
 80042b4:	9107      	str	r1, [sp, #28]
 80042b6:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042b8:	6819      	ldr	r1, [r3, #0]
 80042ba:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80042be:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042c0:	4620      	mov	r0, r4
 80042c2:	9600      	str	r6, [sp, #0]
 80042c4:	463b      	mov	r3, r7
 80042c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042ca:	f7ff fcc8 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 80042ce:	2800      	cmp	r0, #0
 80042d0:	d1d6      	bne.n	8004280 <HAL_I2C_Master_Receive+0x154>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80042d2:	6822      	ldr	r2, [r4, #0]
 80042d4:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 80042d8:	6113      	str	r3, [r2, #16]
 80042da:	e78f      	b.n	80041fc <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 80042dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 80042e0:	2503      	movs	r5, #3
 80042e2:	e733      	b.n	800414c <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042e4:	9503      	str	r5, [sp, #12]
 80042e6:	695a      	ldr	r2, [r3, #20]
 80042e8:	9203      	str	r2, [sp, #12]
 80042ea:	699a      	ldr	r2, [r3, #24]
 80042ec:	9203      	str	r2, [sp, #12]
 80042ee:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042f6:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80042f8:	2320      	movs	r3, #32
 80042fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fe:	2300      	movs	r3, #0
 8004300:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8004304:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8004308:	e720      	b.n	800414c <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 800430a:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800430c:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 800430e:	d10d      	bne.n	800432c <HAL_I2C_Master_Receive+0x200>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004310:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004314:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800431c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431e:	9505      	str	r5, [sp, #20]
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	9205      	str	r2, [sp, #20]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	9305      	str	r3, [sp, #20]
 8004328:	9b05      	ldr	r3, [sp, #20]
 800432a:	e784      	b.n	8004236 <HAL_I2C_Master_Receive+0x10a>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800432c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004330:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004332:	9506      	str	r5, [sp, #24]
 8004334:	695a      	ldr	r2, [r3, #20]
 8004336:	9206      	str	r2, [sp, #24]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	9306      	str	r3, [sp, #24]
 800433c:	9b06      	ldr	r3, [sp, #24]
 800433e:	e77a      	b.n	8004236 <HAL_I2C_Master_Receive+0x10a>
        else if(hi2c->XferSize == 2U)
 8004340:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004342:	9600      	str	r6, [sp, #0]
 8004344:	463b      	mov	r3, r7
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	4641      	mov	r1, r8
 800434c:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 800434e:	d122      	bne.n	8004396 <HAL_I2C_Master_Receive+0x26a>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004350:	f7ff fc85 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 8004354:	2800      	cmp	r0, #0
 8004356:	d1c3      	bne.n	80042e0 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004360:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004362:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	1c51      	adds	r1, r2, #1
 8004368:	6261      	str	r1, [r4, #36]	; 0x24
 800436a:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 800436c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800436e:	3b01      	subs	r3, #1
 8004370:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004372:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004374:	3b01      	subs	r3, #1
 8004376:	b29b      	uxth	r3, r3
 8004378:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800437a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	6262      	str	r2, [r4, #36]	; 0x24
 8004380:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004382:	6912      	ldr	r2, [r2, #16]
 8004384:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004386:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004388:	3b01      	subs	r3, #1
 800438a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800438c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800438e:	3b01      	subs	r3, #1
 8004390:	b29b      	uxth	r3, r3
 8004392:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004394:	e751      	b.n	800423a <HAL_I2C_Master_Receive+0x10e>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004396:	f7ff fc62 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 800439a:	4602      	mov	r2, r0
 800439c:	2800      	cmp	r0, #0
 800439e:	d19f      	bne.n	80042e0 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	6819      	ldr	r1, [r3, #0]
 80043a4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80043a8:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80043aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	1c48      	adds	r0, r1, #1
 80043b0:	6260      	str	r0, [r4, #36]	; 0x24
 80043b2:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 80043b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043b6:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 80043b8:	3b01      	subs	r3, #1
 80043ba:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80043bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80043be:	3b01      	subs	r3, #1
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043c4:	4641      	mov	r1, r8
 80043c6:	463b      	mov	r3, r7
 80043c8:	4620      	mov	r0, r4
 80043ca:	e7c1      	b.n	8004350 <HAL_I2C_Master_Receive+0x224>
 80043cc:	00100002 	.word	0x00100002
 80043d0:	00010002 	.word	0x00010002
 80043d4:	00010008 	.word	0x00010008
 80043d8:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80043dc:	4632      	mov	r2, r6
 80043de:	4639      	mov	r1, r7
 80043e0:	4620      	mov	r0, r4
 80043e2:	f7ff fd0b 	bl	8003dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	f47f af37 	bne.w	800425a <HAL_I2C_Master_Receive+0x12e>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80043ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	6262      	str	r2, [r4, #36]	; 0x24
 80043f2:	6822      	ldr	r2, [r4, #0]
 80043f4:	6912      	ldr	r2, [r2, #16]
 80043f6:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80043f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043fa:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 80043fc:	3b01      	subs	r3, #1
 80043fe:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8004400:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004402:	3b01      	subs	r3, #1
 8004404:	b29b      	uxth	r3, r3
 8004406:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004408:	6953      	ldr	r3, [r2, #20]
 800440a:	075b      	lsls	r3, r3, #29
 800440c:	f57f af15 	bpl.w	800423a <HAL_I2C_Master_Receive+0x10e>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004410:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004412:	1c59      	adds	r1, r3, #1
 8004414:	6261      	str	r1, [r4, #36]	; 0x24
 8004416:	e7b4      	b.n	8004382 <HAL_I2C_Master_Receive+0x256>

08004418 <HAL_I2C_Mem_Read>:
{
 8004418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800441c:	4604      	mov	r4, r0
 800441e:	b086      	sub	sp, #24
 8004420:	469a      	mov	sl, r3
 8004422:	460d      	mov	r5, r1
 8004424:	4691      	mov	r9, r2
 8004426:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8004428:	f7ff f890 	bl	800354c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 800442c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004430:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8004432:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004434:	d004      	beq.n	8004440 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8004436:	2502      	movs	r5, #2
}
 8004438:	4628      	mov	r0, r5
 800443a:	b006      	add	sp, #24
 800443c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004440:	9000      	str	r0, [sp, #0]
 8004442:	2319      	movs	r3, #25
 8004444:	2201      	movs	r2, #1
 8004446:	4979      	ldr	r1, [pc, #484]	; (800462c <HAL_I2C_Mem_Read+0x214>)
 8004448:	4620      	mov	r0, r4
 800444a:	f7ff fc08 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 800444e:	2800      	cmp	r0, #0
 8004450:	d1f1      	bne.n	8004436 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8004452:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8004456:	2b01      	cmp	r3, #1
 8004458:	d0ed      	beq.n	8004436 <HAL_I2C_Mem_Read+0x1e>
 800445a:	2301      	movs	r3, #1
 800445c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8004466:	bf5e      	ittt	pl
 8004468:	681a      	ldrpl	r2, [r3, #0]
 800446a:	f042 0201 	orrpl.w	r2, r2, #1
 800446e:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004476:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004478:	2322      	movs	r3, #34	; 0x22
 800447a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800447e:	2340      	movs	r3, #64	; 0x40
 8004480:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8004484:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004486:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004488:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 800448c:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004490:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004494:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004496:	4b66      	ldr	r3, [pc, #408]	; (8004630 <HAL_I2C_Mem_Read+0x218>)
 8004498:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800449a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800449c:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800449e:	4629      	mov	r1, r5
 80044a0:	9601      	str	r6, [sp, #4]
 80044a2:	9700      	str	r7, [sp, #0]
 80044a4:	4653      	mov	r3, sl
 80044a6:	464a      	mov	r2, r9
 80044a8:	4620      	mov	r0, r4
 80044aa:	f7ff fc2d 	bl	8003d08 <I2C_RequestMemoryRead>
 80044ae:	4605      	mov	r5, r0
 80044b0:	b130      	cbz	r0, 80044c0 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80044b4:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d13a      	bne.n	8004532 <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 80044bc:	2501      	movs	r5, #1
 80044be:	e7bb      	b.n	8004438 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 80044c0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	b992      	cbnz	r2, 80044ec <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c6:	9002      	str	r0, [sp, #8]
 80044c8:	695a      	ldr	r2, [r3, #20]
 80044ca:	9202      	str	r2, [sp, #8]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	9202      	str	r2, [sp, #8]
 80044d0:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044d8:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80044da:	2320      	movs	r3, #32
 80044dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e0:	2300      	movs	r3, #0
 80044e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80044e6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80044ea:	e7a5      	b.n	8004438 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 80044ec:	2a01      	cmp	r2, #1
 80044ee:	d122      	bne.n	8004536 <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044f8:	9003      	str	r0, [sp, #12]
 80044fa:	695a      	ldr	r2, [r3, #20]
 80044fc:	9203      	str	r2, [sp, #12]
 80044fe:	699a      	ldr	r2, [r3, #24]
 8004500:	9203      	str	r2, [sp, #12]
 8004502:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800450a:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800450c:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8004634 <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 8004510:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0e1      	beq.n	80044da <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 8004516:	2b03      	cmp	r3, #3
 8004518:	d86b      	bhi.n	80045f2 <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 800451a:	2b01      	cmp	r3, #1
 800451c:	d123      	bne.n	8004566 <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800451e:	4632      	mov	r2, r6
 8004520:	4639      	mov	r1, r7
 8004522:	4620      	mov	r0, r4
 8004524:	f7ff fc6a 	bl	8003dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004528:	2800      	cmp	r0, #0
 800452a:	d039      	beq.n	80045a0 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800452c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800452e:	2b20      	cmp	r3, #32
 8004530:	d1c4      	bne.n	80044bc <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 8004532:	2503      	movs	r5, #3
 8004534:	e780      	b.n	8004438 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8004536:	2a02      	cmp	r2, #2
 8004538:	d10e      	bne.n	8004558 <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004540:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004548:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800454a:	9004      	str	r0, [sp, #16]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	9204      	str	r2, [sp, #16]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	9304      	str	r3, [sp, #16]
 8004554:	9b04      	ldr	r3, [sp, #16]
 8004556:	e7d9      	b.n	800450c <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004558:	9005      	str	r0, [sp, #20]
 800455a:	695a      	ldr	r2, [r3, #20]
 800455c:	9205      	str	r2, [sp, #20]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	9305      	str	r3, [sp, #20]
 8004562:	9b05      	ldr	r3, [sp, #20]
 8004564:	e7d2      	b.n	800450c <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 8004566:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004568:	9600      	str	r6, [sp, #0]
 800456a:	463b      	mov	r3, r7
 800456c:	f04f 0200 	mov.w	r2, #0
 8004570:	4641      	mov	r1, r8
 8004572:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8004574:	d122      	bne.n	80045bc <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004576:	f7ff fb72 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 800457a:	2800      	cmp	r0, #0
 800457c:	d1d9      	bne.n	8004532 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800457e:	6823      	ldr	r3, [r4, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004586:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004588:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	1c51      	adds	r1, r2, #1
 800458e:	6261      	str	r1, [r4, #36]	; 0x24
 8004590:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8004592:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004594:	3b01      	subs	r3, #1
 8004596:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004598:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800459a:	3b01      	subs	r3, #1
 800459c:	b29b      	uxth	r3, r3
 800459e:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80045a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	6262      	str	r2, [r4, #36]	; 0x24
 80045a6:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80045a8:	6912      	ldr	r2, [r2, #16]
 80045aa:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80045ac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80045ae:	3b01      	subs	r3, #1
 80045b0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80045b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	8563      	strh	r3, [r4, #42]	; 0x2a
 80045ba:	e7a9      	b.n	8004510 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045bc:	f7ff fb4f 	bl	8003c5e <I2C_WaitOnFlagUntilTimeout>
 80045c0:	4602      	mov	r2, r0
 80045c2:	2800      	cmp	r0, #0
 80045c4:	d1b5      	bne.n	8004532 <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	6819      	ldr	r1, [r3, #0]
 80045ca:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80045ce:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80045d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	1c48      	adds	r0, r1, #1
 80045d6:	6260      	str	r0, [r4, #36]	; 0x24
 80045d8:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 80045da:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045dc:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 80045de:	3b01      	subs	r3, #1
 80045e0:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80045e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045ea:	4641      	mov	r1, r8
 80045ec:	463b      	mov	r3, r7
 80045ee:	4620      	mov	r0, r4
 80045f0:	e7c1      	b.n	8004576 <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f2:	4632      	mov	r2, r6
 80045f4:	4639      	mov	r1, r7
 80045f6:	4620      	mov	r0, r4
 80045f8:	f7ff fc00 	bl	8003dfc <I2C_WaitOnRXNEFlagUntilTimeout>
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d195      	bne.n	800452c <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	6262      	str	r2, [r4, #36]	; 0x24
 8004606:	6822      	ldr	r2, [r4, #0]
 8004608:	6912      	ldr	r2, [r2, #16]
 800460a:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 800460c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800460e:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8004610:	3b01      	subs	r3, #1
 8004612:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8004614:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004616:	3b01      	subs	r3, #1
 8004618:	b29b      	uxth	r3, r3
 800461a:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800461c:	6953      	ldr	r3, [r2, #20]
 800461e:	075b      	lsls	r3, r3, #29
 8004620:	f57f af76 	bpl.w	8004510 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004624:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004626:	1c59      	adds	r1, r3, #1
 8004628:	6261      	str	r1, [r4, #36]	; 0x24
 800462a:	e7bd      	b.n	80045a8 <HAL_I2C_Mem_Read+0x190>
 800462c:	00100002 	.word	0x00100002
 8004630:	ffff0000 	.word	0xffff0000
 8004634:	00010004 	.word	0x00010004

08004638 <HAL_I2C_MasterTxCpltCallback>:
 8004638:	4770      	bx	lr

0800463a <HAL_I2C_MasterRxCpltCallback>:
 800463a:	4770      	bx	lr

0800463c <HAL_I2C_SlaveTxCpltCallback>:
 800463c:	4770      	bx	lr

0800463e <HAL_I2C_SlaveRxCpltCallback>:
 800463e:	4770      	bx	lr

08004640 <HAL_I2C_AddrCallback>:
{
 8004640:	4770      	bx	lr

08004642 <HAL_I2C_ListenCpltCallback>:
 8004642:	4770      	bx	lr

08004644 <HAL_I2C_MemTxCpltCallback>:
 8004644:	4770      	bx	lr

08004646 <HAL_I2C_MemRxCpltCallback>:
 8004646:	4770      	bx	lr

08004648 <HAL_I2C_ErrorCallback>:
 8004648:	4770      	bx	lr

0800464a <HAL_I2C_AbortCpltCallback>:
{
 800464a:	4770      	bx	lr

0800464c <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 800464c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004650:	3b29      	subs	r3, #41	; 0x29
 8004652:	2b01      	cmp	r3, #1
{
 8004654:	b510      	push	{r4, lr}
 8004656:	6803      	ldr	r3, [r0, #0]
 8004658:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800465a:	d839      	bhi.n	80046d0 <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 800465c:	2200      	movs	r2, #0
 800465e:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004660:	2228      	movs	r2, #40	; 0x28
 8004662:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800466c:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004674:	d054      	beq.n	8004720 <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004676:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004678:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800467a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800467e:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004680:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8004684:	2b01      	cmp	r3, #1
 8004686:	4b39      	ldr	r3, [pc, #228]	; (800476c <I2C_ITError+0x120>)
 8004688:	d031      	beq.n	80046ee <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800468a:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800468c:	f7ff f8be 	bl	800380c <HAL_DMA_Abort_IT>
 8004690:	b150      	cbz	r0, 80046a8 <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 8004692:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004694:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8004696:	6813      	ldr	r3, [r2, #0]
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800469e:	2320      	movs	r3, #32
 80046a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80046a4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80046a6:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80046a8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80046ac:	2b28      	cmp	r3, #40	; 0x28
 80046ae:	d10e      	bne.n	80046ce <I2C_ITError+0x82>
 80046b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046b2:	075b      	lsls	r3, r3, #29
 80046b4:	d50b      	bpl.n	80046ce <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046b6:	4b2e      	ldr	r3, [pc, #184]	; (8004770 <I2C_ITError+0x124>)
 80046b8:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80046ba:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80046bc:	2300      	movs	r3, #0
 80046be:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80046c0:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80046c2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80046ca:	f7ff ffba 	bl	8004642 <HAL_I2C_ListenCpltCallback>
 80046ce:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80046d0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80046d4:	2a60      	cmp	r2, #96	; 0x60
 80046d6:	d005      	beq.n	80046e4 <I2C_ITError+0x98>
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 80046dc:	bf5c      	itt	pl
 80046de:	2220      	movpl	r2, #32
 80046e0:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80046e4:	2200      	movs	r2, #0
 80046e6:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80046ec:	e7bb      	b.n	8004666 <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80046ee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80046f0:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80046f2:	f7ff f88b 	bl	800380c <HAL_DMA_Abort_IT>
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d0d6      	beq.n	80046a8 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80046fa:	6822      	ldr	r2, [r4, #0]
 80046fc:	6953      	ldr	r3, [r2, #20]
 80046fe:	0658      	lsls	r0, r3, #25
 8004700:	d504      	bpl.n	800470c <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004702:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004704:	6912      	ldr	r2, [r2, #16]
 8004706:	1c59      	adds	r1, r3, #1
 8004708:	6261      	str	r1, [r4, #36]	; 0x24
 800470a:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 800470c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800470e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8004710:	6813      	ldr	r3, [r2, #0]
 8004712:	f023 0301 	bic.w	r3, r3, #1
 8004716:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004718:	2320      	movs	r3, #32
 800471a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800471e:	e7c1      	b.n	80046a4 <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004720:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004724:	2960      	cmp	r1, #96	; 0x60
 8004726:	d114      	bne.n	8004752 <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 8004728:	2120      	movs	r1, #32
 800472a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800472e:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004730:	695a      	ldr	r2, [r3, #20]
 8004732:	0651      	lsls	r1, r2, #25
 8004734:	d504      	bpl.n	8004740 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004736:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	1c51      	adds	r1, r2, #1
 800473c:	6261      	str	r1, [r4, #36]	; 0x24
 800473e:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8004740:	6822      	ldr	r2, [r4, #0]
 8004742:	6813      	ldr	r3, [r2, #0]
 8004744:	f023 0301 	bic.w	r3, r3, #1
 8004748:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800474a:	4620      	mov	r0, r4
 800474c:	f7ff ff7d 	bl	800464a <HAL_I2C_AbortCpltCallback>
 8004750:	e7aa      	b.n	80046a8 <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004752:	695a      	ldr	r2, [r3, #20]
 8004754:	0652      	lsls	r2, r2, #25
 8004756:	d504      	bpl.n	8004762 <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004758:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	1c51      	adds	r1, r2, #1
 800475e:	6261      	str	r1, [r4, #36]	; 0x24
 8004760:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8004762:	4620      	mov	r0, r4
 8004764:	f7ff ff70 	bl	8004648 <HAL_I2C_ErrorCallback>
 8004768:	e79e      	b.n	80046a8 <I2C_ITError+0x5c>
 800476a:	bf00      	nop
 800476c:	08004f7d 	.word	0x08004f7d
 8004770:	ffff0000 	.word	0xffff0000

08004774 <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004774:	6803      	ldr	r3, [r0, #0]
{
 8004776:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004778:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800477a:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 800477c:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 800477e:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8004782:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004784:	2c10      	cmp	r4, #16
{
 8004786:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004788:	d002      	beq.n	8004790 <HAL_I2C_EV_IRQHandler+0x1c>
 800478a:	2c40      	cmp	r4, #64	; 0x40
 800478c:	f040 8255 	bne.w	8004c3a <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004790:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8004794:	d066      	beq.n	8004864 <HAL_I2C_EV_IRQHandler+0xf0>
 8004796:	0597      	lsls	r7, r2, #22
 8004798:	d564      	bpl.n	8004864 <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800479a:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 800479e:	2c40      	cmp	r4, #64	; 0x40
 80047a0:	d143      	bne.n	800482a <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 80047a2:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80047a4:	2c00      	cmp	r4, #0
 80047a6:	d13b      	bne.n	8004820 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80047a8:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80047aa:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80047ae:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80047b0:	4e98      	ldr	r6, [pc, #608]	; (8004a14 <HAL_I2C_EV_IRQHandler+0x2a0>)
 80047b2:	4c99      	ldr	r4, [pc, #612]	; (8004a18 <HAL_I2C_EV_IRQHandler+0x2a4>)
 80047b4:	402e      	ands	r6, r5
 80047b6:	400c      	ands	r4, r1
 80047b8:	2e00      	cmp	r6, #0
 80047ba:	f000 819f 	beq.w	8004afc <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80047be:	4d97      	ldr	r5, [pc, #604]	; (8004a1c <HAL_I2C_EV_IRQHandler+0x2a8>)
 80047c0:	400d      	ands	r5, r1
 80047c2:	2d00      	cmp	r5, #0
 80047c4:	f000 8166 	beq.w	8004a94 <HAL_I2C_EV_IRQHandler+0x320>
 80047c8:	0555      	lsls	r5, r2, #21
 80047ca:	f140 8163 	bpl.w	8004a94 <HAL_I2C_EV_IRQHandler+0x320>
 80047ce:	2c00      	cmp	r4, #0
 80047d0:	f040 8160 	bne.w	8004a94 <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 80047d4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047d8:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 80047da:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047de:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 80047e0:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 80047e2:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047e4:	2d00      	cmp	r5, #0
 80047e6:	f040 8105 	bne.w	80049f4 <HAL_I2C_EV_IRQHandler+0x280>
 80047ea:	2a21      	cmp	r2, #33	; 0x21
 80047ec:	f040 8104 	bne.w	80049f8 <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047f0:	2c04      	cmp	r4, #4
 80047f2:	f000 816c 	beq.w	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
 80047f6:	2c08      	cmp	r4, #8
 80047f8:	f000 8169 	beq.w	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
 80047fc:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8004800:	f000 8165 	beq.w	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800480a:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800480c:	2311      	movs	r3, #17
 800480e:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004810:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004814:	2320      	movs	r3, #32
 8004816:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800481a:	f7ff ff0d 	bl	8004638 <HAL_I2C_MasterTxCpltCallback>
 800481e:	e0f6      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004820:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004822:	f044 0401 	orr.w	r4, r4, #1
 8004826:	b2e4      	uxtb	r4, r4
 8004828:	e7c1      	b.n	80047ae <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800482a:	6904      	ldr	r4, [r0, #16]
 800482c:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8004830:	d105      	bne.n	800483e <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8004832:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8004836:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004838:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 800483a:	d1f2      	bne.n	8004822 <HAL_I2C_EV_IRQHandler+0xae>
 800483c:	e7b5      	b.n	80047aa <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 800483e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8004840:	b934      	cbnz	r4, 8004850 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004842:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004844:	11e4      	asrs	r4, r4, #7
 8004846:	f004 0406 	and.w	r4, r4, #6
 800484a:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 800484e:	e7ae      	b.n	80047ae <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8004850:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8004852:	2c01      	cmp	r4, #1
 8004854:	d1ac      	bne.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004856:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004858:	11e4      	asrs	r4, r4, #7
 800485a:	f004 0406 	and.w	r4, r4, #6
 800485e:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 8004862:	e7a4      	b.n	80047ae <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004864:	4c6e      	ldr	r4, [pc, #440]	; (8004a20 <HAL_I2C_EV_IRQHandler+0x2ac>)
 8004866:	400c      	ands	r4, r1
 8004868:	b11c      	cbz	r4, 8004872 <HAL_I2C_EV_IRQHandler+0xfe>
 800486a:	0596      	lsls	r6, r2, #22
 800486c:	d501      	bpl.n	8004872 <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800486e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004870:	e7d9      	b.n	8004826 <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004872:	4c6c      	ldr	r4, [pc, #432]	; (8004a24 <HAL_I2C_EV_IRQHandler+0x2b0>)
 8004874:	400c      	ands	r4, r1
 8004876:	2c00      	cmp	r4, #0
 8004878:	d09a      	beq.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
 800487a:	0594      	lsls	r4, r2, #22
 800487c:	d598      	bpl.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 800487e:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004882:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8004884:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004888:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 800488c:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 800488e:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004890:	f040 80a8 	bne.w	80049e4 <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004894:	6d07      	ldr	r7, [r0, #80]	; 0x50
 8004896:	b947      	cbnz	r7, 80048aa <HAL_I2C_EV_IRQHandler+0x136>
 8004898:	2c40      	cmp	r4, #64	; 0x40
 800489a:	d106      	bne.n	80048aa <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489c:	9701      	str	r7, [sp, #4]
 800489e:	695c      	ldr	r4, [r3, #20]
 80048a0:	9401      	str	r4, [sp, #4]
 80048a2:	699c      	ldr	r4, [r3, #24]
 80048a4:	9401      	str	r4, [sp, #4]
 80048a6:	9c01      	ldr	r4, [sp, #4]
 80048a8:	e782      	b.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80048aa:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80048ac:	b98c      	cbnz	r4, 80048d2 <HAL_I2C_EV_IRQHandler+0x15e>
 80048ae:	6907      	ldr	r7, [r0, #16]
 80048b0:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 80048b4:	d10d      	bne.n	80048d2 <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048b6:	9402      	str	r4, [sp, #8]
 80048b8:	695c      	ldr	r4, [r3, #20]
 80048ba:	9402      	str	r4, [sp, #8]
 80048bc:	699c      	ldr	r4, [r3, #24]
 80048be:	9402      	str	r4, [sp, #8]
 80048c0:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80048c2:	681c      	ldr	r4, [r3, #0]
 80048c4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80048c8:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 80048ca:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80048cc:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 80048ce:	6504      	str	r4, [r0, #80]	; 0x50
 80048d0:	e76e      	b.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 80048d2:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80048d4:	b2a4      	uxth	r4, r4
 80048d6:	b954      	cbnz	r4, 80048ee <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d8:	9403      	str	r4, [sp, #12]
 80048da:	695c      	ldr	r4, [r3, #20]
 80048dc:	9403      	str	r4, [sp, #12]
 80048de:	699c      	ldr	r4, [r3, #24]
 80048e0:	9403      	str	r4, [sp, #12]
 80048e2:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80048e4:	681c      	ldr	r4, [r3, #0]
 80048e6:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80048ea:	601c      	str	r4, [r3, #0]
 80048ec:	e019      	b.n	8004922 <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 80048ee:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80048f0:	b2a4      	uxth	r4, r4
 80048f2:	2c01      	cmp	r4, #1
 80048f4:	d142      	bne.n	800497c <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80048f6:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 80048fa:	d11b      	bne.n	8004934 <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80048fc:	681c      	ldr	r4, [r3, #0]
 80048fe:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004902:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004904:	685c      	ldr	r4, [r3, #4]
 8004906:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 800490a:	d00c      	beq.n	8004926 <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800490c:	681c      	ldr	r4, [r3, #0]
 800490e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004912:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004914:	2400      	movs	r4, #0
 8004916:	9404      	str	r4, [sp, #16]
 8004918:	695c      	ldr	r4, [r3, #20]
 800491a:	9404      	str	r4, [sp, #16]
 800491c:	699c      	ldr	r4, [r3, #24]
 800491e:	9404      	str	r4, [sp, #16]
 8004920:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 8004922:	2400      	movs	r4, #0
 8004924:	e7d3      	b.n	80048ce <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004926:	9405      	str	r4, [sp, #20]
 8004928:	695c      	ldr	r4, [r3, #20]
 800492a:	9405      	str	r4, [sp, #20]
 800492c:	699c      	ldr	r4, [r3, #24]
 800492e:	9405      	str	r4, [sp, #20]
 8004930:	9c05      	ldr	r4, [sp, #20]
 8004932:	e7d7      	b.n	80048e4 <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004934:	2e04      	cmp	r6, #4
 8004936:	d015      	beq.n	8004964 <HAL_I2C_EV_IRQHandler+0x1f0>
 8004938:	2e08      	cmp	r6, #8
 800493a:	d013      	beq.n	8004964 <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 800493c:	f1be 0f12 	cmp.w	lr, #18
 8004940:	d010      	beq.n	8004964 <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8004942:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004944:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004946:	681c      	ldr	r4, [r3, #0]
 8004948:	bf14      	ite	ne
 800494a:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800494e:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8004952:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004954:	2400      	movs	r4, #0
 8004956:	9406      	str	r4, [sp, #24]
 8004958:	695c      	ldr	r4, [r3, #20]
 800495a:	9406      	str	r4, [sp, #24]
 800495c:	699c      	ldr	r4, [r3, #24]
 800495e:	9406      	str	r4, [sp, #24]
 8004960:	9c06      	ldr	r4, [sp, #24]
 8004962:	e7de      	b.n	8004922 <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004964:	681c      	ldr	r4, [r3, #0]
 8004966:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800496a:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800496c:	2400      	movs	r4, #0
 800496e:	9407      	str	r4, [sp, #28]
 8004970:	695c      	ldr	r4, [r3, #20]
 8004972:	9407      	str	r4, [sp, #28]
 8004974:	699c      	ldr	r4, [r3, #24]
 8004976:	9407      	str	r4, [sp, #28]
 8004978:	9c07      	ldr	r4, [sp, #28]
 800497a:	e7b3      	b.n	80048e4 <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 800497c:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 800497e:	b2a4      	uxth	r4, r4
 8004980:	2c02      	cmp	r4, #2
 8004982:	d11c      	bne.n	80049be <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8004984:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004986:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004988:	681c      	ldr	r4, [r3, #0]
 800498a:	bf1d      	ittte	ne
 800498c:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8004990:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004992:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004994:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004998:	bf18      	it	ne
 800499a:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800499e:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049a0:	685c      	ldr	r4, [r3, #4]
 80049a2:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80049a4:	bf42      	ittt	mi
 80049a6:	685c      	ldrmi	r4, [r3, #4]
 80049a8:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 80049ac:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ae:	2400      	movs	r4, #0
 80049b0:	9408      	str	r4, [sp, #32]
 80049b2:	695c      	ldr	r4, [r3, #20]
 80049b4:	9408      	str	r4, [sp, #32]
 80049b6:	699c      	ldr	r4, [r3, #24]
 80049b8:	9408      	str	r4, [sp, #32]
 80049ba:	9c08      	ldr	r4, [sp, #32]
 80049bc:	e7b1      	b.n	8004922 <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80049be:	681c      	ldr	r4, [r3, #0]
 80049c0:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 80049c4:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049c6:	685c      	ldr	r4, [r3, #4]
 80049c8:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80049ca:	bf42      	ittt	mi
 80049cc:	685c      	ldrmi	r4, [r3, #4]
 80049ce:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 80049d2:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d4:	2400      	movs	r4, #0
 80049d6:	9409      	str	r4, [sp, #36]	; 0x24
 80049d8:	695c      	ldr	r4, [r3, #20]
 80049da:	9409      	str	r4, [sp, #36]	; 0x24
 80049dc:	699c      	ldr	r4, [r3, #24]
 80049de:	9409      	str	r4, [sp, #36]	; 0x24
 80049e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80049e2:	e79e      	b.n	8004922 <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049e4:	2400      	movs	r4, #0
 80049e6:	940a      	str	r4, [sp, #40]	; 0x28
 80049e8:	695c      	ldr	r4, [r3, #20]
 80049ea:	940a      	str	r4, [sp, #40]	; 0x28
 80049ec:	699c      	ldr	r4, [r3, #24]
 80049ee:	940a      	str	r4, [sp, #40]	; 0x28
 80049f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80049f2:	e6dd      	b.n	80047b0 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80049f4:	2a21      	cmp	r2, #33	; 0x21
 80049f6:	d003      	beq.n	8004a00 <HAL_I2C_EV_IRQHandler+0x28c>
 80049f8:	2940      	cmp	r1, #64	; 0x40
 80049fa:	d108      	bne.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80049fc:	2a22      	cmp	r2, #34	; 0x22
 80049fe:	d106      	bne.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 8004a00:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004a02:	b292      	uxth	r2, r2
 8004a04:	b982      	cbnz	r2, 8004a28 <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a0c:	605a      	str	r2, [r3, #4]
}
 8004a0e:	b00d      	add	sp, #52	; 0x34
 8004a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a12:	bf00      	nop
 8004a14:	00100004 	.word	0x00100004
 8004a18:	00010004 	.word	0x00010004
 8004a1c:	00010080 	.word	0x00010080
 8004a20:	00010008 	.word	0x00010008
 8004a24:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a28:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8004a2c:	2a40      	cmp	r2, #64	; 0x40
 8004a2e:	d127      	bne.n	8004a80 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 8004a30:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a32:	b97a      	cbnz	r2, 8004a54 <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004a34:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8004a36:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a38:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004a3a:	d105      	bne.n	8004a48 <HAL_I2C_EV_IRQHandler+0x2d4>
 8004a3c:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a3e:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8004a40:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004a42:	3302      	adds	r3, #2
            hi2c->EventCount++;
 8004a44:	6503      	str	r3, [r0, #80]	; 0x50
 8004a46:	e7e2      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004a48:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004a4c:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8004a4e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004a50:	3301      	adds	r3, #1
 8004a52:	e7f7      	b.n	8004a44 <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 8004a54:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a56:	2a01      	cmp	r2, #1
 8004a58:	d102      	bne.n	8004a60 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a5a:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	e7f5      	b.n	8004a4c <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 8004a60:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a62:	2a02      	cmp	r2, #2
 8004a64:	d1d3      	bne.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a66:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8004a6a:	2a22      	cmp	r2, #34	; 0x22
 8004a6c:	d104      	bne.n	8004a78 <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	e7ca      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a78:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8004a7c:	2a21      	cmp	r2, #33	; 0x21
 8004a7e:	d1c6      	bne.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8004a80:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004a82:	1c51      	adds	r1, r2, #1
 8004a84:	6241      	str	r1, [r0, #36]	; 0x24
 8004a86:	7812      	ldrb	r2, [r2, #0]
 8004a88:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8004a8a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8004a92:	e7bc      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004a94:	2c00      	cmp	r4, #0
 8004a96:	d0ba      	beq.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004a98:	0594      	lsls	r4, r2, #22
 8004a9a:	d5b8      	bpl.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a9c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a9e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8004aa2:	2a21      	cmp	r2, #33	; 0x21
 8004aa4:	d1b3      	bne.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 8004aa6:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004aa8:	b292      	uxth	r2, r2
 8004aaa:	2a00      	cmp	r2, #0
 8004aac:	d1e8      	bne.n	8004a80 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004aae:	2904      	cmp	r1, #4
 8004ab0:	d00d      	beq.n	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
 8004ab2:	2908      	cmp	r1, #8
 8004ab4:	d00b      	beq.n	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
 8004ab6:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8004aba:	d008      	beq.n	8004ace <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004abc:	6859      	ldr	r1, [r3, #4]
 8004abe:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004ac2:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004ac4:	2311      	movs	r3, #17
 8004ac6:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac8:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8004acc:	e6a2      	b.n	8004814 <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ad4:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004adc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ade:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004ae0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ae2:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004ae4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ae8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aec:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004af0:	2a40      	cmp	r2, #64	; 0x40
 8004af2:	f47f ae92 	bne.w	800481a <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004af6:	f7ff fda5 	bl	8004644 <HAL_I2C_MemTxCpltCallback>
 8004afa:	e788      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8004afc:	4d90      	ldr	r5, [pc, #576]	; (8004d40 <HAL_I2C_EV_IRQHandler+0x5cc>)
 8004afe:	400d      	ands	r5, r1
 8004b00:	2d00      	cmp	r5, #0
 8004b02:	d041      	beq.n	8004b88 <HAL_I2C_EV_IRQHandler+0x414>
 8004b04:	0551      	lsls	r1, r2, #21
 8004b06:	d53f      	bpl.n	8004b88 <HAL_I2C_EV_IRQHandler+0x414>
 8004b08:	2c00      	cmp	r4, #0
 8004b0a:	d13d      	bne.n	8004b88 <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b0c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8004b10:	2a22      	cmp	r2, #34	; 0x22
 8004b12:	f47f af7c 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 8004b16:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004b18:	b292      	uxth	r2, r2
    if(tmp > 3U)
 8004b1a:	2a03      	cmp	r2, #3
 8004b1c:	d913      	bls.n	8004b46 <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004b1e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	1c51      	adds	r1, r2, #1
 8004b24:	6241      	str	r1, [r0, #36]	; 0x24
 8004b26:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004b28:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 8004b30:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2b03      	cmp	r3, #3
 8004b36:	f47f af6a 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b3a:	6802      	ldr	r2, [r0, #0]
 8004b3c:	6853      	ldr	r3, [r2, #4]
 8004b3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b42:	6053      	str	r3, [r2, #4]
 8004b44:	e763      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 8004b46:	2a01      	cmp	r2, #1
 8004b48:	f63f af61 	bhi.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b52:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b5a:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004b5c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	1c51      	adds	r1, r2, #1
 8004b62:	6241      	str	r1, [r0, #36]	; 0x24
 8004b64:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004b66:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8004b6e:	2320      	movs	r3, #32
 8004b70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b74:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b76:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7a:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b7e:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b80:	d158      	bne.n	8004c34 <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b82:	f7ff fd60 	bl	8004646 <HAL_I2C_MemRxCpltCallback>
 8004b86:	e742      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004b88:	2c00      	cmp	r4, #0
 8004b8a:	f43f af40 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004b8e:	0597      	lsls	r7, r2, #22
 8004b90:	f57f af3d 	bpl.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b94:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 8004b96:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004b98:	b292      	uxth	r2, r2
 8004b9a:	2a04      	cmp	r2, #4
 8004b9c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004b9e:	d108      	bne.n	8004bb2 <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ba0:	6859      	ldr	r1, [r3, #4]
 8004ba2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004ba6:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004ba8:	1c51      	adds	r1, r2, #1
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	6241      	str	r1, [r0, #36]	; 0x24
 8004bae:	7013      	strb	r3, [r2, #0]
 8004bb0:	e76b      	b.n	8004a8a <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 8004bb2:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8004bb4:	b2a4      	uxth	r4, r4
 8004bb6:	2c03      	cmp	r4, #3
 8004bb8:	d108      	bne.n	8004bcc <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bba:	6859      	ldr	r1, [r3, #4]
 8004bbc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004bc0:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004bc2:	6819      	ldr	r1, [r3, #0]
 8004bc4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004bc8:	6019      	str	r1, [r3, #0]
 8004bca:	e7ed      	b.n	8004ba8 <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 8004bcc:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8004bce:	b2a4      	uxth	r4, r4
 8004bd0:	2c02      	cmp	r4, #2
 8004bd2:	d1e9      	bne.n	8004ba8 <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8004bd4:	3901      	subs	r1, #1
 8004bd6:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004bd8:	6819      	ldr	r1, [r3, #0]
 8004bda:	bf9d      	ittte	ls
 8004bdc:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8004be0:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004be2:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004be4:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004be8:	bf98      	it	ls
 8004bea:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004bee:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	1c51      	adds	r1, r2, #1
 8004bf4:	6241      	str	r1, [r0, #36]	; 0x24
 8004bf6:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8004bf8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004c00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	6242      	str	r2, [r0, #36]	; 0x24
 8004c06:	6802      	ldr	r2, [r0, #0]
 8004c08:	6912      	ldr	r2, [r2, #16]
 8004c0a:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8004c0c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c0e:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c16:	6853      	ldr	r3, [r2, #4]
 8004c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c1c:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004c1e:	2320      	movs	r3, #32
 8004c20:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c24:	2300      	movs	r3, #0
 8004c26:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c28:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c2c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c30:	2a40      	cmp	r2, #64	; 0x40
 8004c32:	e7a5      	b.n	8004b80 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004c34:	f7ff fd01 	bl	800463a <HAL_I2C_MasterRxCpltCallback>
 8004c38:	e6e9      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004c3a:	4c42      	ldr	r4, [pc, #264]	; (8004d44 <HAL_I2C_EV_IRQHandler+0x5d0>)
 8004c3c:	400c      	ands	r4, r1
 8004c3e:	b174      	cbz	r4, 8004c5e <HAL_I2C_EV_IRQHandler+0x4ea>
 8004c40:	0596      	lsls	r6, r2, #22
 8004c42:	d50c      	bpl.n	8004c5e <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8004c44:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8004c46:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8004c48:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8004c4c:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004c4e:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8004c52:	bf54      	ite	pl
 8004c54:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8004c56:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004c58:	f7ff fcf2 	bl	8004640 <HAL_I2C_AddrCallback>
 8004c5c:	e6d7      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004c5e:	4c3a      	ldr	r4, [pc, #232]	; (8004d48 <HAL_I2C_EV_IRQHandler+0x5d4>)
 8004c60:	400c      	ands	r4, r1
 8004c62:	2c00      	cmp	r4, #0
 8004c64:	d074      	beq.n	8004d50 <HAL_I2C_EV_IRQHandler+0x5dc>
 8004c66:	0594      	lsls	r4, r2, #22
 8004c68:	d572      	bpl.n	8004d50 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 8004c6a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c6e:	6859      	ldr	r1, [r3, #4]
 8004c70:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004c74:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004c76:	2100      	movs	r1, #0
 8004c78:	910b      	str	r1, [sp, #44]	; 0x2c
 8004c7a:	6959      	ldr	r1, [r3, #20]
 8004c7c:	910b      	str	r1, [sp, #44]	; 0x2c
 8004c7e:	6819      	ldr	r1, [r3, #0]
 8004c80:	f041 0101 	orr.w	r1, r1, #1
 8004c84:	6019      	str	r1, [r3, #0]
 8004c86:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004c88:	6819      	ldr	r1, [r3, #0]
 8004c8a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004c8e:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c90:	6859      	ldr	r1, [r3, #4]
 8004c92:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 8004c94:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c96:	d50c      	bpl.n	8004cb2 <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c98:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8004c9c:	2922      	cmp	r1, #34	; 0x22
 8004c9e:	d003      	beq.n	8004ca8 <HAL_I2C_EV_IRQHandler+0x534>
 8004ca0:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8004ca4:	292a      	cmp	r1, #42	; 0x2a
 8004ca6:	d129      	bne.n	8004cfc <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004ca8:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004caa:	6809      	ldr	r1, [r1, #0]
 8004cac:	6849      	ldr	r1, [r1, #4]
 8004cae:	b289      	uxth	r1, r1
 8004cb0:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8004cb2:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004cb4:	b289      	uxth	r1, r1
 8004cb6:	b1e1      	cbz	r1, 8004cf2 <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cb8:	6959      	ldr	r1, [r3, #20]
 8004cba:	074f      	lsls	r7, r1, #29
 8004cbc:	d508      	bpl.n	8004cd0 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004cbe:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	1c4c      	adds	r4, r1, #1
 8004cc4:	6244      	str	r4, [r0, #36]	; 0x24
 8004cc6:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 8004cc8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cd0:	6801      	ldr	r1, [r0, #0]
 8004cd2:	694b      	ldr	r3, [r1, #20]
 8004cd4:	065e      	lsls	r6, r3, #25
 8004cd6:	d508      	bpl.n	8004cea <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004cd8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004cda:	6909      	ldr	r1, [r1, #16]
 8004cdc:	1c5c      	adds	r4, r3, #1
 8004cde:	6244      	str	r4, [r0, #36]	; 0x24
 8004ce0:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 8004ce2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cea:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004cec:	f043 0304 	orr.w	r3, r3, #4
 8004cf0:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cf2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004cf4:	b123      	cbz	r3, 8004d00 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 8004cf6:	f7ff fca9 	bl	800464c <I2C_ITError>
 8004cfa:	e688      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004cfc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004cfe:	e7d4      	b.n	8004caa <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8004d00:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 8004d04:	2902      	cmp	r1, #2
 8004d06:	d80a      	bhi.n	8004d1e <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d08:	4a10      	ldr	r2, [pc, #64]	; (8004d4c <HAL_I2C_EV_IRQHandler+0x5d8>)
 8004d0a:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8004d0c:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d0e:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d14:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004d18:	f7ff fc93 	bl	8004642 <HAL_I2C_ListenCpltCallback>
 8004d1c:	e677      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d1e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004d20:	2b22      	cmp	r3, #34	; 0x22
 8004d22:	d002      	beq.n	8004d2a <HAL_I2C_EV_IRQHandler+0x5b6>
 8004d24:	2a22      	cmp	r2, #34	; 0x22
 8004d26:	f47f ae72 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d2a:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d2e:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d30:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d34:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d38:	f7ff fc81 	bl	800463e <HAL_I2C_SlaveRxCpltCallback>
 8004d3c:	e667      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004d3e:	bf00      	nop
 8004d40:	00010040 	.word	0x00010040
 8004d44:	00010002 	.word	0x00010002
 8004d48:	00010010 	.word	0x00010010
 8004d4c:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8004d50:	4e39      	ldr	r6, [pc, #228]	; (8004e38 <HAL_I2C_EV_IRQHandler+0x6c4>)
 8004d52:	4c3a      	ldr	r4, [pc, #232]	; (8004e3c <HAL_I2C_EV_IRQHandler+0x6c8>)
 8004d54:	402e      	ands	r6, r5
 8004d56:	400c      	ands	r4, r1
 8004d58:	2e00      	cmp	r6, #0
 8004d5a:	d036      	beq.n	8004dca <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8004d5c:	4d38      	ldr	r5, [pc, #224]	; (8004e40 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8004d5e:	400d      	ands	r5, r1
 8004d60:	b33d      	cbz	r5, 8004db2 <HAL_I2C_EV_IRQHandler+0x63e>
 8004d62:	0555      	lsls	r5, r2, #21
 8004d64:	d525      	bpl.n	8004db2 <HAL_I2C_EV_IRQHandler+0x63e>
 8004d66:	bb24      	cbnz	r4, 8004db2 <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8004d68:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8004d6c:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004d6e:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8004d70:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8004d72:	2a00      	cmp	r2, #0
 8004d74:	f43f ae4b 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8004d78:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004d7a:	1c54      	adds	r4, r2, #1
 8004d7c:	6244      	str	r4, [r0, #36]	; 0x24
 8004d7e:	7812      	ldrb	r2, [r2, #0]
 8004d80:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8004d82:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004d84:	3a01      	subs	r2, #1
 8004d86:	b292      	uxth	r2, r2
 8004d88:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d8a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004d8c:	b292      	uxth	r2, r2
 8004d8e:	2a00      	cmp	r2, #0
 8004d90:	f47f ae3d 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004d94:	2929      	cmp	r1, #41	; 0x29
 8004d96:	f47f ae3a 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da0:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004da2:	2321      	movs	r3, #33	; 0x21
 8004da4:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004da6:	2328      	movs	r3, #40	; 0x28
 8004da8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004dac:	f7ff fc46 	bl	800463c <HAL_I2C_SlaveTxCpltCallback>
 8004db0:	e62d      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004db2:	2c00      	cmp	r4, #0
 8004db4:	f43f ae2b 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004db8:	0594      	lsls	r4, r2, #22
 8004dba:	f57f ae28 	bpl.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8004dbe:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004dc0:	b292      	uxth	r2, r2
 8004dc2:	2a00      	cmp	r2, #0
 8004dc4:	f47f ae5c 	bne.w	8004a80 <HAL_I2C_EV_IRQHandler+0x30c>
 8004dc8:	e621      	b.n	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8004dca:	4d1e      	ldr	r5, [pc, #120]	; (8004e44 <HAL_I2C_EV_IRQHandler+0x6d0>)
 8004dcc:	400d      	ands	r5, r1
 8004dce:	b335      	cbz	r5, 8004e1e <HAL_I2C_EV_IRQHandler+0x6aa>
 8004dd0:	0551      	lsls	r1, r2, #21
 8004dd2:	d524      	bpl.n	8004e1e <HAL_I2C_EV_IRQHandler+0x6aa>
 8004dd4:	bb1c      	cbnz	r4, 8004e1e <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 8004dd6:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8004dda:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004ddc:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8004dde:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8004de0:	2900      	cmp	r1, #0
 8004de2:	f43f ae14 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004de6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	1c4c      	adds	r4, r1, #1
 8004dec:	6244      	str	r4, [r0, #36]	; 0x24
 8004dee:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8004df0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004df8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f47f ae06 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004e02:	2a2a      	cmp	r2, #42	; 0x2a
 8004e04:	f47f ae03 	bne.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e08:	6802      	ldr	r2, [r0, #0]
 8004e0a:	6853      	ldr	r3, [r2, #4]
 8004e0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e10:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e12:	2322      	movs	r3, #34	; 0x22
 8004e14:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e16:	2328      	movs	r3, #40	; 0x28
 8004e18:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8004e1c:	e78c      	b.n	8004d38 <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8004e1e:	2c00      	cmp	r4, #0
 8004e20:	f43f adf5 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
 8004e24:	0592      	lsls	r2, r2, #22
 8004e26:	f57f adf2 	bpl.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8004e2a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8004e2c:	b292      	uxth	r2, r2
 8004e2e:	2a00      	cmp	r2, #0
 8004e30:	f43f aded 	beq.w	8004a0e <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004e34:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004e36:	e6b7      	b.n	8004ba8 <HAL_I2C_EV_IRQHandler+0x434>
 8004e38:	00100004 	.word	0x00100004
 8004e3c:	00010004 	.word	0x00010004
 8004e40:	00010080 	.word	0x00010080
 8004e44:	00010040 	.word	0x00010040

08004e48 <HAL_I2C_ER_IRQHandler>:
{
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004e4a:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004e4c:	4a49      	ldr	r2, [pc, #292]	; (8004f74 <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004e4e:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004e50:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004e52:	4216      	tst	r6, r2
{
 8004e54:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004e56:	d008      	beq.n	8004e6a <HAL_I2C_ER_IRQHandler+0x22>
 8004e58:	05e8      	lsls	r0, r5, #23
 8004e5a:	d506      	bpl.n	8004e6a <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004e5c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004e5e:	f042 0201 	orr.w	r2, r2, #1
 8004e62:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e64:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e68:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004e6a:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8004e6e:	d008      	beq.n	8004e82 <HAL_I2C_ER_IRQHandler+0x3a>
 8004e70:	05e9      	lsls	r1, r5, #23
 8004e72:	d506      	bpl.n	8004e82 <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004e74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004e76:	f042 0202 	orr.w	r2, r2, #2
 8004e7a:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004e7c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004e80:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004e82:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 8004e86:	d036      	beq.n	8004ef6 <HAL_I2C_ER_IRQHandler+0xae>
 8004e88:	05ea      	lsls	r2, r5, #23
 8004e8a:	d534      	bpl.n	8004ef6 <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 8004e8c:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8004e90:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8004e92:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8004e96:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004e98:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 8004e9a:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8004e9c:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004e9e:	d158      	bne.n	8004f52 <HAL_I2C_ER_IRQHandler+0x10a>
 8004ea0:	2900      	cmp	r1, #0
 8004ea2:	d156      	bne.n	8004f52 <HAL_I2C_ER_IRQHandler+0x10a>
 8004ea4:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8004ea8:	2921      	cmp	r1, #33	; 0x21
 8004eaa:	d003      	beq.n	8004eb4 <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004eac:	2a28      	cmp	r2, #40	; 0x28
 8004eae:	d150      	bne.n	8004f52 <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004eb0:	2821      	cmp	r0, #33	; 0x21
 8004eb2:	d14e      	bne.n	8004f52 <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 8004eb4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004eb8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004eba:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 8004ebc:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004ebe:	d001      	beq.n	8004ec4 <HAL_I2C_ER_IRQHandler+0x7c>
 8004ec0:	2908      	cmp	r1, #8
 8004ec2:	d12c      	bne.n	8004f1e <HAL_I2C_ER_IRQHandler+0xd6>
 8004ec4:	2a28      	cmp	r2, #40	; 0x28
 8004ec6:	d12a      	bne.n	8004f1e <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ec8:	4a2b      	ldr	r2, [pc, #172]	; (8004f78 <HAL_I2C_ER_IRQHandler+0x130>)
 8004eca:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ed2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ed8:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ee0:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ee2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004ee4:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ee6:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ee8:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8004eea:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ef2:	f7ff fba6 	bl	8004642 <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8004ef6:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8004efa:	d009      	beq.n	8004f10 <HAL_I2C_ER_IRQHandler+0xc8>
 8004efc:	05eb      	lsls	r3, r5, #23
 8004efe:	d507      	bpl.n	8004f10 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004f00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f02:	f043 0308 	orr.w	r3, r3, #8
 8004f06:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004f0e:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f12:	b373      	cbz	r3, 8004f72 <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 8004f14:	4620      	mov	r0, r4
}
 8004f16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8004f1a:	f7ff bb97 	b.w	800464c <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004f1e:	2a21      	cmp	r2, #33	; 0x21
 8004f20:	d123      	bne.n	8004f6a <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f22:	4915      	ldr	r1, [pc, #84]	; (8004f78 <HAL_I2C_ER_IRQHandler+0x130>)
 8004f24:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f26:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8004f28:	2220      	movs	r2, #32
 8004f2a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f3a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f40:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f48:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	f7ff fb76 	bl	800463c <HAL_I2C_SlaveTxCpltCallback>
 8004f50:	e7d1      	b.n	8004ef6 <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f52:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004f54:	f042 0204 	orr.w	r2, r2, #4
 8004f58:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8004f5a:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004f5e:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8004f60:	bf02      	ittt	eq
 8004f62:	681a      	ldreq	r2, [r3, #0]
 8004f64:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8004f68:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f6e:	615a      	str	r2, [r3, #20]
 8004f70:	e7c1      	b.n	8004ef6 <HAL_I2C_ER_IRQHandler+0xae>
 8004f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f74:	00010100 	.word	0x00010100
 8004f78:	ffff0000 	.word	0xffff0000

08004f7c <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004f7e:	b508      	push	{r3, lr}
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f80:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004f82:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f8a:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004f90:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8004f92:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004f94:	650a      	str	r2, [r1, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004f96:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8004f9a:	2960      	cmp	r1, #96	; 0x60
 8004f9c:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8004fa0:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa4:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004fa8:	d107      	bne.n	8004fba <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004faa:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	f022 0201 	bic.w	r2, r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004fb4:	f7ff fb49 	bl	800464a <HAL_I2C_AbortCpltCallback>
 8004fb8:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	f022 0201 	bic.w	r2, r2, #1
 8004fc0:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8004fc2:	f7ff fb41 	bl	8004648 <HAL_I2C_ErrorCallback>
 8004fc6:	bd08      	pop	{r3, pc}

08004fc8 <HAL_I2C_GetState>:
  return hi2c->State;
 8004fc8:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8004fcc:	4770      	bx	lr

08004fce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8004fce:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8004fd0:	4606      	mov	r6, r0
{ 
 8004fd2:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	d064      	beq.n	80050a2 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004fd8:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8004fda:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 8004fdc:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 8004fe0:	f002 fd2e 	bl	8007a40 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 8004fe4:	f854 0b10 	ldr.w	r0, [r4], #16
 8004fe8:	f001 ffd8 	bl	8006f9c <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8004fec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004fee:	466d      	mov	r5, sp
 8004ff0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ff2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ff4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ff6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004ffa:	e885 0003 	stmia.w	r5, {r0, r1}
 8004ffe:	1d37      	adds	r7, r6, #4
 8005000:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8005004:	6830      	ldr	r0, [r6, #0]
 8005006:	f001 ff89 	bl	8006f1c <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800500a:	2100      	movs	r1, #0
 800500c:	6830      	ldr	r0, [r6, #0]
 800500e:	f001 ffcb 	bl	8006fa8 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 8005012:	2100      	movs	r1, #0
 8005014:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8005016:	4632      	mov	r2, r6
 8005018:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 800501c:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800501e:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8005020:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 8005024:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 8005026:	3101      	adds	r1, #1
 8005028:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 800502a:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800502e:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8005032:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8005034:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8005036:	64d0      	str	r0, [r2, #76]	; 0x4c
 8005038:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 800503c:	d1f0      	bne.n	8005020 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 800503e:	2200      	movs	r2, #0
 8005040:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8005044:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8005046:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 800504a:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 800504e:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8005050:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8005054:	3201      	adds	r2, #1
 8005056:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 8005058:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800505c:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8005060:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8005064:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 8005068:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 800506c:	6041      	str	r1, [r0, #4]
 800506e:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8005072:	d1e8      	bne.n	8005046 <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8005074:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005076:	466d      	mov	r5, sp
 8005078:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800507a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800507c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800507e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005082:	e885 0003 	stmia.w	r5, {r0, r1}
 8005086:	4670      	mov	r0, lr
 8005088:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800508c:	f001 ffa4 	bl	8006fd8 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8005090:	2301      	movs	r3, #1
 8005092:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8005096:	6830      	ldr	r0, [r6, #0]
 8005098:	f002 fac1 	bl	800761e <USB_DevDisconnect>
 return HAL_OK;
 800509c:	2000      	movs	r0, #0
}
 800509e:	b00b      	add	sp, #44	; 0x2c
 80050a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80050a2:	2001      	movs	r0, #1
 80050a4:	e7fb      	b.n	800509e <HAL_PCD_Init+0xd0>

080050a6 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80050a6:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80050aa:	2b01      	cmp	r3, #1
{ 
 80050ac:	b510      	push	{r4, lr}
 80050ae:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80050b0:	d00c      	beq.n	80050cc <HAL_PCD_Start+0x26>
 80050b2:	2301      	movs	r3, #1
 80050b4:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 80050b8:	6800      	ldr	r0, [r0, #0]
 80050ba:	f002 faa4 	bl	8007606 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80050be:	6820      	ldr	r0, [r4, #0]
 80050c0:	f001 ff66 	bl	8006f90 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80050c4:	2000      	movs	r0, #0
 80050c6:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80050ca:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80050cc:	2002      	movs	r0, #2
}
 80050ce:	bd10      	pop	{r4, pc}

080050d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050d4:	f8d0 9000 	ldr.w	r9, [r0]
{
 80050d8:	b087      	sub	sp, #28
 80050da:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80050dc:	4648      	mov	r0, r9
 80050de:	f002 fad8 	bl	8007692 <USB_GetMode>
 80050e2:	9002      	str	r0, [sp, #8]
 80050e4:	2800      	cmp	r0, #0
 80050e6:	f040 812e 	bne.w	8005346 <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	f002 faa3 	bl	8007636 <USB_ReadInterrupts>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f000 8128 	beq.w	8005346 <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80050f6:	6820      	ldr	r0, [r4, #0]
 80050f8:	f002 fa9d 	bl	8007636 <USB_ReadInterrupts>
 80050fc:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80050fe:	bf48      	it	mi
 8005100:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005102:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005104:	bf42      	ittt	mi
 8005106:	6953      	ldrmi	r3, [r2, #20]
 8005108:	f003 0302 	andmi.w	r3, r3, #2
 800510c:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800510e:	f002 fa92 	bl	8007636 <USB_ReadInterrupts>
 8005112:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 8005116:	d00a      	beq.n	800512e <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005118:	6820      	ldr	r0, [r4, #0]
 800511a:	f002 fa90 	bl	800763e <USB_ReadDevAllOutEpInterrupt>
 800511e:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 8005122:	4607      	mov	r7, r0
 8005124:	46a2      	mov	sl, r4
      epnum = 0U;
 8005126:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8005128:	2f00      	cmp	r7, #0
 800512a:	f040 810f 	bne.w	800534c <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800512e:	6820      	ldr	r0, [r4, #0]
 8005130:	f002 fa81 	bl	8007636 <USB_ReadInterrupts>
 8005134:	0341      	lsls	r1, r0, #13
 8005136:	d50b      	bpl.n	8005150 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005138:	6820      	ldr	r0, [r4, #0]
 800513a:	f002 fa88 	bl	800764e <USB_ReadDevAllInEpInterrupt>
 800513e:	4626      	mov	r6, r4
 8005140:	9003      	str	r0, [sp, #12]
 8005142:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 8005146:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8005148:	9b03      	ldr	r3, [sp, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	f040 813f 	bne.w	80053ce <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005150:	6820      	ldr	r0, [r4, #0]
 8005152:	f002 fa70 	bl	8007636 <USB_ReadInterrupts>
 8005156:	2800      	cmp	r0, #0
 8005158:	da0d      	bge.n	8005176 <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800515a:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 800515e:	f023 0301 	bic.w	r3, r3, #1
 8005162:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 8005166:	4620      	mov	r0, r4
 8005168:	f002 fce0 	bl	8007b2c <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800516c:	6822      	ldr	r2, [r4, #0]
 800516e:	6953      	ldr	r3, [r2, #20]
 8005170:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005174:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005176:	6820      	ldr	r0, [r4, #0]
 8005178:	f002 fa5d 	bl	8007636 <USB_ReadInterrupts>
 800517c:	0506      	lsls	r6, r0, #20
 800517e:	d50b      	bpl.n	8005198 <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005180:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8005184:	07d8      	lsls	r0, r3, #31
 8005186:	d502      	bpl.n	800518e <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 8005188:	4620      	mov	r0, r4
 800518a:	f002 fcb7 	bl	8007afc <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800518e:	6822      	ldr	r2, [r4, #0]
 8005190:	6953      	ldr	r3, [r2, #20]
 8005192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005196:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005198:	6820      	ldr	r0, [r4, #0]
 800519a:	f002 fa4c 	bl	8007636 <USB_ReadInterrupts>
 800519e:	04c1      	lsls	r1, r0, #19
 80051a0:	d537      	bpl.n	8005212 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80051a2:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 80051a6:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80051a8:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80051aa:	f023 0301 	bic.w	r3, r3, #1
 80051ae:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80051b0:	2110      	movs	r1, #16
 80051b2:	f001 ffad 	bl	8007110 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051b6:	6861      	ldr	r1, [r4, #4]
 80051b8:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80051bc:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051be:	9802      	ldr	r0, [sp, #8]
 80051c0:	4288      	cmp	r0, r1
 80051c2:	f040 8192 	bne.w	80054ea <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80051c6:	f04f 33ff 	mov.w	r3, #4294967295
 80051ca:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80051cc:	69f3      	ldr	r3, [r6, #28]
 80051ce:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80051d2:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 80051d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 818f 	beq.w	80054fa <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 80051dc:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80051e0:	f043 030b 	orr.w	r3, r3, #11
 80051e4:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 80051e8:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80051ea:	f043 030b 	orr.w	r3, r3, #11
 80051ee:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80051f0:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80051f4:	7c21      	ldrb	r1, [r4, #16]
 80051f6:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80051f8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80051fc:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005200:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8005204:	f002 fa64 	bl	80076d0 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005208:	6822      	ldr	r2, [r4, #0]
 800520a:	6953      	ldr	r3, [r2, #20]
 800520c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005210:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005212:	6820      	ldr	r0, [r4, #0]
 8005214:	f002 fa0f 	bl	8007636 <USB_ReadInterrupts>
 8005218:	0482      	lsls	r2, r0, #18
 800521a:	d51d      	bpl.n	8005258 <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 800521c:	6820      	ldr	r0, [r4, #0]
 800521e:	f002 fa3c 	bl	800769a <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005222:	6820      	ldr	r0, [r4, #0]
 8005224:	68c3      	ldr	r3, [r0, #12]
 8005226:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800522a:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800522c:	f001 ff99 	bl	8007162 <USB_GetDevSpeed>
 8005230:	2800      	cmp	r0, #0
 8005232:	f040 816b 	bne.w	800550c <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005236:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8005238:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800523a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800523e:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005240:	68d3      	ldr	r3, [r2, #12]
 8005242:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8005246:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8005248:	4620      	mov	r0, r4
 800524a:	f002 fc46 	bl	8007ada <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800524e:	6822      	ldr	r2, [r4, #0]
 8005250:	6953      	ldr	r3, [r2, #20]
 8005252:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005256:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005258:	6820      	ldr	r0, [r4, #0]
 800525a:	f002 f9ec 	bl	8007636 <USB_ReadInterrupts>
 800525e:	06c3      	lsls	r3, r0, #27
 8005260:	d52b      	bpl.n	80052ba <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005262:	6822      	ldr	r2, [r4, #0]
 8005264:	6993      	ldr	r3, [r2, #24]
 8005266:	f023 0310 	bic.w	r3, r3, #16
 800526a:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 800526c:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8005270:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8005274:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005276:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800527a:	f040 81a8 	bne.w	80055ce <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800527e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005282:	421e      	tst	r6, r3
 8005284:	d014      	beq.n	80052b0 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8005286:	271c      	movs	r7, #28
 8005288:	fb07 4708 	mla	r7, r7, r8, r4
 800528c:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8005290:	4632      	mov	r2, r6
 8005292:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 8005296:	4648      	mov	r0, r9
 8005298:	f002 f95f 	bl	800755a <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800529c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80052a0:	4433      	add	r3, r6
 80052a2:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80052a6:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80052aa:	441e      	add	r6, r3
 80052ac:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052b0:	6822      	ldr	r2, [r4, #0]
 80052b2:	6993      	ldr	r3, [r2, #24]
 80052b4:	f043 0310 	orr.w	r3, r3, #16
 80052b8:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80052ba:	6820      	ldr	r0, [r4, #0]
 80052bc:	f002 f9bb 	bl	8007636 <USB_ReadInterrupts>
 80052c0:	0707      	lsls	r7, r0, #28
 80052c2:	d507      	bpl.n	80052d4 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 80052c4:	4620      	mov	r0, r4
 80052c6:	f002 fc04 	bl	8007ad2 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	6953      	ldr	r3, [r2, #20]
 80052ce:	f003 0308 	and.w	r3, r3, #8
 80052d2:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80052d4:	6820      	ldr	r0, [r4, #0]
 80052d6:	f002 f9ae 	bl	8007636 <USB_ReadInterrupts>
 80052da:	02c6      	lsls	r6, r0, #11
 80052dc:	d508      	bpl.n	80052f0 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 80052de:	b2e9      	uxtb	r1, r5
 80052e0:	4620      	mov	r0, r4
 80052e2:	f002 fc2b 	bl	8007b3c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80052e6:	6822      	ldr	r2, [r4, #0]
 80052e8:	6953      	ldr	r3, [r2, #20]
 80052ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052ee:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80052f0:	6820      	ldr	r0, [r4, #0]
 80052f2:	f002 f9a0 	bl	8007636 <USB_ReadInterrupts>
 80052f6:	0280      	lsls	r0, r0, #10
 80052f8:	d508      	bpl.n	800530c <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 80052fa:	b2e9      	uxtb	r1, r5
 80052fc:	4620      	mov	r0, r4
 80052fe:	f002 fc19 	bl	8007b34 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005302:	6822      	ldr	r2, [r4, #0]
 8005304:	6953      	ldr	r3, [r2, #20]
 8005306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800530a:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800530c:	6820      	ldr	r0, [r4, #0]
 800530e:	f002 f992 	bl	8007636 <USB_ReadInterrupts>
 8005312:	0041      	lsls	r1, r0, #1
 8005314:	d507      	bpl.n	8005326 <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8005316:	4620      	mov	r0, r4
 8005318:	f002 fc14 	bl	8007b44 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800531c:	6822      	ldr	r2, [r4, #0]
 800531e:	6953      	ldr	r3, [r2, #20]
 8005320:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005324:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005326:	6820      	ldr	r0, [r4, #0]
 8005328:	f002 f985 	bl	8007636 <USB_ReadInterrupts>
 800532c:	0742      	lsls	r2, r0, #29
 800532e:	d50a      	bpl.n	8005346 <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005334:	076b      	lsls	r3, r5, #29
 8005336:	d502      	bpl.n	800533e <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8005338:	4620      	mov	r0, r4
 800533a:	f002 fc07 	bl	8007b4c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	4315      	orrs	r5, r2
 8005344:	605d      	str	r5, [r3, #4]
    }
  }
}
 8005346:	b007      	add	sp, #28
 8005348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 800534c:	07f8      	lsls	r0, r7, #31
 800534e:	d538      	bpl.n	80053c2 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8005350:	fa5f fb85 	uxtb.w	fp, r5
 8005354:	4659      	mov	r1, fp
 8005356:	6820      	ldr	r0, [r4, #0]
 8005358:	f002 f981 	bl	800765e <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800535c:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8005360:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005362:	d021      	beq.n	80053a8 <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8005364:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005366:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 8005368:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800536a:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 800536c:	d10c      	bne.n	8005388 <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800536e:	6931      	ldr	r1, [r6, #16]
 8005370:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8005374:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8005378:	1a41      	subs	r1, r0, r1
 800537a:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800537e:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8005382:	4408      	add	r0, r1
 8005384:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8005388:	4659      	mov	r1, fp
 800538a:	4620      	mov	r0, r4
 800538c:	f002 fb90 	bl	8007ab0 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8005390:	6921      	ldr	r1, [r4, #16]
 8005392:	2901      	cmp	r1, #1
 8005394:	d108      	bne.n	80053a8 <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005396:	b93d      	cbnz	r5, 80053a8 <HAL_PCD_IRQHandler+0x2d8>
 8005398:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 800539c:	b922      	cbnz	r2, 80053a8 <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800539e:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80053a2:	6820      	ldr	r0, [r4, #0]
 80053a4:	f002 f994 	bl	80076d0 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80053a8:	f018 0f08 	tst.w	r8, #8
 80053ac:	d004      	beq.n	80053b8 <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 80053ae:	4620      	mov	r0, r4
 80053b0:	f002 fb78 	bl	8007aa4 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80053b4:	2308      	movs	r3, #8
 80053b6:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80053b8:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80053bc:	bf1c      	itt	ne
 80053be:	2310      	movne	r3, #16
 80053c0:	60b3      	strne	r3, [r6, #8]
        epnum++;
 80053c2:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 80053c4:	087f      	lsrs	r7, r7, #1
 80053c6:	3620      	adds	r6, #32
 80053c8:	f10a 0a1c 	add.w	sl, sl, #28
 80053cc:	e6ac      	b.n	8005128 <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 80053ce:	9b03      	ldr	r3, [sp, #12]
 80053d0:	07da      	lsls	r2, r3, #31
 80053d2:	d558      	bpl.n	8005486 <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80053d4:	fa5f fb85 	uxtb.w	fp, r5
 80053d8:	4659      	mov	r1, fp
 80053da:	6820      	ldr	r0, [r4, #0]
 80053dc:	f002 f949 	bl	8007672 <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80053e0:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 80053e2:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80053e4:	d520      	bpl.n	8005428 <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80053e6:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 80053ea:	2101      	movs	r1, #1
 80053ec:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80053ee:	ea23 0301 	bic.w	r3, r3, r1
 80053f2:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80053f6:	2301      	movs	r3, #1
 80053f8:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 80053fc:	6923      	ldr	r3, [r4, #16]
 80053fe:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8005400:	bf01      	itttt	eq
 8005402:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8005404:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 8005406:	189b      	addeq	r3, r3, r2
 8005408:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800540a:	4659      	mov	r1, fp
 800540c:	4620      	mov	r0, r4
 800540e:	f002 fb58 	bl	8007ac2 <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 8005412:	6921      	ldr	r1, [r4, #16]
 8005414:	2901      	cmp	r1, #1
 8005416:	d107      	bne.n	8005428 <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005418:	b935      	cbnz	r5, 8005428 <HAL_PCD_IRQHandler+0x358>
 800541a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800541c:	b923      	cbnz	r3, 8005428 <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800541e:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8005422:	6820      	ldr	r0, [r4, #0]
 8005424:	f002 f954 	bl	80076d0 <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005428:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800542a:	bf44      	itt	mi
 800542c:	2308      	movmi	r3, #8
 800542e:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005432:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005434:	bf44      	itt	mi
 8005436:	2310      	movmi	r3, #16
 8005438:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800543c:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800543e:	bf44      	itt	mi
 8005440:	2340      	movmi	r3, #64	; 0x40
 8005442:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005446:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005448:	bf44      	itt	mi
 800544a:	2302      	movmi	r3, #2
 800544c:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005450:	063f      	lsls	r7, r7, #24
 8005452:	d518      	bpl.n	8005486 <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8005454:	6823      	ldr	r3, [r4, #0]
 8005456:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 8005458:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 800545a:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800545c:	1aff      	subs	r7, r7, r3
 800545e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8005460:	429f      	cmp	r7, r3
 8005462:	bf28      	it	cs
 8005464:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8005466:	9b04      	ldr	r3, [sp, #16]
 8005468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800546c:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8005470:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8005474:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8005478:	9305      	str	r3, [sp, #20]
 800547a:	9b05      	ldr	r3, [sp, #20]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	b29b      	uxth	r3, r3
 8005480:	4553      	cmp	r3, sl
 8005482:	d808      	bhi.n	8005496 <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8005484:	b32f      	cbz	r7, 80054d2 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 8005486:	9b03      	ldr	r3, [sp, #12]
 8005488:	085b      	lsrs	r3, r3, #1
        epnum++;
 800548a:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 800548c:	9303      	str	r3, [sp, #12]
 800548e:	361c      	adds	r6, #28
 8005490:	f108 0820 	add.w	r8, r8, #32
 8005494:	e658      	b.n	8005148 <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 8005496:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8005498:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800549a:	4293      	cmp	r3, r2
 800549c:	d9f2      	bls.n	8005484 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0f0      	beq.n	8005484 <HAL_PCD_IRQHandler+0x3b4>
 80054a2:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80054a4:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 80054a6:	1a9b      	subs	r3, r3, r2
 80054a8:	429f      	cmp	r7, r3
 80054aa:	bf28      	it	cs
 80054ac:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80054ae:	7c23      	ldrb	r3, [r4, #16]
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	465a      	mov	r2, fp
 80054b4:	b2bb      	uxth	r3, r7
 80054b6:	6c71      	ldr	r1, [r6, #68]	; 0x44
 80054b8:	f002 f83b 	bl	8007532 <USB_WritePacket>
    ep->xfer_buff  += len;
 80054bc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80054be:	443b      	add	r3, r7
 80054c0:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 80054c2:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 80054c4:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 80054c8:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 80054ca:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 80054ce:	6533      	str	r3, [r6, #80]	; 0x50
 80054d0:	e7d3      	b.n	800547a <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054d2:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 80054d4:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054d6:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 80054da:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 80054de:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054e0:	ea23 0302 	bic.w	r3, r3, r2
 80054e4:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 80054e8:	e7cd      	b.n	8005486 <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054ea:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80054ec:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054ee:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 80054f0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054f4:	9002      	str	r0, [sp, #8]
 80054f6:	3320      	adds	r3, #32
 80054f8:	e661      	b.n	80051be <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 80054fa:	6973      	ldr	r3, [r6, #20]
 80054fc:	f043 030b 	orr.w	r3, r3, #11
 8005500:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8005502:	6933      	ldr	r3, [r6, #16]
 8005504:	f043 030b 	orr.w	r3, r3, #11
 8005508:	6133      	str	r3, [r6, #16]
 800550a:	e671      	b.n	80051f0 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800550c:	2303      	movs	r3, #3
 800550e:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8005510:	2340      	movs	r3, #64	; 0x40
 8005512:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 8005514:	f000 fbf8 	bl	8005d08 <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 8005518:	4b34      	ldr	r3, [pc, #208]	; (80055ec <HAL_PCD_IRQHandler+0x51c>)
 800551a:	4a35      	ldr	r2, [pc, #212]	; (80055f0 <HAL_PCD_IRQHandler+0x520>)
 800551c:	4403      	add	r3, r0
 800551e:	4293      	cmp	r3, r2
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	d804      	bhi.n	800552e <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800552a:	60da      	str	r2, [r3, #12]
 800552c:	e68c      	b.n	8005248 <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 800552e:	4a31      	ldr	r2, [pc, #196]	; (80055f4 <HAL_PCD_IRQHandler+0x524>)
 8005530:	4931      	ldr	r1, [pc, #196]	; (80055f8 <HAL_PCD_IRQHandler+0x528>)
 8005532:	4402      	add	r2, r0
 8005534:	428a      	cmp	r2, r1
 8005536:	d803      	bhi.n	8005540 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800553e:	e7f4      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8005540:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8005544:	492d      	ldr	r1, [pc, #180]	; (80055fc <HAL_PCD_IRQHandler+0x52c>)
 8005546:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 800554a:	428a      	cmp	r2, r1
 800554c:	d803      	bhi.n	8005556 <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8005554:	e7e9      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 8005556:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 800555a:	4929      	ldr	r1, [pc, #164]	; (8005600 <HAL_PCD_IRQHandler+0x530>)
 800555c:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8005560:	428a      	cmp	r2, r1
 8005562:	d803      	bhi.n	800556c <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800556a:	e7de      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 800556c:	4a25      	ldr	r2, [pc, #148]	; (8005604 <HAL_PCD_IRQHandler+0x534>)
 800556e:	4926      	ldr	r1, [pc, #152]	; (8005608 <HAL_PCD_IRQHandler+0x538>)
 8005570:	4402      	add	r2, r0
 8005572:	428a      	cmp	r2, r1
 8005574:	d803      	bhi.n	800557e <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800557c:	e7d5      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 800557e:	4a23      	ldr	r2, [pc, #140]	; (800560c <HAL_PCD_IRQHandler+0x53c>)
 8005580:	4923      	ldr	r1, [pc, #140]	; (8005610 <HAL_PCD_IRQHandler+0x540>)
 8005582:	4402      	add	r2, r0
 8005584:	428a      	cmp	r2, r1
 8005586:	d803      	bhi.n	8005590 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8005588:	68da      	ldr	r2, [r3, #12]
 800558a:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800558e:	e7cc      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8005590:	4a20      	ldr	r2, [pc, #128]	; (8005614 <HAL_PCD_IRQHandler+0x544>)
 8005592:	4921      	ldr	r1, [pc, #132]	; (8005618 <HAL_PCD_IRQHandler+0x548>)
 8005594:	4402      	add	r2, r0
 8005596:	428a      	cmp	r2, r1
 8005598:	d803      	bhi.n	80055a2 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 80055a0:	e7c3      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 80055a2:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 80055a6:	491d      	ldr	r1, [pc, #116]	; (800561c <HAL_PCD_IRQHandler+0x54c>)
 80055a8:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 80055ac:	428a      	cmp	r2, r1
 80055ae:	d803      	bhi.n	80055b8 <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055b6:	e7b8      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 80055b8:	4a19      	ldr	r2, [pc, #100]	; (8005620 <HAL_PCD_IRQHandler+0x550>)
 80055ba:	491a      	ldr	r1, [pc, #104]	; (8005624 <HAL_PCD_IRQHandler+0x554>)
 80055bc:	4402      	add	r2, r0
 80055be:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	bf94      	ite	ls
 80055c4:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80055c8:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 80055cc:	e7ad      	b.n	800552a <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 80055ce:	2b06      	cmp	r3, #6
 80055d0:	f47f ae6e 	bne.w	80052b0 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80055d4:	2208      	movs	r2, #8
 80055d6:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 80055da:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80055dc:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80055de:	f001 ffbc 	bl	800755a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80055e2:	fb07 4708 	mla	r7, r7, r8, r4
 80055e6:	f3c6 160a 	ubfx	r6, r6, #4, #11
 80055ea:	e65c      	b.n	80052a6 <HAL_PCD_IRQHandler+0x1d6>
 80055ec:	ff275340 	.word	0xff275340
 80055f0:	000c34ff 	.word	0x000c34ff
 80055f4:	ff1b1e40 	.word	0xff1b1e40
 80055f8:	000f423f 	.word	0x000f423f
 80055fc:	00124f7f 	.word	0x00124f7f
 8005600:	0013d61f 	.word	0x0013d61f
 8005604:	fee5b660 	.word	0xfee5b660
 8005608:	0016e35f 	.word	0x0016e35f
 800560c:	feced300 	.word	0xfeced300
 8005610:	001b773f 	.word	0x001b773f
 8005614:	feb35bc0 	.word	0xfeb35bc0
 8005618:	002191bf 	.word	0x002191bf
 800561c:	0038751f 	.word	0x0038751f
 8005620:	fe5954e0 	.word	0xfe5954e0
 8005624:	00419cdf 	.word	0x00419cdf

08005628 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8005628:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 800562c:	2b01      	cmp	r3, #1
{
 800562e:	b510      	push	{r4, lr}
 8005630:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8005632:	d009      	beq.n	8005648 <HAL_PCD_SetAddress+0x20>
 8005634:	2301      	movs	r3, #1
 8005636:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800563a:	6800      	ldr	r0, [r0, #0]
 800563c:	f001 ffd3 	bl	80075e6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8005640:	2000      	movs	r0, #0
 8005642:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8005646:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8005648:	2002      	movs	r0, #2
}
 800564a:	bd10      	pop	{r4, pc}

0800564c <HAL_PCD_EP_Open>:
{
 800564c:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 800564e:	b24e      	sxtb	r6, r1
 8005650:	2e00      	cmp	r6, #0
{
 8005652:	4604      	mov	r4, r0
 8005654:	f04f 051c 	mov.w	r5, #28
 8005658:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800565c:	bfb5      	itete	lt
 800565e:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005662:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005666:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8005668:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 800566c:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 800566e:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8005670:	bfb8      	it	lt
 8005672:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8005674:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8005676:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005678:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 800567c:	bf04      	itt	eq
 800567e:	2300      	moveq	r3, #0
 8005680:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8005682:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8005684:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 8005686:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 800568a:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 800568c:	2b01      	cmp	r3, #1
 800568e:	d009      	beq.n	80056a4 <HAL_PCD_EP_Open+0x58>
 8005690:	2301      	movs	r3, #1
 8005692:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8005696:	6820      	ldr	r0, [r4, #0]
 8005698:	f001 fd7e 	bl	8007198 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800569c:	2000      	movs	r0, #0
 800569e:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 80056a2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 80056a4:	2002      	movs	r0, #2
}
 80056a6:	bd70      	pop	{r4, r5, r6, pc}

080056a8 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 80056a8:	b24b      	sxtb	r3, r1
 80056aa:	2b00      	cmp	r3, #0
{  
 80056ac:	b510      	push	{r4, lr}
 80056ae:	f04f 021c 	mov.w	r2, #28
 80056b2:	4604      	mov	r4, r0
 80056b4:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80056b8:	bfb5      	itete	lt
 80056ba:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80056be:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80056c2:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80056c4:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 80056c8:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80056ca:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 80056cc:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80056ce:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d009      	beq.n	80056ea <HAL_PCD_EP_Close+0x42>
 80056d6:	2301      	movs	r3, #1
 80056d8:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80056dc:	6820      	ldr	r0, [r4, #0]
 80056de:	f001 fd9a 	bl	8007216 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 80056e2:	2000      	movs	r0, #0
 80056e4:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80056e8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80056ea:	2002      	movs	r0, #2
}
 80056ec:	bd10      	pop	{r4, pc}

080056ee <HAL_PCD_EP_Receive>:
{
 80056ee:	b538      	push	{r3, r4, r5, lr}
 80056f0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80056f4:	241c      	movs	r4, #28
 80056f6:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 80056fa:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80056fe:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 8005702:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 8005706:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 8005708:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 800570c:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8005710:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 8005714:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 8005718:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800571a:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800571c:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 800571e:	bf08      	it	eq
 8005720:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 8005724:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8005726:	b91d      	cbnz	r5, 8005730 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8005728:	f001 fe96 	bl	8007458 <USB_EP0StartXfer>
}
 800572c:	2000      	movs	r0, #0
 800572e:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8005730:	f001 fdcc 	bl	80072cc <USB_EPStartXfer>
 8005734:	e7fa      	b.n	800572c <HAL_PCD_EP_Receive+0x3e>

08005736 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8005736:	231c      	movs	r3, #28
 8005738:	f001 010f 	and.w	r1, r1, #15
 800573c:	fb03 0101 	mla	r1, r3, r1, r0
}
 8005740:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 8005744:	4770      	bx	lr

08005746 <HAL_PCD_EP_Transmit>:
{
 8005746:	b538      	push	{r3, r4, r5, lr}
 8005748:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800574c:	241c      	movs	r4, #28
 800574e:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8005752:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005756:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 8005758:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 800575a:	2300      	movs	r3, #0
 800575c:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 800575e:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8005760:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8005762:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 8005766:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 800576a:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800576c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800576e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8005770:	bf08      	it	eq
 8005772:	64a2      	streq	r2, [r4, #72]	; 0x48
 8005774:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8005776:	b91d      	cbnz	r5, 8005780 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8005778:	f001 fe6e 	bl	8007458 <USB_EP0StartXfer>
}
 800577c:	2000      	movs	r0, #0
 800577e:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8005780:	f001 fda4 	bl	80072cc <USB_EPStartXfer>
 8005784:	e7fa      	b.n	800577c <HAL_PCD_EP_Transmit+0x36>

08005786 <HAL_PCD_EP_SetStall>:
{
 8005786:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8005788:	b24b      	sxtb	r3, r1
 800578a:	2b00      	cmp	r3, #0
 800578c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8005790:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8005794:	bfb5      	itete	lt
 8005796:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 800579a:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800579e:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 80057a0:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 80057a4:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80057a6:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80057a8:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 80057aa:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80057ac:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80057ae:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80057b0:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80057b4:	4293      	cmp	r3, r2
{
 80057b6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80057b8:	d00f      	beq.n	80057da <HAL_PCD_EP_SetStall+0x54>
 80057ba:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 80057be:	6800      	ldr	r0, [r0, #0]
 80057c0:	f001 fed9 	bl	8007576 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80057c4:	b92d      	cbnz	r5, 80057d2 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80057c6:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80057ca:	7c21      	ldrb	r1, [r4, #16]
 80057cc:	6820      	ldr	r0, [r4, #0]
 80057ce:	f001 ff7f 	bl	80076d0 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 80057d2:	2000      	movs	r0, #0
 80057d4:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80057da:	2002      	movs	r0, #2
}
 80057dc:	bd38      	pop	{r3, r4, r5, pc}

080057de <HAL_PCD_EP_ClrStall>:
{
 80057de:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 80057e0:	b24b      	sxtb	r3, r1
 80057e2:	2b00      	cmp	r3, #0
{
 80057e4:	4605      	mov	r5, r0
 80057e6:	f04f 021c 	mov.w	r2, #28
 80057ea:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80057ee:	bfb5      	itete	lt
 80057f0:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 80057f4:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80057f8:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 80057fa:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80057fe:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8005800:	2400      	movs	r4, #0
 8005802:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8005804:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8005806:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8005808:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800580c:	2b01      	cmp	r3, #1
 800580e:	d009      	beq.n	8005824 <HAL_PCD_EP_ClrStall+0x46>
 8005810:	2301      	movs	r3, #1
 8005812:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 8005816:	6828      	ldr	r0, [r5, #0]
 8005818:	f001 fecc 	bl	80075b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800581c:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 8005820:	4620      	mov	r0, r4
 8005822:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8005824:	2002      	movs	r0, #2
}
 8005826:	bd38      	pop	{r3, r4, r5, pc}

08005828 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005828:	6800      	ldr	r0, [r0, #0]
{
 800582a:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800582c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 800582e:	b921      	cbnz	r1, 800583a <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8005830:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005834:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 8005836:	2000      	movs	r0, #0
 8005838:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 800583a:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 800583c:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 800583e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 8005842:	1e4e      	subs	r6, r1, #1
 8005844:	b2ec      	uxtb	r4, r5
 8005846:	42b4      	cmp	r4, r6
 8005848:	f105 0501 	add.w	r5, r5, #1
 800584c:	db06      	blt.n	800585c <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 800584e:	313f      	adds	r1, #63	; 0x3f
 8005850:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8005854:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005858:	6043      	str	r3, [r0, #4]
 800585a:	e7ec      	b.n	8005836 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 800585c:	3440      	adds	r4, #64	; 0x40
 800585e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8005862:	6864      	ldr	r4, [r4, #4]
 8005864:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005868:	e7ec      	b.n	8005844 <HAL_PCDEx_SetTxFiFo+0x1c>

0800586a <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800586a:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 800586c:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800586e:	6259      	str	r1, [r3, #36]	; 0x24
}
 8005870:	4770      	bx	lr
	...

08005874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005874:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005878:	4604      	mov	r4, r0
 800587a:	b918      	cbnz	r0, 8005884 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800587c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800587e:	b002      	add	sp, #8
 8005880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005884:	6803      	ldr	r3, [r0, #0]
 8005886:	07dd      	lsls	r5, r3, #31
 8005888:	d410      	bmi.n	80058ac <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	0798      	lsls	r0, r3, #30
 800588e:	d458      	bmi.n	8005942 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	071a      	lsls	r2, r3, #28
 8005894:	f100 809a 	bmi.w	80059cc <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	075b      	lsls	r3, r3, #29
 800589c:	f100 80b8 	bmi.w	8005a10 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058a0:	69a2      	ldr	r2, [r4, #24]
 80058a2:	2a00      	cmp	r2, #0
 80058a4:	f040 8119 	bne.w	8005ada <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80058a8:	2000      	movs	r0, #0
 80058aa:	e7e8      	b.n	800587e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058ac:	4ba6      	ldr	r3, [pc, #664]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 80058ae:	689a      	ldr	r2, [r3, #8]
 80058b0:	f002 020c 	and.w	r2, r2, #12
 80058b4:	2a04      	cmp	r2, #4
 80058b6:	d007      	beq.n	80058c8 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058be:	2a08      	cmp	r2, #8
 80058c0:	d10a      	bne.n	80058d8 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	0259      	lsls	r1, r3, #9
 80058c6:	d507      	bpl.n	80058d8 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c8:	4b9f      	ldr	r3, [pc, #636]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	039a      	lsls	r2, r3, #14
 80058ce:	d5dc      	bpl.n	800588a <HAL_RCC_OscConfig+0x16>
 80058d0:	6863      	ldr	r3, [r4, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1d9      	bne.n	800588a <HAL_RCC_OscConfig+0x16>
 80058d6:	e7d1      	b.n	800587c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058d8:	6863      	ldr	r3, [r4, #4]
 80058da:	4d9b      	ldr	r5, [pc, #620]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 80058dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e0:	d111      	bne.n	8005906 <HAL_RCC_OscConfig+0x92>
 80058e2:	682b      	ldr	r3, [r5, #0]
 80058e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058e8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80058ea:	f7fd fe2f 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ee:	4d96      	ldr	r5, [pc, #600]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80058f0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058f2:	682b      	ldr	r3, [r5, #0]
 80058f4:	039b      	lsls	r3, r3, #14
 80058f6:	d4c8      	bmi.n	800588a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058f8:	f7fd fe28 	bl	800354c <HAL_GetTick>
 80058fc:	1b80      	subs	r0, r0, r6
 80058fe:	2864      	cmp	r0, #100	; 0x64
 8005900:	d9f7      	bls.n	80058f2 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8005902:	2003      	movs	r0, #3
 8005904:	e7bb      	b.n	800587e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005906:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800590a:	d104      	bne.n	8005916 <HAL_RCC_OscConfig+0xa2>
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005912:	602b      	str	r3, [r5, #0]
 8005914:	e7e5      	b.n	80058e2 <HAL_RCC_OscConfig+0x6e>
 8005916:	682a      	ldr	r2, [r5, #0]
 8005918:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800591c:	602a      	str	r2, [r5, #0]
 800591e:	682a      	ldr	r2, [r5, #0]
 8005920:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005924:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1df      	bne.n	80058ea <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800592a:	f7fd fe0f 	bl	800354c <HAL_GetTick>
 800592e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005930:	682b      	ldr	r3, [r5, #0]
 8005932:	039f      	lsls	r7, r3, #14
 8005934:	d5a9      	bpl.n	800588a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005936:	f7fd fe09 	bl	800354c <HAL_GetTick>
 800593a:	1b80      	subs	r0, r0, r6
 800593c:	2864      	cmp	r0, #100	; 0x64
 800593e:	d9f7      	bls.n	8005930 <HAL_RCC_OscConfig+0xbc>
 8005940:	e7df      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005942:	4b81      	ldr	r3, [pc, #516]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	f012 0f0c 	tst.w	r2, #12
 800594a:	d007      	beq.n	800595c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800594c:	689a      	ldr	r2, [r3, #8]
 800594e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005952:	2a08      	cmp	r2, #8
 8005954:	d111      	bne.n	800597a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	025e      	lsls	r6, r3, #9
 800595a:	d40e      	bmi.n	800597a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800595c:	4b7a      	ldr	r3, [pc, #488]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	0795      	lsls	r5, r2, #30
 8005962:	d502      	bpl.n	800596a <HAL_RCC_OscConfig+0xf6>
 8005964:	68e2      	ldr	r2, [r4, #12]
 8005966:	2a01      	cmp	r2, #1
 8005968:	d188      	bne.n	800587c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	6921      	ldr	r1, [r4, #16]
 800596e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8005972:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8005976:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005978:	e78a      	b.n	8005890 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800597a:	68e2      	ldr	r2, [r4, #12]
 800597c:	4b73      	ldr	r3, [pc, #460]	; (8005b4c <HAL_RCC_OscConfig+0x2d8>)
 800597e:	b1b2      	cbz	r2, 80059ae <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8005980:	2201      	movs	r2, #1
 8005982:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005984:	f7fd fde2 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005988:	4d6f      	ldr	r5, [pc, #444]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800598a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	0798      	lsls	r0, r3, #30
 8005990:	d507      	bpl.n	80059a2 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005992:	682b      	ldr	r3, [r5, #0]
 8005994:	6922      	ldr	r2, [r4, #16]
 8005996:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800599a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800599e:	602b      	str	r3, [r5, #0]
 80059a0:	e776      	b.n	8005890 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059a2:	f7fd fdd3 	bl	800354c <HAL_GetTick>
 80059a6:	1b80      	subs	r0, r0, r6
 80059a8:	2802      	cmp	r0, #2
 80059aa:	d9ef      	bls.n	800598c <HAL_RCC_OscConfig+0x118>
 80059ac:	e7a9      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80059ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80059b0:	f7fd fdcc 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059b4:	4d64      	ldr	r5, [pc, #400]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80059b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	0799      	lsls	r1, r3, #30
 80059bc:	f57f af68 	bpl.w	8005890 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059c0:	f7fd fdc4 	bl	800354c <HAL_GetTick>
 80059c4:	1b80      	subs	r0, r0, r6
 80059c6:	2802      	cmp	r0, #2
 80059c8:	d9f6      	bls.n	80059b8 <HAL_RCC_OscConfig+0x144>
 80059ca:	e79a      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059cc:	6962      	ldr	r2, [r4, #20]
 80059ce:	4b60      	ldr	r3, [pc, #384]	; (8005b50 <HAL_RCC_OscConfig+0x2dc>)
 80059d0:	b17a      	cbz	r2, 80059f2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80059d2:	2201      	movs	r2, #1
 80059d4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80059d6:	f7fd fdb9 	bl	800354c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059da:	4d5b      	ldr	r5, [pc, #364]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80059dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059de:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80059e0:	079f      	lsls	r7, r3, #30
 80059e2:	f53f af59 	bmi.w	8005898 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059e6:	f7fd fdb1 	bl	800354c <HAL_GetTick>
 80059ea:	1b80      	subs	r0, r0, r6
 80059ec:	2802      	cmp	r0, #2
 80059ee:	d9f6      	bls.n	80059de <HAL_RCC_OscConfig+0x16a>
 80059f0:	e787      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80059f2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80059f4:	f7fd fdaa 	bl	800354c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059f8:	4d53      	ldr	r5, [pc, #332]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80059fa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059fc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80059fe:	0798      	lsls	r0, r3, #30
 8005a00:	f57f af4a 	bpl.w	8005898 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a04:	f7fd fda2 	bl	800354c <HAL_GetTick>
 8005a08:	1b80      	subs	r0, r0, r6
 8005a0a:	2802      	cmp	r0, #2
 8005a0c:	d9f6      	bls.n	80059fc <HAL_RCC_OscConfig+0x188>
 8005a0e:	e778      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a10:	4b4d      	ldr	r3, [pc, #308]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 8005a12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a14:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8005a18:	d128      	bne.n	8005a6c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a1a:	9201      	str	r2, [sp, #4]
 8005a1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a1e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005a22:	641a      	str	r2, [r3, #64]	; 0x40
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2a:	9301      	str	r3, [sp, #4]
 8005a2c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005a2e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a30:	4d48      	ldr	r5, [pc, #288]	; (8005b54 <HAL_RCC_OscConfig+0x2e0>)
 8005a32:	682b      	ldr	r3, [r5, #0]
 8005a34:	05d9      	lsls	r1, r3, #23
 8005a36:	d51b      	bpl.n	8005a70 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a38:	68a3      	ldr	r3, [r4, #8]
 8005a3a:	4d43      	ldr	r5, [pc, #268]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d127      	bne.n	8005a90 <HAL_RCC_OscConfig+0x21c>
 8005a40:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005a42:	f043 0301 	orr.w	r3, r3, #1
 8005a46:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8005a48:	f7fd fd80 	bl	800354c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a4c:	4d3e      	ldr	r5, [pc, #248]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8005a4e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a50:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a54:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005a56:	079b      	lsls	r3, r3, #30
 8005a58:	d539      	bpl.n	8005ace <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8005a5a:	2e00      	cmp	r6, #0
 8005a5c:	f43f af20 	beq.w	80058a0 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a60:	4a39      	ldr	r2, [pc, #228]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 8005a62:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005a64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a68:	6413      	str	r3, [r2, #64]	; 0x40
 8005a6a:	e719      	b.n	80058a0 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	e7df      	b.n	8005a30 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a76:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005a78:	f7fd fd68 	bl	800354c <HAL_GetTick>
 8005a7c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7e:	682b      	ldr	r3, [r5, #0]
 8005a80:	05da      	lsls	r2, r3, #23
 8005a82:	d4d9      	bmi.n	8005a38 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a84:	f7fd fd62 	bl	800354c <HAL_GetTick>
 8005a88:	1bc0      	subs	r0, r0, r7
 8005a8a:	2802      	cmp	r0, #2
 8005a8c:	d9f7      	bls.n	8005a7e <HAL_RCC_OscConfig+0x20a>
 8005a8e:	e738      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a90:	2b05      	cmp	r3, #5
 8005a92:	d104      	bne.n	8005a9e <HAL_RCC_OscConfig+0x22a>
 8005a94:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005a96:	f043 0304 	orr.w	r3, r3, #4
 8005a9a:	672b      	str	r3, [r5, #112]	; 0x70
 8005a9c:	e7d0      	b.n	8005a40 <HAL_RCC_OscConfig+0x1cc>
 8005a9e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	672a      	str	r2, [r5, #112]	; 0x70
 8005aa6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8005aa8:	f022 0204 	bic.w	r2, r2, #4
 8005aac:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1ca      	bne.n	8005a48 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8005ab2:	f7fd fd4b 	bl	800354c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ab6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8005aba:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005abc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005abe:	0798      	lsls	r0, r3, #30
 8005ac0:	d5cb      	bpl.n	8005a5a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ac2:	f7fd fd43 	bl	800354c <HAL_GetTick>
 8005ac6:	1bc0      	subs	r0, r0, r7
 8005ac8:	4540      	cmp	r0, r8
 8005aca:	d9f7      	bls.n	8005abc <HAL_RCC_OscConfig+0x248>
 8005acc:	e719      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ace:	f7fd fd3d 	bl	800354c <HAL_GetTick>
 8005ad2:	1bc0      	subs	r0, r0, r7
 8005ad4:	4540      	cmp	r0, r8
 8005ad6:	d9bd      	bls.n	8005a54 <HAL_RCC_OscConfig+0x1e0>
 8005ad8:	e713      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ada:	4d1b      	ldr	r5, [pc, #108]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
 8005adc:	68ab      	ldr	r3, [r5, #8]
 8005ade:	f003 030c 	and.w	r3, r3, #12
 8005ae2:	2b08      	cmp	r3, #8
 8005ae4:	f43f aeca 	beq.w	800587c <HAL_RCC_OscConfig+0x8>
 8005ae8:	4e1b      	ldr	r6, [pc, #108]	; (8005b58 <HAL_RCC_OscConfig+0x2e4>)
 8005aea:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aec:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8005aee:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005af0:	d134      	bne.n	8005b5c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8005af2:	f7fd fd2b 	bl	800354c <HAL_GetTick>
 8005af6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	0199      	lsls	r1, r3, #6
 8005afc:	d41e      	bmi.n	8005b3c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005afe:	6a22      	ldr	r2, [r4, #32]
 8005b00:	69e3      	ldr	r3, [r4, #28]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005b06:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005b0a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b0c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005b10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b12:	4c0d      	ldr	r4, [pc, #52]	; (8005b48 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b14:	0852      	lsrs	r2, r2, #1
 8005b16:	3a01      	subs	r2, #1
 8005b18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b1c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8005b1e:	2301      	movs	r3, #1
 8005b20:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8005b22:	f7fd fd13 	bl	800354c <HAL_GetTick>
 8005b26:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b28:	6823      	ldr	r3, [r4, #0]
 8005b2a:	019a      	lsls	r2, r3, #6
 8005b2c:	f53f aebc 	bmi.w	80058a8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b30:	f7fd fd0c 	bl	800354c <HAL_GetTick>
 8005b34:	1b40      	subs	r0, r0, r5
 8005b36:	2802      	cmp	r0, #2
 8005b38:	d9f6      	bls.n	8005b28 <HAL_RCC_OscConfig+0x2b4>
 8005b3a:	e6e2      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b3c:	f7fd fd06 	bl	800354c <HAL_GetTick>
 8005b40:	1bc0      	subs	r0, r0, r7
 8005b42:	2802      	cmp	r0, #2
 8005b44:	d9d8      	bls.n	8005af8 <HAL_RCC_OscConfig+0x284>
 8005b46:	e6dc      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
 8005b48:	40023800 	.word	0x40023800
 8005b4c:	42470000 	.word	0x42470000
 8005b50:	42470e80 	.word	0x42470e80
 8005b54:	40007000 	.word	0x40007000
 8005b58:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8005b5c:	f7fd fcf6 	bl	800354c <HAL_GetTick>
 8005b60:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	019b      	lsls	r3, r3, #6
 8005b66:	f57f ae9f 	bpl.w	80058a8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b6a:	f7fd fcef 	bl	800354c <HAL_GetTick>
 8005b6e:	1b00      	subs	r0, r0, r4
 8005b70:	2802      	cmp	r0, #2
 8005b72:	d9f6      	bls.n	8005b62 <HAL_RCC_OscConfig+0x2ee>
 8005b74:	e6c5      	b.n	8005902 <HAL_RCC_OscConfig+0x8e>
 8005b76:	bf00      	nop

08005b78 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b78:	4913      	ldr	r1, [pc, #76]	; (8005bc8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8005b7a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b7c:	688b      	ldr	r3, [r1, #8]
 8005b7e:	f003 030c 	and.w	r3, r3, #12
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d003      	beq.n	8005b8e <HAL_RCC_GetSysClockFreq+0x16>
 8005b86:	2b08      	cmp	r3, #8
 8005b88:	d003      	beq.n	8005b92 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b8a:	4810      	ldr	r0, [pc, #64]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005b8c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8005b8e:	4810      	ldr	r0, [pc, #64]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x58>)
 8005b90:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b92:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b94:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b96:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b98:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b9c:	bf14      	ite	ne
 8005b9e:	480c      	ldrne	r0, [pc, #48]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba0:	480a      	ldreq	r0, [pc, #40]	; (8005bcc <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8005ba6:	bf18      	it	ne
 8005ba8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005baa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bae:	fba1 0100 	umull	r0, r1, r1, r0
 8005bb2:	f7fb f855 	bl	8000c60 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005bb6:	4b04      	ldr	r3, [pc, #16]	; (8005bc8 <HAL_RCC_GetSysClockFreq+0x50>)
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8005bc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8005bc6:	bd08      	pop	{r3, pc}
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	00f42400 	.word	0x00f42400
 8005bd0:	007a1200 	.word	0x007a1200

08005bd4 <HAL_RCC_ClockConfig>:
{
 8005bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8005bda:	4604      	mov	r4, r0
 8005bdc:	b910      	cbnz	r0, 8005be4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8005bde:	2001      	movs	r0, #1
 8005be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005be4:	4b44      	ldr	r3, [pc, #272]	; (8005cf8 <HAL_RCC_ClockConfig+0x124>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	f002 020f 	and.w	r2, r2, #15
 8005bec:	428a      	cmp	r2, r1
 8005bee:	d328      	bcc.n	8005c42 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf0:	6821      	ldr	r1, [r4, #0]
 8005bf2:	078f      	lsls	r7, r1, #30
 8005bf4:	d42d      	bmi.n	8005c52 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bf6:	07c8      	lsls	r0, r1, #31
 8005bf8:	d440      	bmi.n	8005c7c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005bfa:	4b3f      	ldr	r3, [pc, #252]	; (8005cf8 <HAL_RCC_ClockConfig+0x124>)
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f002 020f 	and.w	r2, r2, #15
 8005c02:	4295      	cmp	r5, r2
 8005c04:	d366      	bcc.n	8005cd4 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	0751      	lsls	r1, r2, #29
 8005c0a:	d46c      	bmi.n	8005ce6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c0c:	0713      	lsls	r3, r2, #28
 8005c0e:	d507      	bpl.n	8005c20 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c10:	4a3a      	ldr	r2, [pc, #232]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
 8005c12:	6921      	ldr	r1, [r4, #16]
 8005c14:	6893      	ldr	r3, [r2, #8]
 8005c16:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005c1a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005c1e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c20:	f7ff ffaa 	bl	8005b78 <HAL_RCC_GetSysClockFreq>
 8005c24:	4b35      	ldr	r3, [pc, #212]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
 8005c26:	4a36      	ldr	r2, [pc, #216]	; (8005d00 <HAL_RCC_ClockConfig+0x12c>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005c2e:	5cd3      	ldrb	r3, [r2, r3]
 8005c30:	40d8      	lsrs	r0, r3
 8005c32:	4b34      	ldr	r3, [pc, #208]	; (8005d04 <HAL_RCC_ClockConfig+0x130>)
 8005c34:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005c36:	2000      	movs	r0, #0
 8005c38:	f7fc fd82 	bl	8002740 <HAL_InitTick>
  return HAL_OK;
 8005c3c:	2000      	movs	r0, #0
 8005c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c42:	b2ca      	uxtb	r2, r1
 8005c44:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 030f 	and.w	r3, r3, #15
 8005c4c:	4299      	cmp	r1, r3
 8005c4e:	d1c6      	bne.n	8005bde <HAL_RCC_ClockConfig+0xa>
 8005c50:	e7ce      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x1c>
 8005c52:	4b2a      	ldr	r3, [pc, #168]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c54:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c58:	bf1e      	ittt	ne
 8005c5a:	689a      	ldrne	r2, [r3, #8]
 8005c5c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8005c60:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c62:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c64:	bf42      	ittt	mi
 8005c66:	689a      	ldrmi	r2, [r3, #8]
 8005c68:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8005c6c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c6e:	689a      	ldr	r2, [r3, #8]
 8005c70:	68a0      	ldr	r0, [r4, #8]
 8005c72:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005c76:	4302      	orrs	r2, r0
 8005c78:	609a      	str	r2, [r3, #8]
 8005c7a:	e7bc      	b.n	8005bf6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c7c:	6862      	ldr	r2, [r4, #4]
 8005c7e:	4b1f      	ldr	r3, [pc, #124]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
 8005c80:	2a01      	cmp	r2, #1
 8005c82:	d11d      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c8a:	d0a8      	beq.n	8005bde <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c8c:	4e1b      	ldr	r6, [pc, #108]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
 8005c8e:	68b3      	ldr	r3, [r6, #8]
 8005c90:	f023 0303 	bic.w	r3, r3, #3
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005c98:	f7fd fc58 	bl	800354c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005ca0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca2:	68b3      	ldr	r3, [r6, #8]
 8005ca4:	6862      	ldr	r2, [r4, #4]
 8005ca6:	f003 030c 	and.w	r3, r3, #12
 8005caa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005cae:	d0a4      	beq.n	8005bfa <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb0:	f7fd fc4c 	bl	800354c <HAL_GetTick>
 8005cb4:	1bc0      	subs	r0, r0, r7
 8005cb6:	4540      	cmp	r0, r8
 8005cb8:	d9f3      	bls.n	8005ca2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8005cba:	2003      	movs	r0, #3
}
 8005cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cc0:	1e91      	subs	r1, r2, #2
 8005cc2:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc4:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cc6:	d802      	bhi.n	8005cce <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005ccc:	e7dd      	b.n	8005c8a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cce:	f013 0f02 	tst.w	r3, #2
 8005cd2:	e7da      	b.n	8005c8a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd4:	b2ea      	uxtb	r2, r5
 8005cd6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 030f 	and.w	r3, r3, #15
 8005cde:	429d      	cmp	r5, r3
 8005ce0:	f47f af7d 	bne.w	8005bde <HAL_RCC_ClockConfig+0xa>
 8005ce4:	e78f      	b.n	8005c06 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ce6:	4905      	ldr	r1, [pc, #20]	; (8005cfc <HAL_RCC_ClockConfig+0x128>)
 8005ce8:	68e0      	ldr	r0, [r4, #12]
 8005cea:	688b      	ldr	r3, [r1, #8]
 8005cec:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8005cf0:	4303      	orrs	r3, r0
 8005cf2:	608b      	str	r3, [r1, #8]
 8005cf4:	e78a      	b.n	8005c0c <HAL_RCC_ClockConfig+0x38>
 8005cf6:	bf00      	nop
 8005cf8:	40023c00 	.word	0x40023c00
 8005cfc:	40023800 	.word	0x40023800
 8005d00:	0800fac1 	.word	0x0800fac1
 8005d04:	20000008 	.word	0x20000008

08005d08 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8005d08:	4b01      	ldr	r3, [pc, #4]	; (8005d10 <HAL_RCC_GetHCLKFreq+0x8>)
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	20000008 	.word	0x20000008

08005d14 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005d14:	4b04      	ldr	r3, [pc, #16]	; (8005d28 <HAL_RCC_GetPCLK1Freq+0x14>)
 8005d16:	4a05      	ldr	r2, [pc, #20]	; (8005d2c <HAL_RCC_GetPCLK1Freq+0x18>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8005d1e:	5cd3      	ldrb	r3, [r2, r3]
 8005d20:	4a03      	ldr	r2, [pc, #12]	; (8005d30 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005d22:	6810      	ldr	r0, [r2, #0]
}
 8005d24:	40d8      	lsrs	r0, r3
 8005d26:	4770      	bx	lr
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	0800fad1 	.word	0x0800fad1
 8005d30:	20000008 	.word	0x20000008

08005d34 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d34:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <HAL_RCC_GetPCLK2Freq+0x14>)
 8005d36:	4a05      	ldr	r2, [pc, #20]	; (8005d4c <HAL_RCC_GetPCLK2Freq+0x18>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8005d3e:	5cd3      	ldrb	r3, [r2, r3]
 8005d40:	4a03      	ldr	r2, [pc, #12]	; (8005d50 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005d42:	6810      	ldr	r0, [r2, #0]
}
 8005d44:	40d8      	lsrs	r0, r3
 8005d46:	4770      	bx	lr
 8005d48:	40023800 	.word	0x40023800
 8005d4c:	0800fad1 	.word	0x0800fad1
 8005d50:	20000008 	.word	0x20000008

08005d54 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005d54:	230f      	movs	r3, #15
 8005d56:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005d58:	4b0b      	ldr	r3, [pc, #44]	; (8005d88 <HAL_RCC_GetClockConfig+0x34>)
 8005d5a:	689a      	ldr	r2, [r3, #8]
 8005d5c:	f002 0203 	and.w	r2, r2, #3
 8005d60:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005d68:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8005d70:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	08db      	lsrs	r3, r3, #3
 8005d76:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005d7a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005d7c:	4b03      	ldr	r3, [pc, #12]	; (8005d8c <HAL_RCC_GetClockConfig+0x38>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 030f 	and.w	r3, r3, #15
 8005d84:	600b      	str	r3, [r1, #0]
 8005d86:	4770      	bx	lr
 8005d88:	40023800 	.word	0x40023800
 8005d8c:	40023c00 	.word	0x40023c00

08005d90 <HAL_RCCEx_PeriphCLKConfig>:

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d90:	6803      	ldr	r3, [r0, #0]
{
 8005d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d94:	079a      	lsls	r2, r3, #30
{
 8005d96:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d98:	f040 8088 	bne.w	8005eac <HAL_RCCEx_PeriphCLKConfig+0x11c>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005d9c:	6823      	ldr	r3, [r4, #0]
 8005d9e:	f013 0f0c 	tst.w	r3, #12
 8005da2:	d044      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005da4:	4d80      	ldr	r5, [pc, #512]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x218>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005da6:	4e81      	ldr	r6, [pc, #516]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8005da8:	2300      	movs	r3, #0
 8005daa:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005dac:	f7fd fbce 	bl	800354c <HAL_GetTick>
 8005db0:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005db2:	6833      	ldr	r3, [r6, #0]
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	f100 80bd 	bmi.w	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005dba:	6821      	ldr	r1, [r4, #0]
 8005dbc:	074f      	lsls	r7, r1, #29
 8005dbe:	d515      	bpl.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x5c>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005dc0:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005dc2:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005dc6:	6920      	ldr	r0, [r4, #16]
 8005dc8:	061b      	lsls	r3, r3, #24
 8005dca:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8005dce:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005dd8:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8005ddc:	6a22      	ldr	r2, [r4, #32]
 8005dde:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8005de2:	3a01      	subs	r2, #1
 8005de4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005de8:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005dec:	070e      	lsls	r6, r1, #28
 8005dee:	d514      	bpl.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005df0:	4a6e      	ldr	r2, [pc, #440]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005df2:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005df4:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005df8:	6920      	ldr	r0, [r4, #16]
 8005dfa:	071b      	lsls	r3, r3, #28
 8005dfc:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8005e00:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8005e04:	430b      	orrs	r3, r1
 8005e06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005e0a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8005e0e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005e10:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005e14:	430b      	orrs	r3, r1
 8005e16:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e1e:	f7fd fb95 	bl	800354c <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e22:	4d62      	ldr	r5, [pc, #392]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8005e24:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e26:	682b      	ldr	r3, [r5, #0]
 8005e28:	0098      	lsls	r0, r3, #2
 8005e2a:	f140 808a 	bpl.w	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	069a      	lsls	r2, r3, #26
 8005e32:	d531      	bpl.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e34:	2300      	movs	r3, #0
 8005e36:	9301      	str	r3, [sp, #4]
 8005e38:	4b5c      	ldr	r3, [pc, #368]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005e3a:	4d5d      	ldr	r5, [pc, #372]	; (8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x220>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e3e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8005e4e:	682b      	ldr	r3, [r5, #0]
 8005e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e54:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005e56:	f7fd fb79 	bl	800354c <HAL_GetTick>
 8005e5a:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	05d9      	lsls	r1, r3, #23
 8005e60:	d576      	bpl.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e62:	4d52      	ldr	r5, [pc, #328]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8005e64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e66:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005e6a:	d177      	bne.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005e6e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005e72:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005e76:	4a4d      	ldr	r2, [pc, #308]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8005e78:	f040 8091 	bne.w	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8005e7c:	6891      	ldr	r1, [r2, #8]
 8005e7e:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8005e82:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8005e86:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8005e8a:	4301      	orrs	r1, r0
 8005e8c:	6091      	str	r1, [r2, #8]
 8005e8e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e94:	430b      	orrs	r3, r1
 8005e96:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e98:	6820      	ldr	r0, [r4, #0]
 8005e9a:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e9e:	bf1f      	itttt	ne
 8005ea0:	4b44      	ldrne	r3, [pc, #272]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005ea2:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 8005ea6:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 8005ea8:	2000      	movne	r0, #0
 8005eaa:	e041      	b.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_PLLI2S_DISABLE();
 8005eac:	4d42      	ldr	r5, [pc, #264]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005eae:	4e3f      	ldr	r6, [pc, #252]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005eb4:	f7fd fb4a 	bl	800354c <HAL_GetTick>
 8005eb8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005eba:	6833      	ldr	r3, [r6, #0]
 8005ebc:	011b      	lsls	r3, r3, #4
 8005ebe:	d431      	bmi.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x194>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	07d7      	lsls	r7, r2, #31
 8005ec4:	d506      	bpl.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005ec6:	68a3      	ldr	r3, [r4, #8]
 8005ec8:	6861      	ldr	r1, [r4, #4]
 8005eca:	071b      	lsls	r3, r3, #28
 8005ecc:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8005ed0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005ed4:	0790      	lsls	r0, r2, #30
 8005ed6:	d515      	bpl.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x174>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ed8:	4a34      	ldr	r2, [pc, #208]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005eda:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005edc:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005ee0:	6860      	ldr	r0, [r4, #4]
 8005ee2:	061b      	lsls	r3, r3, #24
 8005ee4:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8005ee8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8005eec:	430b      	orrs	r3, r1
 8005eee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005ef2:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8005ef6:	69e3      	ldr	r3, [r4, #28]
 8005ef8:	f021 011f 	bic.w	r1, r1, #31
 8005efc:	3b01      	subs	r3, #1
 8005efe:	430b      	orrs	r3, r1
 8005f00:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLI2S_ENABLE();
 8005f04:	2301      	movs	r3, #1
 8005f06:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005f08:	f7fd fb20 	bl	800354c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f0c:	4d27      	ldr	r5, [pc, #156]	; (8005fac <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8005f0e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	0119      	lsls	r1, r3, #4
 8005f14:	f53f af42 	bmi.w	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f18:	f7fd fb18 	bl	800354c <HAL_GetTick>
 8005f1c:	1b80      	subs	r0, r0, r6
 8005f1e:	2802      	cmp	r0, #2
 8005f20:	d9f6      	bls.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8005f22:	e004      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f24:	f7fd fb12 	bl	800354c <HAL_GetTick>
 8005f28:	1bc0      	subs	r0, r0, r7
 8005f2a:	2802      	cmp	r0, #2
 8005f2c:	d9c5      	bls.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x12a>
        return HAL_TIMEOUT;
 8005f2e:	2003      	movs	r0, #3
}
 8005f30:	b003      	add	sp, #12
 8005f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f34:	f7fd fb0a 	bl	800354c <HAL_GetTick>
 8005f38:	1bc0      	subs	r0, r0, r7
 8005f3a:	2802      	cmp	r0, #2
 8005f3c:	f67f af39 	bls.w	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8005f40:	e7f5      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f42:	f7fd fb03 	bl	800354c <HAL_GetTick>
 8005f46:	1b80      	subs	r0, r0, r6
 8005f48:	2802      	cmp	r0, #2
 8005f4a:	f67f af6c 	bls.w	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8005f4e:	e7ee      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005f50:	f7fd fafc 	bl	800354c <HAL_GetTick>
 8005f54:	1b80      	subs	r0, r0, r6
 8005f56:	2802      	cmp	r0, #2
 8005f58:	d980      	bls.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005f5a:	e7e8      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f5c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005f5e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d082      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f66:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f68:	4a14      	ldr	r2, [pc, #80]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f72:	2100      	movs	r1, #0
 8005f74:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8005f76:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f78:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005f7a:	07da      	lsls	r2, r3, #31
 8005f7c:	f57f af76 	bpl.w	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 8005f80:	f7fd fae4 	bl	800354c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f84:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005f88:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f8a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005f8c:	079b      	lsls	r3, r3, #30
 8005f8e:	f53f af6d 	bmi.w	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f92:	f7fd fadb 	bl	800354c <HAL_GetTick>
 8005f96:	1b80      	subs	r0, r0, r6
 8005f98:	42b8      	cmp	r0, r7
 8005f9a:	d9f6      	bls.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005f9c:	e7c7      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f9e:	6891      	ldr	r1, [r2, #8]
 8005fa0:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8005fa4:	e772      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8005fa6:	bf00      	nop
 8005fa8:	42470070 	.word	0x42470070
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	40007000 	.word	0x40007000
 8005fb4:	424711e0 	.word	0x424711e0
 8005fb8:	42470068 	.word	0x42470068
 8005fbc:	42470e40 	.word	0x42470e40

08005fc0 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005fc0:	6802      	ldr	r2, [r0, #0]
{
 8005fc2:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005fc4:	68d3      	ldr	r3, [r2, #12]
 8005fc6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fca:	60d3      	str	r3, [r2, #12]
{
 8005fcc:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 8005fce:	f7fd fabd 	bl	800354c <HAL_GetTick>
 8005fd2:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	069b      	lsls	r3, r3, #26
 8005fda:	d501      	bpl.n	8005fe0 <HAL_RTC_WaitForSynchro+0x20>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 8005fdc:	2000      	movs	r0, #0
 8005fde:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005fe0:	f7fd fab4 	bl	800354c <HAL_GetTick>
 8005fe4:	1b40      	subs	r0, r0, r5
 8005fe6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005fea:	d9f3      	bls.n	8005fd4 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8005fec:	2003      	movs	r0, #3
}
 8005fee:	bd38      	pop	{r3, r4, r5, pc}

08005ff0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005ff0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005ff2:	6803      	ldr	r3, [r0, #0]
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	0652      	lsls	r2, r2, #25
{
 8005ff8:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005ffa:	d501      	bpl.n	8006000 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006000:	f04f 32ff 	mov.w	r2, #4294967295
 8006004:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8006006:	f7fd faa1 	bl	800354c <HAL_GetTick>
 800600a:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	065b      	lsls	r3, r3, #25
 8006012:	d4f3      	bmi.n	8005ffc <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006014:	f7fd fa9a 	bl	800354c <HAL_GetTick>
 8006018:	1b40      	subs	r0, r0, r5
 800601a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800601e:	d9f5      	bls.n	800600c <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8006020:	2003      	movs	r0, #3
}
 8006022:	bd38      	pop	{r3, r4, r5, pc}

08006024 <HAL_RTC_Init>:
{
 8006024:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8006026:	4604      	mov	r4, r0
 8006028:	b1b8      	cbz	r0, 800605a <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800602a:	7f43      	ldrb	r3, [r0, #29]
 800602c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006030:	b913      	cbnz	r3, 8006038 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8006032:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8006034:	f7fc fa6e 	bl	8002514 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8006038:	2302      	movs	r3, #2
 800603a:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800603c:	6823      	ldr	r3, [r4, #0]
 800603e:	22ca      	movs	r2, #202	; 0xca
 8006040:	625a      	str	r2, [r3, #36]	; 0x24
 8006042:	2253      	movs	r2, #83	; 0x53
 8006044:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006046:	4620      	mov	r0, r4
 8006048:	f7ff ffd2 	bl	8005ff0 <RTC_EnterInitMode>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	4605      	mov	r5, r0
 8006050:	b128      	cbz	r0, 800605e <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006052:	22ff      	movs	r2, #255	; 0xff
 8006054:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006056:	2304      	movs	r3, #4
 8006058:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 800605a:	2501      	movs	r5, #1
 800605c:	e02e      	b.n	80060bc <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800605e:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006060:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006062:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8006066:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800606a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800606c:	6862      	ldr	r2, [r4, #4]
 800606e:	6899      	ldr	r1, [r3, #8]
 8006070:	4302      	orrs	r2, r0
 8006072:	6960      	ldr	r0, [r4, #20]
 8006074:	4302      	orrs	r2, r0
 8006076:	430a      	orrs	r2, r1
 8006078:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800607a:	68e2      	ldr	r2, [r4, #12]
 800607c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	68a1      	ldr	r1, [r4, #8]
 8006082:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006086:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800608e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	069b      	lsls	r3, r3, #26
 8006094:	d405      	bmi.n	80060a2 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006096:	4620      	mov	r0, r4
 8006098:	f7ff ff92 	bl	8005fc0 <HAL_RTC_WaitForSynchro>
 800609c:	b108      	cbz	r0, 80060a2 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	e7d7      	b.n	8006052 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80060a2:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 80060a4:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80060a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80060ac:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 80060ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060b0:	430a      	orrs	r2, r1
 80060b2:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80060b4:	22ff      	movs	r2, #255	; 0xff
 80060b6:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80060b8:	2301      	movs	r3, #1
 80060ba:	7763      	strb	r3, [r4, #29]
}
 80060bc:	4628      	mov	r0, r5
 80060be:	bd38      	pop	{r3, r4, r5, pc}

080060c0 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80060c0:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 80060c2:	2809      	cmp	r0, #9
 80060c4:	d803      	bhi.n	80060ce <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80060c6:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80060ca:	b2c0      	uxtb	r0, r0
 80060cc:	4770      	bx	lr
    Value -= 10U;
 80060ce:	380a      	subs	r0, #10
    bcdhigh++;
 80060d0:	3301      	adds	r3, #1
    Value -= 10U;
 80060d2:	b2c0      	uxtb	r0, r0
 80060d4:	e7f5      	b.n	80060c2 <RTC_ByteToBcd2+0x2>

080060d6 <HAL_RTC_SetDate>:
{
 80060d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 80060d8:	7f03      	ldrb	r3, [r0, #28]
 80060da:	2b01      	cmp	r3, #1
{
 80060dc:	4605      	mov	r5, r0
 80060de:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 80060e2:	d030      	beq.n	8006146 <HAL_RTC_SetDate+0x70>
 80060e4:	2301      	movs	r3, #1
 80060e6:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 80060e8:	7746      	strb	r6, [r0, #29]
 80060ea:	784b      	ldrb	r3, [r1, #1]
 80060ec:	78c8      	ldrb	r0, [r1, #3]
 80060ee:	788e      	ldrb	r6, [r1, #2]
 80060f0:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80060f2:	2a00      	cmp	r2, #0
 80060f4:	d148      	bne.n	8006188 <HAL_RTC_SetDate+0xb2>
 80060f6:	06da      	lsls	r2, r3, #27
 80060f8:	d503      	bpl.n	8006102 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80060fa:	f023 0310 	bic.w	r3, r3, #16
 80060fe:	330a      	adds	r3, #10
 8006100:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006102:	f7ff ffdd 	bl	80060c0 <RTC_ByteToBcd2>
 8006106:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006108:	7848      	ldrb	r0, [r1, #1]
 800610a:	f7ff ffd9 	bl	80060c0 <RTC_ByteToBcd2>
 800610e:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006110:	4630      	mov	r0, r6
 8006112:	f7ff ffd5 	bl	80060c0 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006116:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 800611a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800611e:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006122:	682b      	ldr	r3, [r5, #0]
 8006124:	22ca      	movs	r2, #202	; 0xca
 8006126:	625a      	str	r2, [r3, #36]	; 0x24
 8006128:	2253      	movs	r2, #83	; 0x53
 800612a:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800612c:	4628      	mov	r0, r5
 800612e:	f7ff ff5f 	bl	8005ff0 <RTC_EnterInitMode>
 8006132:	682b      	ldr	r3, [r5, #0]
 8006134:	4606      	mov	r6, r0
 8006136:	b140      	cbz	r0, 800614a <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8006138:	22ff      	movs	r2, #255	; 0xff
 800613a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800613c:	2304      	movs	r3, #4
 800613e:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8006140:	2300      	movs	r3, #0
 8006142:	772b      	strb	r3, [r5, #28]
        return HAL_ERROR;
 8006144:	2601      	movs	r6, #1
}
 8006146:	4630      	mov	r0, r6
 8006148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800614a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 800614e:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8006152:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8006154:	68da      	ldr	r2, [r3, #12]
 8006156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800615a:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	069b      	lsls	r3, r3, #26
 8006160:	d40a      	bmi.n	8006178 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006162:	4628      	mov	r0, r5
 8006164:	f7ff ff2c 	bl	8005fc0 <HAL_RTC_WaitForSynchro>
 8006168:	b130      	cbz	r0, 8006178 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800616a:	682b      	ldr	r3, [r5, #0]
 800616c:	22ff      	movs	r2, #255	; 0xff
 800616e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006170:	2304      	movs	r3, #4
 8006172:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 8006174:	772e      	strb	r6, [r5, #28]
 8006176:	e7e5      	b.n	8006144 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	22ff      	movs	r2, #255	; 0xff
 800617c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 800617e:	2301      	movs	r3, #1
 8006180:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8006182:	2300      	movs	r3, #0
 8006184:	772b      	strb	r3, [r5, #28]
    return HAL_OK;    
 8006186:	e7de      	b.n	8006146 <HAL_RTC_SetDate+0x70>
                  (((uint32_t)sDate->Month) << 8U) | \
 8006188:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800618a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800618e:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006190:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8006194:	e7c5      	b.n	8006122 <HAL_RTC_SetDate+0x4c>

08006196 <HAL_RTC_SetTime>:
{
 8006196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8006198:	7f03      	ldrb	r3, [r0, #28]
 800619a:	2b01      	cmp	r3, #1
{
 800619c:	4606      	mov	r6, r0
 800619e:	460f      	mov	r7, r1
 80061a0:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 80061a4:	d02f      	beq.n	8006206 <HAL_RTC_SetTime+0x70>
 80061a6:	2301      	movs	r3, #1
 80061a8:	7703      	strb	r3, [r0, #28]
 80061aa:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80061ac:	7745      	strb	r5, [r0, #29]
 80061ae:	7808      	ldrb	r0, [r1, #0]
 80061b0:	784d      	ldrb	r5, [r1, #1]
 80061b2:	788c      	ldrb	r4, [r1, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80061b4:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 80061b6:	bb42      	cbnz	r2, 800620a <HAL_RTC_SetTime+0x74>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80061b8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 80061bc:	bf08      	it	eq
 80061be:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80061c0:	f7ff ff7e 	bl	80060c0 <RTC_ByteToBcd2>
 80061c4:	4601      	mov	r1, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80061c6:	4628      	mov	r0, r5
 80061c8:	f7ff ff7a 	bl	80060c0 <RTC_ByteToBcd2>
 80061cc:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80061ce:	4620      	mov	r0, r4
 80061d0:	f7ff ff76 	bl	80060c0 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 80061d4:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80061d6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80061da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80061de:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061e2:	6833      	ldr	r3, [r6, #0]
 80061e4:	22ca      	movs	r2, #202	; 0xca
 80061e6:	625a      	str	r2, [r3, #36]	; 0x24
 80061e8:	2253      	movs	r2, #83	; 0x53
 80061ea:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80061ec:	4630      	mov	r0, r6
 80061ee:	f7ff feff 	bl	8005ff0 <RTC_EnterInitMode>
 80061f2:	6833      	ldr	r3, [r6, #0]
 80061f4:	4605      	mov	r5, r0
 80061f6:	b1a8      	cbz	r0, 8006224 <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80061f8:	22ff      	movs	r2, #255	; 0xff
 80061fa:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061fc:	2304      	movs	r3, #4
 80061fe:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8006200:	2300      	movs	r3, #0
 8006202:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8006204:	2501      	movs	r5, #1
}
 8006206:	4628      	mov	r0, r5
 8006208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800620a:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800620e:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 8006212:	bf08      	it	eq
 8006214:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006216:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800621a:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 800621c:	78cc      	ldrb	r4, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800621e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8006222:	e7de      	b.n	80061e2 <HAL_RTC_SetTime+0x4c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006224:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8006228:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 800622c:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800622e:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006230:	6938      	ldr	r0, [r7, #16]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8006232:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006236:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	6899      	ldr	r1, [r3, #8]
 800623c:	4302      	orrs	r2, r0
 800623e:	430a      	orrs	r2, r1
 8006240:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006248:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	069b      	lsls	r3, r3, #26
 800624e:	d40a      	bmi.n	8006266 <HAL_RTC_SetTime+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006250:	4630      	mov	r0, r6
 8006252:	f7ff feb5 	bl	8005fc0 <HAL_RTC_WaitForSynchro>
 8006256:	b130      	cbz	r0, 8006266 <HAL_RTC_SetTime+0xd0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8006258:	6833      	ldr	r3, [r6, #0]
 800625a:	22ff      	movs	r2, #255	; 0xff
 800625c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800625e:	2304      	movs	r3, #4
 8006260:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8006262:	7735      	strb	r5, [r6, #28]
 8006264:	e7ce      	b.n	8006204 <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006266:	6833      	ldr	r3, [r6, #0]
 8006268:	22ff      	movs	r2, #255	; 0xff
 800626a:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 800626c:	2301      	movs	r3, #1
 800626e:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc); 
 8006270:	2300      	movs	r3, #0
 8006272:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8006274:	e7c7      	b.n	8006206 <HAL_RTC_SetTime+0x70>

08006276 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8006276:	6803      	ldr	r3, [r0, #0]
 8006278:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800627a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800627e:	4770      	bx	lr

08006280 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8006280:	6803      	ldr	r3, [r0, #0]
 8006282:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006284:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8006288:	4770      	bx	lr

0800628a <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800628a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800628e:	9e06      	ldr	r6, [sp, #24]
 8006290:	4604      	mov	r4, r0
 8006292:	4688      	mov	r8, r1
 8006294:	4617      	mov	r7, r2
 8006296:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006298:	6822      	ldr	r2, [r4, #0]
 800629a:	6893      	ldr	r3, [r2, #8]
 800629c:	ea38 0303 	bics.w	r3, r8, r3
 80062a0:	bf0c      	ite	eq
 80062a2:	2301      	moveq	r3, #1
 80062a4:	2300      	movne	r3, #0
 80062a6:	429f      	cmp	r7, r3
 80062a8:	d102      	bne.n	80062b0 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80062aa:	2000      	movs	r0, #0
}
 80062ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80062b0:	1c6b      	adds	r3, r5, #1
 80062b2:	d0f2      	beq.n	800629a <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80062b4:	bb55      	cbnz	r5, 800630c <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062be:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062c0:	6862      	ldr	r2, [r4, #4]
 80062c2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80062c6:	d10a      	bne.n	80062de <SPI_WaitFlagStateUntilTimeout+0x54>
 80062c8:	68a2      	ldr	r2, [r4, #8]
 80062ca:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80062ce:	d002      	beq.n	80062d6 <SPI_WaitFlagStateUntilTimeout+0x4c>
 80062d0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80062d4:	d103      	bne.n	80062de <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062dc:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062de:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80062e0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80062e4:	d109      	bne.n	80062fa <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062ec:	0412      	lsls	r2, r2, #16
 80062ee:	0c12      	lsrs	r2, r2, #16
 80062f0:	601a      	str	r2, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062f8:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80062fa:	2301      	movs	r3, #1
 80062fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8006300:	2300      	movs	r3, #0
 8006302:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8006306:	2003      	movs	r0, #3
 8006308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800630c:	f7fd f91e 	bl	800354c <HAL_GetTick>
 8006310:	1b80      	subs	r0, r0, r6
 8006312:	4285      	cmp	r5, r0
 8006314:	d8c0      	bhi.n	8006298 <SPI_WaitFlagStateUntilTimeout+0xe>
 8006316:	e7ce      	b.n	80062b6 <SPI_WaitFlagStateUntilTimeout+0x2c>

08006318 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006318:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800631a:	460b      	mov	r3, r1
 800631c:	9200      	str	r2, [sp, #0]
 800631e:	2180      	movs	r1, #128	; 0x80
 8006320:	2200      	movs	r2, #0
{
 8006322:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006324:	f7ff ffb1 	bl	800628a <SPI_WaitFlagStateUntilTimeout>
 8006328:	b120      	cbz	r0, 8006334 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800632a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800632c:	f043 0320 	orr.w	r3, r3, #32
 8006330:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8006332:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8006334:	b002      	add	sp, #8
 8006336:	bd10      	pop	{r4, pc}

08006338 <HAL_SPI_Init>:
{
 8006338:	b510      	push	{r4, lr}
  if(hspi == NULL)
 800633a:	4604      	mov	r4, r0
 800633c:	2800      	cmp	r0, #0
 800633e:	d036      	beq.n	80063ae <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006340:	2300      	movs	r3, #0
 8006342:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 8006344:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8006348:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800634c:	b91b      	cbnz	r3, 8006356 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 800634e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8006352:	f7fc f80d 	bl	8002370 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8006356:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006358:	68a0      	ldr	r0, [r4, #8]
 800635a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 800635c:	2302      	movs	r3, #2
 800635e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8006362:	680b      	ldr	r3, [r1, #0]
 8006364:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006368:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800636a:	6863      	ldr	r3, [r4, #4]
 800636c:	4303      	orrs	r3, r0
 800636e:	68e0      	ldr	r0, [r4, #12]
 8006370:	4303      	orrs	r3, r0
 8006372:	6920      	ldr	r0, [r4, #16]
 8006374:	4303      	orrs	r3, r0
 8006376:	6960      	ldr	r0, [r4, #20]
 8006378:	4303      	orrs	r3, r0
 800637a:	69e0      	ldr	r0, [r4, #28]
 800637c:	4303      	orrs	r3, r0
 800637e:	6a20      	ldr	r0, [r4, #32]
 8006380:	4303      	orrs	r3, r0
 8006382:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006384:	4303      	orrs	r3, r0
 8006386:	f402 7000 	and.w	r0, r2, #512	; 0x200
 800638a:	4303      	orrs	r3, r0
 800638c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800638e:	0c12      	lsrs	r2, r2, #16
 8006390:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006392:	f002 0204 	and.w	r2, r2, #4
 8006396:	431a      	orrs	r2, r3
 8006398:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800639a:	69cb      	ldr	r3, [r1, #28]
 800639c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063a0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063a2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80063a4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063a6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80063a8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 80063ac:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80063ae:	2001      	movs	r0, #1
}
 80063b0:	bd10      	pop	{r4, pc}

080063b2 <HAL_SPI_TransmitReceive>:
{
 80063b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063b6:	4699      	mov	r9, r3
  __HAL_LOCK(hspi);
 80063b8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80063bc:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 80063be:	2b01      	cmp	r3, #1
{
 80063c0:	4604      	mov	r4, r0
 80063c2:	460d      	mov	r5, r1
 80063c4:	4616      	mov	r6, r2
 80063c6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 80063c8:	f000 80ed 	beq.w	80065a6 <HAL_SPI_TransmitReceive+0x1f4>
 80063cc:	2301      	movs	r3, #1
 80063ce:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80063d2:	f7fd f8bb 	bl	800354c <HAL_GetTick>
  tmp  = hspi->State;
 80063d6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp1 = hspi->Init.Mode;
 80063da:	6861      	ldr	r1, [r4, #4]
  tmp  = hspi->State;
 80063dc:	b2db      	uxtb	r3, r3
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80063de:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80063e0:	4680      	mov	r8, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80063e2:	d00a      	beq.n	80063fa <HAL_SPI_TransmitReceive+0x48>
 80063e4:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80063e8:	f040 80db 	bne.w	80065a2 <HAL_SPI_TransmitReceive+0x1f0>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80063ec:	68a2      	ldr	r2, [r4, #8]
 80063ee:	2a00      	cmp	r2, #0
 80063f0:	f040 80d7 	bne.w	80065a2 <HAL_SPI_TransmitReceive+0x1f0>
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	f040 80d4 	bne.w	80065a2 <HAL_SPI_TransmitReceive+0x1f0>
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80063fa:	2d00      	cmp	r5, #0
 80063fc:	d04e      	beq.n	800649c <HAL_SPI_TransmitReceive+0xea>
 80063fe:	2e00      	cmp	r6, #0
 8006400:	d04c      	beq.n	800649c <HAL_SPI_TransmitReceive+0xea>
 8006402:	f1b9 0f00 	cmp.w	r9, #0
 8006406:	d049      	beq.n	800649c <HAL_SPI_TransmitReceive+0xea>
  if(hspi->State == HAL_SPI_STATE_READY)
 8006408:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800640c:	63a6      	str	r6, [r4, #56]	; 0x38
  if(hspi->State == HAL_SPI_STATE_READY)
 800640e:	2b01      	cmp	r3, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006410:	bf04      	itt	eq
 8006412:	2305      	moveq	r3, #5
 8006414:	f884 3051 	strbeq.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006418:	2300      	movs	r3, #0
 800641a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800641c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800641e:	6463      	str	r3, [r4, #68]	; 0x44
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8006420:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8006422:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8006426:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800642a:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800642c:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8006430:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8006432:	bf58      	it	pl
 8006434:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006436:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8006438:	bf58      	it	pl
 800643a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800643e:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8006442:	bf58      	it	pl
 8006444:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006446:	68e2      	ldr	r2, [r4, #12]
 8006448:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800644c:	d15d      	bne.n	800650a <HAL_SPI_TransmitReceive+0x158>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800644e:	b119      	cbz	r1, 8006458 <HAL_SPI_TransmitReceive+0xa6>
 8006450:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8006452:	b292      	uxth	r2, r2
 8006454:	2a01      	cmp	r2, #1
 8006456:	d106      	bne.n	8006466 <HAL_SPI_TransmitReceive+0xb4>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8006458:	f835 2b02 	ldrh.w	r2, [r5], #2
 800645c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800645e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006460:	3b01      	subs	r3, #1
 8006462:	b29b      	uxth	r3, r3
 8006464:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8006466:	f04f 0901 	mov.w	r9, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800646a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800646c:	b29b      	uxth	r3, r3
 800646e:	b9bb      	cbnz	r3, 80064a0 <HAL_SPI_TransmitReceive+0xee>
 8006470:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006472:	b29b      	uxth	r3, r3
 8006474:	b9a3      	cbnz	r3, 80064a0 <HAL_SPI_TransmitReceive+0xee>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006476:	f8cd 8000 	str.w	r8, [sp]
 800647a:	463b      	mov	r3, r7
 800647c:	2201      	movs	r2, #1
 800647e:	2102      	movs	r1, #2
 8006480:	4620      	mov	r0, r4
 8006482:	f7ff ff02 	bl	800628a <SPI_WaitFlagStateUntilTimeout>
 8006486:	2800      	cmp	r0, #0
 8006488:	d135      	bne.n	80064f6 <HAL_SPI_TransmitReceive+0x144>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800648a:	4642      	mov	r2, r8
 800648c:	4639      	mov	r1, r7
 800648e:	4620      	mov	r0, r4
 8006490:	f7ff ff42 	bl	8006318 <SPI_CheckFlag_BSY>
 8006494:	2800      	cmp	r0, #0
 8006496:	d079      	beq.n	800658c <HAL_SPI_TransmitReceive+0x1da>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006498:	2320      	movs	r3, #32
 800649a:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800649c:	2001      	movs	r0, #1
 800649e:	e02b      	b.n	80064f8 <HAL_SPI_TransmitReceive+0x146>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80064a0:	f1b9 0f00 	cmp.w	r9, #0
 80064a4:	d00f      	beq.n	80064c6 <HAL_SPI_TransmitReceive+0x114>
 80064a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	b163      	cbz	r3, 80064c6 <HAL_SPI_TransmitReceive+0x114>
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	689a      	ldr	r2, [r3, #8]
 80064b0:	0791      	lsls	r1, r2, #30
 80064b2:	d508      	bpl.n	80064c6 <HAL_SPI_TransmitReceive+0x114>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80064b4:	f835 2b02 	ldrh.w	r2, [r5], #2
 80064b8:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80064ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80064bc:	3b01      	subs	r3, #1
 80064be:	b29b      	uxth	r3, r3
 80064c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80064c2:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80064c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	b163      	cbz	r3, 80064e6 <HAL_SPI_TransmitReceive+0x134>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	689a      	ldr	r2, [r3, #8]
 80064d0:	07d2      	lsls	r2, r2, #31
 80064d2:	d508      	bpl.n	80064e6 <HAL_SPI_TransmitReceive+0x134>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	f826 3b02 	strh.w	r3, [r6], #2
        hspi->RxXferCount--;
 80064da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80064dc:	3b01      	subs	r3, #1
 80064de:	b29b      	uxth	r3, r3
 80064e0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80064e2:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80064e6:	1c78      	adds	r0, r7, #1
 80064e8:	d0bf      	beq.n	800646a <HAL_SPI_TransmitReceive+0xb8>
 80064ea:	f7fd f82f 	bl	800354c <HAL_GetTick>
 80064ee:	eba0 0008 	sub.w	r0, r0, r8
 80064f2:	4287      	cmp	r7, r0
 80064f4:	d8b9      	bhi.n	800646a <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 80064f6:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80064f8:	2301      	movs	r3, #1
 80064fa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80064fe:	2300      	movs	r3, #0
 8006500:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8006504:	b005      	add	sp, #20
 8006506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800650a:	b119      	cbz	r1, 8006514 <HAL_SPI_TransmitReceive+0x162>
 800650c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800650e:	b292      	uxth	r2, r2
 8006510:	2a01      	cmp	r2, #1
 8006512:	d106      	bne.n	8006522 <HAL_SPI_TransmitReceive+0x170>
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8006514:	f815 2b01 	ldrb.w	r2, [r5], #1
 8006518:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800651a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800651c:	3b01      	subs	r3, #1
 800651e:	b29b      	uxth	r3, r3
 8006520:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8006522:	f04f 0901 	mov.w	r9, #1
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006526:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006528:	b29b      	uxth	r3, r3
 800652a:	b91b      	cbnz	r3, 8006534 <HAL_SPI_TransmitReceive+0x182>
 800652c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	d0a0      	beq.n	8006476 <HAL_SPI_TransmitReceive+0xc4>
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006534:	f1b9 0f00 	cmp.w	r9, #0
 8006538:	d00f      	beq.n	800655a <HAL_SPI_TransmitReceive+0x1a8>
 800653a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800653c:	b29b      	uxth	r3, r3
 800653e:	b163      	cbz	r3, 800655a <HAL_SPI_TransmitReceive+0x1a8>
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	0791      	lsls	r1, r2, #30
 8006546:	d508      	bpl.n	800655a <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006548:	782a      	ldrb	r2, [r5, #0]
 800654a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800654c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800654e:	3b01      	subs	r3, #1
 8006550:	b29b      	uxth	r3, r3
 8006552:	86e3      	strh	r3, [r4, #54]	; 0x36
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006554:	3501      	adds	r5, #1
        txallowed = 0U;
 8006556:	f04f 0900 	mov.w	r9, #0
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800655a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800655c:	b29b      	uxth	r3, r3
 800655e:	b163      	cbz	r3, 800657a <HAL_SPI_TransmitReceive+0x1c8>
 8006560:	6823      	ldr	r3, [r4, #0]
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	07d2      	lsls	r2, r2, #31
 8006566:	d508      	bpl.n	800657a <HAL_SPI_TransmitReceive+0x1c8>
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	7033      	strb	r3, [r6, #0]
        hspi->RxXferCount--;
 800656c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800656e:	3b01      	subs	r3, #1
 8006570:	b29b      	uxth	r3, r3
 8006572:	87e3      	strh	r3, [r4, #62]	; 0x3e
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006574:	3601      	adds	r6, #1
        txallowed = 1U;
 8006576:	f04f 0901 	mov.w	r9, #1
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800657a:	1c7b      	adds	r3, r7, #1
 800657c:	d0d3      	beq.n	8006526 <HAL_SPI_TransmitReceive+0x174>
 800657e:	f7fc ffe5 	bl	800354c <HAL_GetTick>
 8006582:	eba0 0008 	sub.w	r0, r0, r8
 8006586:	4287      	cmp	r7, r0
 8006588:	d8cd      	bhi.n	8006526 <HAL_SPI_TransmitReceive+0x174>
 800658a:	e7b4      	b.n	80064f6 <HAL_SPI_TransmitReceive+0x144>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800658c:	68a3      	ldr	r3, [r4, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1b2      	bne.n	80064f8 <HAL_SPI_TransmitReceive+0x146>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	9003      	str	r0, [sp, #12]
 8006596:	68da      	ldr	r2, [r3, #12]
 8006598:	9203      	str	r2, [sp, #12]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	9303      	str	r3, [sp, #12]
 800659e:	9b03      	ldr	r3, [sp, #12]
 80065a0:	e7aa      	b.n	80064f8 <HAL_SPI_TransmitReceive+0x146>
    errorcode = HAL_BUSY;
 80065a2:	2002      	movs	r0, #2
 80065a4:	e7a8      	b.n	80064f8 <HAL_SPI_TransmitReceive+0x146>
  __HAL_LOCK(hspi);
 80065a6:	2002      	movs	r0, #2
 80065a8:	e7ac      	b.n	8006504 <HAL_SPI_TransmitReceive+0x152>

080065aa <HAL_TIM_Base_MspInit>:
 80065aa:	4770      	bx	lr

080065ac <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80065ac:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80065ae:	2302      	movs	r3, #2
 80065b0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 80065b4:	6813      	ldr	r3, [r2, #0]
 80065b6:	f043 0301 	orr.w	r3, r3, #1
 80065ba:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80065bc:	2301      	movs	r3, #1
 80065be:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 80065c2:	2000      	movs	r0, #0
 80065c4:	4770      	bx	lr

080065c6 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065c6:	6803      	ldr	r3, [r0, #0]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	f042 0201 	orr.w	r2, r2, #1
 80065ce:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80065d8:	2000      	movs	r0, #0
 80065da:	4770      	bx	lr

080065dc <HAL_TIM_OC_DelayElapsedCallback>:
 80065dc:	4770      	bx	lr

080065de <HAL_TIM_IC_CaptureCallback>:
 80065de:	4770      	bx	lr

080065e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80065e0:	4770      	bx	lr

080065e2 <HAL_TIM_TriggerCallback>:
 80065e2:	4770      	bx	lr

080065e4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065e4:	6803      	ldr	r3, [r0, #0]
 80065e6:	691a      	ldr	r2, [r3, #16]
 80065e8:	0791      	lsls	r1, r2, #30
{
 80065ea:	b510      	push	{r4, lr}
 80065ec:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065ee:	d50e      	bpl.n	800660e <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80065f0:	68da      	ldr	r2, [r3, #12]
 80065f2:	0792      	lsls	r2, r2, #30
 80065f4:	d50b      	bpl.n	800660e <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065f6:	f06f 0202 	mvn.w	r2, #2
 80065fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065fc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065fe:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006600:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006602:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006604:	d077      	beq.n	80066f6 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8006606:	f7ff ffea 	bl	80065de <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660a:	2300      	movs	r3, #0
 800660c:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	0750      	lsls	r0, r2, #29
 8006614:	d510      	bpl.n	8006638 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8006616:	68da      	ldr	r2, [r3, #12]
 8006618:	0751      	lsls	r1, r2, #29
 800661a:	d50d      	bpl.n	8006638 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800661c:	f06f 0204 	mvn.w	r2, #4
 8006620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006622:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006624:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006626:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800662a:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800662c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800662e:	d068      	beq.n	8006702 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8006630:	f7ff ffd5 	bl	80065de <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006634:	2300      	movs	r3, #0
 8006636:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	691a      	ldr	r2, [r3, #16]
 800663c:	0712      	lsls	r2, r2, #28
 800663e:	d50f      	bpl.n	8006660 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	0710      	lsls	r0, r2, #28
 8006644:	d50c      	bpl.n	8006660 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006646:	f06f 0208 	mvn.w	r2, #8
 800664a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800664c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800664e:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006650:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006652:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006654:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006656:	d05a      	beq.n	800670e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006658:	f7ff ffc1 	bl	80065de <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800665c:	2300      	movs	r3, #0
 800665e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	691a      	ldr	r2, [r3, #16]
 8006664:	06d2      	lsls	r2, r2, #27
 8006666:	d510      	bpl.n	800668a <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	06d0      	lsls	r0, r2, #27
 800666c:	d50d      	bpl.n	800668a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800666e:	f06f 0210 	mvn.w	r2, #16
 8006672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006674:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006676:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006678:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800667c:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800667e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006680:	d04b      	beq.n	800671a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8006682:	f7ff ffac 	bl	80065de <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006686:	2300      	movs	r3, #0
 8006688:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800668a:	6823      	ldr	r3, [r4, #0]
 800668c:	691a      	ldr	r2, [r3, #16]
 800668e:	07d1      	lsls	r1, r2, #31
 8006690:	d508      	bpl.n	80066a4 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8006692:	68da      	ldr	r2, [r3, #12]
 8006694:	07d2      	lsls	r2, r2, #31
 8006696:	d505      	bpl.n	80066a4 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006698:	f06f 0201 	mvn.w	r2, #1
 800669c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800669e:	4620      	mov	r0, r4
 80066a0:	f7fb fdda 	bl	8002258 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	691a      	ldr	r2, [r3, #16]
 80066a8:	0610      	lsls	r0, r2, #24
 80066aa:	d508      	bpl.n	80066be <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80066ac:	68da      	ldr	r2, [r3, #12]
 80066ae:	0611      	lsls	r1, r2, #24
 80066b0:	d505      	bpl.n	80066be <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80066b8:	4620      	mov	r0, r4
 80066ba:	f000 f8b4 	bl	8006826 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	691a      	ldr	r2, [r3, #16]
 80066c2:	0652      	lsls	r2, r2, #25
 80066c4:	d508      	bpl.n	80066d8 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	0650      	lsls	r0, r2, #25
 80066ca:	d505      	bpl.n	80066d8 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80066d2:	4620      	mov	r0, r4
 80066d4:	f7ff ff85 	bl	80065e2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	691a      	ldr	r2, [r3, #16]
 80066dc:	0691      	lsls	r1, r2, #26
 80066de:	d522      	bpl.n	8006726 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80066e0:	68da      	ldr	r2, [r3, #12]
 80066e2:	0692      	lsls	r2, r2, #26
 80066e4:	d51f      	bpl.n	8006726 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066e6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80066ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066ec:	611a      	str	r2, [r3, #16]
    }
  }
}
 80066ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80066f2:	f000 b897 	b.w	8006824 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f6:	f7ff ff71 	bl	80065dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066fa:	4620      	mov	r0, r4
 80066fc:	f7ff ff70 	bl	80065e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8006700:	e783      	b.n	800660a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006702:	f7ff ff6b 	bl	80065dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006706:	4620      	mov	r0, r4
 8006708:	f7ff ff6a 	bl	80065e0 <HAL_TIM_PWM_PulseFinishedCallback>
 800670c:	e792      	b.n	8006634 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800670e:	f7ff ff65 	bl	80065dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8006712:	4620      	mov	r0, r4
 8006714:	f7ff ff64 	bl	80065e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8006718:	e7a0      	b.n	800665c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800671a:	f7ff ff5f 	bl	80065dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800671e:	4620      	mov	r0, r4
 8006720:	f7ff ff5e 	bl	80065e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8006724:	e7af      	b.n	8006686 <HAL_TIM_IRQHandler+0xa2>
 8006726:	bd10      	pop	{r4, pc}

08006728 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8006728:	4a2e      	ldr	r2, [pc, #184]	; (80067e4 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800672a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800672c:	4290      	cmp	r0, r2
 800672e:	d012      	beq.n	8006756 <TIM_Base_SetConfig+0x2e>
 8006730:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006734:	d00f      	beq.n	8006756 <TIM_Base_SetConfig+0x2e>
 8006736:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800673a:	4290      	cmp	r0, r2
 800673c:	d00b      	beq.n	8006756 <TIM_Base_SetConfig+0x2e>
 800673e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006742:	4290      	cmp	r0, r2
 8006744:	d007      	beq.n	8006756 <TIM_Base_SetConfig+0x2e>
 8006746:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800674a:	4290      	cmp	r0, r2
 800674c:	d003      	beq.n	8006756 <TIM_Base_SetConfig+0x2e>
 800674e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8006752:	4290      	cmp	r0, r2
 8006754:	d11d      	bne.n	8006792 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8006756:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800675c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800675e:	4a21      	ldr	r2, [pc, #132]	; (80067e4 <TIM_Base_SetConfig+0xbc>)
 8006760:	4290      	cmp	r0, r2
 8006762:	d104      	bne.n	800676e <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006764:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006766:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800676a:	4313      	orrs	r3, r2
 800676c:	e028      	b.n	80067c0 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800676e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006772:	d0f7      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 8006774:	4a1c      	ldr	r2, [pc, #112]	; (80067e8 <TIM_Base_SetConfig+0xc0>)
 8006776:	4290      	cmp	r0, r2
 8006778:	d0f4      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 800677a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800677e:	4290      	cmp	r0, r2
 8006780:	d0f0      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 8006782:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006786:	4290      	cmp	r0, r2
 8006788:	d0ec      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 800678a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800678e:	4290      	cmp	r0, r2
 8006790:	d0e8      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 8006792:	4a16      	ldr	r2, [pc, #88]	; (80067ec <TIM_Base_SetConfig+0xc4>)
 8006794:	4290      	cmp	r0, r2
 8006796:	d0e5      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 8006798:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800679c:	4290      	cmp	r0, r2
 800679e:	d0e1      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 80067a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067a4:	4290      	cmp	r0, r2
 80067a6:	d0dd      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 80067a8:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80067ac:	4290      	cmp	r0, r2
 80067ae:	d0d9      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 80067b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067b4:	4290      	cmp	r0, r2
 80067b6:	d0d5      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
 80067b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067bc:	4290      	cmp	r0, r2
 80067be:	d0d1      	beq.n	8006764 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 80067c0:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067c2:	688b      	ldr	r3, [r1, #8]
 80067c4:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80067c6:	680b      	ldr	r3, [r1, #0]
 80067c8:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80067ca:	4b06      	ldr	r3, [pc, #24]	; (80067e4 <TIM_Base_SetConfig+0xbc>)
 80067cc:	4298      	cmp	r0, r3
 80067ce:	d006      	beq.n	80067de <TIM_Base_SetConfig+0xb6>
 80067d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067d4:	4298      	cmp	r0, r3
 80067d6:	d002      	beq.n	80067de <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067d8:	2301      	movs	r3, #1
 80067da:	6143      	str	r3, [r0, #20]
}
 80067dc:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80067de:	690b      	ldr	r3, [r1, #16]
 80067e0:	6303      	str	r3, [r0, #48]	; 0x30
 80067e2:	e7f9      	b.n	80067d8 <TIM_Base_SetConfig+0xb0>
 80067e4:	40010000 	.word	0x40010000
 80067e8:	40000400 	.word	0x40000400
 80067ec:	40014000 	.word	0x40014000

080067f0 <HAL_TIM_Base_Init>:
{ 
 80067f0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80067f2:	4604      	mov	r4, r0
 80067f4:	b1a0      	cbz	r0, 8006820 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80067f6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80067fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80067fe:	b91b      	cbnz	r3, 8006808 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006800:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8006804:	f7ff fed1 	bl	80065aa <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8006808:	2302      	movs	r3, #2
 800680a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800680e:	6820      	ldr	r0, [r4, #0]
 8006810:	1d21      	adds	r1, r4, #4
 8006812:	f7ff ff89 	bl	8006728 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8006816:	2301      	movs	r3, #1
 8006818:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800681c:	2000      	movs	r0, #0
 800681e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006820:	2001      	movs	r0, #1
}
 8006822:	bd10      	pop	{r4, pc}

08006824 <HAL_TIMEx_CommutationCallback>:
 8006824:	4770      	bx	lr

08006826 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006826:	4770      	bx	lr

08006828 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006828:	6803      	ldr	r3, [r0, #0]
 800682a:	68da      	ldr	r2, [r3, #12]
 800682c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006830:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006832:	695a      	ldr	r2, [r3, #20]
 8006834:	f022 0201 	bic.w	r2, r2, #1
 8006838:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800683a:	2320      	movs	r3, #32
 800683c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8006840:	4770      	bx	lr
	...

08006844 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8006848:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800684a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 800684c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800684e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8006850:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8006854:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8006856:	6133      	str	r3, [r6, #16]
{
 8006858:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800685a:	6883      	ldr	r3, [r0, #8]
 800685c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800685e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006860:	4303      	orrs	r3, r0
 8006862:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8006864:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006868:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800686a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800686e:	430b      	orrs	r3, r1
 8006870:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006872:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8006874:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8006876:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8006878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800687c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800687e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8006882:	6173      	str	r3, [r6, #20]
 8006884:	4b7a      	ldr	r3, [pc, #488]	; (8006a70 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006886:	d17c      	bne.n	8006982 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8006888:	429e      	cmp	r6, r3
 800688a:	d003      	beq.n	8006894 <UART_SetConfig+0x50>
 800688c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006890:	429e      	cmp	r6, r3
 8006892:	d144      	bne.n	800691e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006894:	f7ff fa4e 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8006898:	2519      	movs	r5, #25
 800689a:	fb05 f300 	mul.w	r3, r5, r0
 800689e:	6860      	ldr	r0, [r4, #4]
 80068a0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80068a4:	0040      	lsls	r0, r0, #1
 80068a6:	fbb3 f3f0 	udiv	r3, r3, r0
 80068aa:	fbb3 f3f9 	udiv	r3, r3, r9
 80068ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80068b2:	f7ff fa3f 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80068b6:	6863      	ldr	r3, [r4, #4]
 80068b8:	4368      	muls	r0, r5
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	fbb0 f7f3 	udiv	r7, r0, r3
 80068c0:	f7ff fa38 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80068c4:	6863      	ldr	r3, [r4, #4]
 80068c6:	4368      	muls	r0, r5
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80068ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80068d2:	fb09 7313 	mls	r3, r9, r3, r7
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	3332      	adds	r3, #50	; 0x32
 80068da:	fbb3 f3f9 	udiv	r3, r3, r9
 80068de:	005b      	lsls	r3, r3, #1
 80068e0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80068e4:	f7ff fa26 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80068e8:	6862      	ldr	r2, [r4, #4]
 80068ea:	4368      	muls	r0, r5
 80068ec:	0052      	lsls	r2, r2, #1
 80068ee:	fbb0 faf2 	udiv	sl, r0, r2
 80068f2:	f7ff fa1f 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80068f6:	6863      	ldr	r3, [r4, #4]
 80068f8:	4368      	muls	r0, r5
 80068fa:	005b      	lsls	r3, r3, #1
 80068fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8006900:	fbb3 f3f9 	udiv	r3, r3, r9
 8006904:	fb09 a313 	mls	r3, r9, r3, sl
 8006908:	00db      	lsls	r3, r3, #3
 800690a:	3332      	adds	r3, #50	; 0x32
 800690c:	fbb3 f3f9 	udiv	r3, r3, r9
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006916:	443b      	add	r3, r7
 8006918:	60b3      	str	r3, [r6, #8]
 800691a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800691e:	f7ff f9f9 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006922:	2519      	movs	r5, #25
 8006924:	fb05 f300 	mul.w	r3, r5, r0
 8006928:	6860      	ldr	r0, [r4, #4]
 800692a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800692e:	0040      	lsls	r0, r0, #1
 8006930:	fbb3 f3f0 	udiv	r3, r3, r0
 8006934:	fbb3 f3f9 	udiv	r3, r3, r9
 8006938:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800693c:	f7ff f9ea 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006940:	6863      	ldr	r3, [r4, #4]
 8006942:	4368      	muls	r0, r5
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	fbb0 f7f3 	udiv	r7, r0, r3
 800694a:	f7ff f9e3 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 800694e:	6863      	ldr	r3, [r4, #4]
 8006950:	4368      	muls	r0, r5
 8006952:	005b      	lsls	r3, r3, #1
 8006954:	fbb0 f3f3 	udiv	r3, r0, r3
 8006958:	fbb3 f3f9 	udiv	r3, r3, r9
 800695c:	fb09 7313 	mls	r3, r9, r3, r7
 8006960:	00db      	lsls	r3, r3, #3
 8006962:	3332      	adds	r3, #50	; 0x32
 8006964:	fbb3 f3f9 	udiv	r3, r3, r9
 8006968:	005b      	lsls	r3, r3, #1
 800696a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800696e:	f7ff f9d1 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006972:	6862      	ldr	r2, [r4, #4]
 8006974:	4368      	muls	r0, r5
 8006976:	0052      	lsls	r2, r2, #1
 8006978:	fbb0 faf2 	udiv	sl, r0, r2
 800697c:	f7ff f9ca 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006980:	e7b9      	b.n	80068f6 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8006982:	429e      	cmp	r6, r3
 8006984:	d002      	beq.n	800698c <UART_SetConfig+0x148>
 8006986:	4b3b      	ldr	r3, [pc, #236]	; (8006a74 <UART_SetConfig+0x230>)
 8006988:	429e      	cmp	r6, r3
 800698a:	d140      	bne.n	8006a0e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800698c:	f7ff f9d2 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8006990:	6867      	ldr	r7, [r4, #4]
 8006992:	2519      	movs	r5, #25
 8006994:	f04f 0964 	mov.w	r9, #100	; 0x64
 8006998:	fb05 f300 	mul.w	r3, r5, r0
 800699c:	00bf      	lsls	r7, r7, #2
 800699e:	fbb3 f3f7 	udiv	r3, r3, r7
 80069a2:	fbb3 f3f9 	udiv	r3, r3, r9
 80069a6:	011f      	lsls	r7, r3, #4
 80069a8:	f7ff f9c4 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80069ac:	6863      	ldr	r3, [r4, #4]
 80069ae:	4368      	muls	r0, r5
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	fbb0 f8f3 	udiv	r8, r0, r3
 80069b6:	f7ff f9bd 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80069ba:	6863      	ldr	r3, [r4, #4]
 80069bc:	4368      	muls	r0, r5
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80069c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80069c8:	fb09 8313 	mls	r3, r9, r3, r8
 80069cc:	011b      	lsls	r3, r3, #4
 80069ce:	3332      	adds	r3, #50	; 0x32
 80069d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80069d4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80069d8:	f7ff f9ac 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 80069dc:	6862      	ldr	r2, [r4, #4]
 80069de:	4368      	muls	r0, r5
 80069e0:	0092      	lsls	r2, r2, #2
 80069e2:	fbb0 faf2 	udiv	sl, r0, r2
 80069e6:	f7ff f9a5 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80069ea:	6863      	ldr	r3, [r4, #4]
 80069ec:	4368      	muls	r0, r5
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80069f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80069f8:	fb09 a313 	mls	r3, r9, r3, sl
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	3332      	adds	r3, #50	; 0x32
 8006a00:	fbb3 f3f9 	udiv	r3, r3, r9
 8006a04:	f003 030f 	and.w	r3, r3, #15
 8006a08:	ea43 0308 	orr.w	r3, r3, r8
 8006a0c:	e783      	b.n	8006916 <UART_SetConfig+0xd2>
 8006a0e:	f7ff f981 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006a12:	6867      	ldr	r7, [r4, #4]
 8006a14:	2519      	movs	r5, #25
 8006a16:	f04f 0964 	mov.w	r9, #100	; 0x64
 8006a1a:	fb05 f300 	mul.w	r3, r5, r0
 8006a1e:	00bf      	lsls	r7, r7, #2
 8006a20:	fbb3 f3f7 	udiv	r3, r3, r7
 8006a24:	fbb3 f3f9 	udiv	r3, r3, r9
 8006a28:	011f      	lsls	r7, r3, #4
 8006a2a:	f7ff f973 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006a2e:	6863      	ldr	r3, [r4, #4]
 8006a30:	4368      	muls	r0, r5
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	fbb0 f8f3 	udiv	r8, r0, r3
 8006a38:	f7ff f96c 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006a3c:	6863      	ldr	r3, [r4, #4]
 8006a3e:	4368      	muls	r0, r5
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a46:	fbb3 f3f9 	udiv	r3, r3, r9
 8006a4a:	fb09 8313 	mls	r3, r9, r3, r8
 8006a4e:	011b      	lsls	r3, r3, #4
 8006a50:	3332      	adds	r3, #50	; 0x32
 8006a52:	fbb3 f3f9 	udiv	r3, r3, r9
 8006a56:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8006a5a:	f7ff f95b 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006a5e:	6862      	ldr	r2, [r4, #4]
 8006a60:	4368      	muls	r0, r5
 8006a62:	0092      	lsls	r2, r2, #2
 8006a64:	fbb0 faf2 	udiv	sl, r0, r2
 8006a68:	f7ff f954 	bl	8005d14 <HAL_RCC_GetPCLK1Freq>
 8006a6c:	e7bd      	b.n	80069ea <UART_SetConfig+0x1a6>
 8006a6e:	bf00      	nop
 8006a70:	40011000 	.word	0x40011000
 8006a74:	40011400 	.word	0x40011400

08006a78 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	460e      	mov	r6, r1
 8006a7e:	4617      	mov	r7, r2
 8006a80:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006a82:	6821      	ldr	r1, [r4, #0]
 8006a84:	680b      	ldr	r3, [r1, #0]
 8006a86:	ea36 0303 	bics.w	r3, r6, r3
 8006a8a:	d101      	bne.n	8006a90 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8006a8c:	2000      	movs	r0, #0
}
 8006a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8006a90:	1c6b      	adds	r3, r5, #1
 8006a92:	d0f7      	beq.n	8006a84 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006a94:	b995      	cbnz	r5, 8006abc <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	68da      	ldr	r2, [r3, #12]
 8006a9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a9e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa0:	695a      	ldr	r2, [r3, #20]
 8006aa2:	f022 0201 	bic.w	r2, r2, #1
 8006aa6:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8006aa8:	2320      	movs	r3, #32
 8006aaa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006aae:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8006ab8:	2003      	movs	r0, #3
 8006aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006abc:	f7fc fd46 	bl	800354c <HAL_GetTick>
 8006ac0:	1bc0      	subs	r0, r0, r7
 8006ac2:	4285      	cmp	r5, r0
 8006ac4:	d2dd      	bcs.n	8006a82 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8006ac6:	e7e6      	b.n	8006a96 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08006ac8 <HAL_UART_Init>:
{
 8006ac8:	b510      	push	{r4, lr}
  if(huart == NULL)
 8006aca:	4604      	mov	r4, r0
 8006acc:	b340      	cbz	r0, 8006b20 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8006ace:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006ad2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006ad6:	b91b      	cbnz	r3, 8006ae0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8006ad8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8006adc:	f7fb fd44 	bl	8002568 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8006ae0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006ae2:	2324      	movs	r3, #36	; 0x24
 8006ae4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8006ae8:	68d3      	ldr	r3, [r2, #12]
 8006aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006aee:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8006af0:	4620      	mov	r0, r4
 8006af2:	f7ff fea7 	bl	8006844 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	691a      	ldr	r2, [r3, #16]
 8006afa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006afe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b00:	695a      	ldr	r2, [r3, #20]
 8006b02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b06:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8006b08:	68da      	ldr	r2, [r3, #12]
 8006b0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b0e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b10:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8006b12:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b14:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006b16:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006b1a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8006b1e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006b20:	2001      	movs	r0, #1
}
 8006b22:	bd10      	pop	{r4, pc}

08006b24 <HAL_UART_Transmit>:
{
 8006b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b28:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8006b2a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006b2e:	2b20      	cmp	r3, #32
{
 8006b30:	4604      	mov	r4, r0
 8006b32:	460d      	mov	r5, r1
 8006b34:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8006b36:	d14f      	bne.n	8006bd8 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8006b38:	2900      	cmp	r1, #0
 8006b3a:	d04a      	beq.n	8006bd2 <HAL_UART_Transmit+0xae>
 8006b3c:	2a00      	cmp	r2, #0
 8006b3e:	d048      	beq.n	8006bd2 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8006b40:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d047      	beq.n	8006bd8 <HAL_UART_Transmit+0xb4>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b52:	2321      	movs	r3, #33	; 0x21
 8006b54:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8006b58:	f7fc fcf8 	bl	800354c <HAL_GetTick>
    huart->TxXferSize = Size;
 8006b5c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8006b60:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8006b62:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8006b66:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	b96b      	cbnz	r3, 8006b88 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b6c:	463b      	mov	r3, r7
 8006b6e:	4632      	mov	r2, r6
 8006b70:	2140      	movs	r1, #64	; 0x40
 8006b72:	4620      	mov	r0, r4
 8006b74:	f7ff ff80 	bl	8006a78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8006b78:	b9b0      	cbnz	r0, 8006ba8 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8006b7a:	2320      	movs	r3, #32
 8006b7c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8006b80:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8006b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8006b88:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006b90:	68a3      	ldr	r3, [r4, #8]
 8006b92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b96:	4632      	mov	r2, r6
 8006b98:	463b      	mov	r3, r7
 8006b9a:	f04f 0180 	mov.w	r1, #128	; 0x80
 8006b9e:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ba0:	d10e      	bne.n	8006bc0 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ba2:	f7ff ff69 	bl	8006a78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8006ba6:	b110      	cbz	r0, 8006bae <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8006ba8:	2003      	movs	r0, #3
 8006baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006bae:	882b      	ldrh	r3, [r5, #0]
 8006bb0:	6822      	ldr	r2, [r4, #0]
 8006bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8006bb8:	6923      	ldr	r3, [r4, #16]
 8006bba:	b943      	cbnz	r3, 8006bce <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8006bbc:	3502      	adds	r5, #2
 8006bbe:	e7d2      	b.n	8006b66 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bc0:	f7ff ff5a 	bl	8006a78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d1ef      	bne.n	8006ba8 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	782a      	ldrb	r2, [r5, #0]
 8006bcc:	605a      	str	r2, [r3, #4]
 8006bce:	3501      	adds	r5, #1
 8006bd0:	e7c9      	b.n	8006b66 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8006bd2:	2001      	movs	r0, #1
 8006bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006bd8:	2002      	movs	r0, #2
}
 8006bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006bde <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8006bde:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	d11c      	bne.n	8006c20 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8006be6:	b1c9      	cbz	r1, 8006c1c <HAL_UART_Receive_IT+0x3e>
 8006be8:	b1c2      	cbz	r2, 8006c1c <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8006bea:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d016      	beq.n	8006c20 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8006bf2:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8006bf4:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf6:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bf8:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bfa:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bfc:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c00:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8006c02:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c04:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8006c06:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0a:	f041 0101 	orr.w	r1, r1, #1
 8006c0e:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006c10:	68d1      	ldr	r1, [r2, #12]
 8006c12:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8006c16:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8006c18:	4618      	mov	r0, r3
 8006c1a:	4770      	bx	lr
      return HAL_ERROR;
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	4770      	bx	lr
    return HAL_BUSY; 
 8006c20:	2002      	movs	r0, #2
}
 8006c22:	4770      	bx	lr

08006c24 <HAL_UART_Receive_DMA>:
{  
 8006c24:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006c26:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8006c2a:	2a20      	cmp	r2, #32
{  
 8006c2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c2e:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006c30:	d138      	bne.n	8006ca4 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL ) || (Size == 0)) 
 8006c32:	2900      	cmp	r1, #0
 8006c34:	d034      	beq.n	8006ca0 <HAL_UART_Receive_DMA+0x7c>
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d032      	beq.n	8006ca0 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8006c3a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8006c3e:	2a01      	cmp	r2, #1
 8006c40:	d030      	beq.n	8006ca4 <HAL_UART_Receive_DMA+0x80>
 8006c42:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c44:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8006c46:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c4a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4c:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 8006c4e:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8006c50:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c52:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c56:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8006c58:	4a13      	ldr	r2, [pc, #76]	; (8006ca8 <HAL_UART_Receive_DMA+0x84>)
 8006c5a:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006c5c:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c5e:	4a13      	ldr	r2, [pc, #76]	; (8006cac <HAL_UART_Receive_DMA+0x88>)
 8006c60:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c62:	4a13      	ldr	r2, [pc, #76]	; (8006cb0 <HAL_UART_Receive_DMA+0x8c>)
 8006c64:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 8006c66:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006c68:	460a      	mov	r2, r1
 8006c6a:	1d31      	adds	r1, r6, #4
 8006c6c:	f7fc fd90 	bl	8003790 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006c70:	682b      	ldr	r3, [r5, #0]
 8006c72:	9401      	str	r4, [sp, #4]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	9201      	str	r2, [sp, #4]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	9201      	str	r2, [sp, #4]
 8006c7c:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c7e:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8006c80:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c88:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c8a:	695a      	ldr	r2, [r3, #20]
 8006c8c:	f042 0201 	orr.w	r2, r2, #1
 8006c90:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c92:	695a      	ldr	r2, [r3, #20]
 8006c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c98:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8006c9a:	4620      	mov	r0, r4
}
 8006c9c:	b002      	add	sp, #8
 8006c9e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	e7fb      	b.n	8006c9c <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY; 
 8006ca4:	2002      	movs	r0, #2
 8006ca6:	e7f9      	b.n	8006c9c <HAL_UART_Receive_DMA+0x78>
 8006ca8:	08006cb7 	.word	0x08006cb7
 8006cac:	08006d65 	.word	0x08006d65
 8006cb0:	08006d71 	.word	0x08006d71

08006cb4 <HAL_UART_TxCpltCallback>:
 8006cb4:	4770      	bx	lr

08006cb6 <UART_DMAReceiveCplt>:
{
 8006cb6:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cb8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006cba:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006cc2:	d110      	bne.n	8006ce6 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8006cc4:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cc6:	6813      	ldr	r3, [r2, #0]
 8006cc8:	68d9      	ldr	r1, [r3, #12]
 8006cca:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006cce:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd0:	6959      	ldr	r1, [r3, #20]
 8006cd2:	f021 0101 	bic.w	r1, r1, #1
 8006cd6:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cd8:	6959      	ldr	r1, [r3, #20]
 8006cda:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8006cde:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8006ce0:	2320      	movs	r3, #32
 8006ce2:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	f7fc fbb0 	bl	800344c <HAL_UART_RxCpltCallback>
 8006cec:	bd08      	pop	{r3, pc}

08006cee <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006cee:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006cf2:	2b22      	cmp	r3, #34	; 0x22
{
 8006cf4:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006cf6:	d132      	bne.n	8006d5e <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006cf8:	6883      	ldr	r3, [r0, #8]
 8006cfa:	6901      	ldr	r1, [r0, #16]
 8006cfc:	6802      	ldr	r2, [r0, #0]
 8006cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d02:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006d04:	d11f      	bne.n	8006d46 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d06:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006d08:	b9c9      	cbnz	r1, 8006d3e <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d0e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8006d12:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8006d14:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8006d16:	3c01      	subs	r4, #1
 8006d18:	b2a4      	uxth	r4, r4
 8006d1a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8006d1c:	b96c      	cbnz	r4, 8006d3a <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d1e:	6803      	ldr	r3, [r0, #0]
 8006d20:	68da      	ldr	r2, [r3, #12]
 8006d22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006d26:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d28:	695a      	ldr	r2, [r3, #20]
 8006d2a:	f022 0201 	bic.w	r2, r2, #1
 8006d2e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006d30:	2320      	movs	r3, #32
 8006d32:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8006d36:	f7fc fb89 	bl	800344c <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8006d3a:	2000      	movs	r0, #0
}
 8006d3c:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	f823 2b01 	strh.w	r2, [r3], #1
 8006d44:	e7e5      	b.n	8006d12 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006d46:	b921      	cbnz	r1, 8006d52 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d48:	1c59      	adds	r1, r3, #1
 8006d4a:	6852      	ldr	r2, [r2, #4]
 8006d4c:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	e7e0      	b.n	8006d14 <UART_Receive_IT+0x26>
 8006d52:	6852      	ldr	r2, [r2, #4]
 8006d54:	1c59      	adds	r1, r3, #1
 8006d56:	6281      	str	r1, [r0, #40]	; 0x28
 8006d58:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006d5c:	e7f7      	b.n	8006d4e <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8006d5e:	2002      	movs	r0, #2
 8006d60:	bd10      	pop	{r4, pc}

08006d62 <HAL_UART_RxHalfCpltCallback>:
 8006d62:	4770      	bx	lr

08006d64 <UART_DMARxHalfCplt>:
{
 8006d64:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8006d66:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006d68:	f7ff fffb 	bl	8006d62 <HAL_UART_RxHalfCpltCallback>
 8006d6c:	bd08      	pop	{r3, pc}

08006d6e <HAL_UART_ErrorCallback>:
 8006d6e:	4770      	bx	lr

08006d70 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d70:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8006d72:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006d74:	680b      	ldr	r3, [r1, #0]
 8006d76:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006d78:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8006d7c:	2821      	cmp	r0, #33	; 0x21
 8006d7e:	d10a      	bne.n	8006d96 <UART_DMAError+0x26>
 8006d80:	0612      	lsls	r2, r2, #24
 8006d82:	d508      	bpl.n	8006d96 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8006d84:	2200      	movs	r2, #0
 8006d86:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d88:	68da      	ldr	r2, [r3, #12]
 8006d8a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006d8e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006d90:	2220      	movs	r2, #32
 8006d92:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006d96:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006d98:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8006d9c:	2a22      	cmp	r2, #34	; 0x22
 8006d9e:	d106      	bne.n	8006dae <UART_DMAError+0x3e>
 8006da0:	065b      	lsls	r3, r3, #25
 8006da2:	d504      	bpl.n	8006dae <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8006da4:	2300      	movs	r3, #0
 8006da6:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006da8:	4608      	mov	r0, r1
 8006daa:	f7ff fd3d 	bl	8006828 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006dae:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006db0:	f043 0310 	orr.w	r3, r3, #16
 8006db4:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006db6:	4608      	mov	r0, r1
 8006db8:	f7ff ffd9 	bl	8006d6e <HAL_UART_ErrorCallback>
 8006dbc:	bd08      	pop	{r3, pc}
	...

08006dc0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006dc0:	6803      	ldr	r3, [r0, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dc4:	68d9      	ldr	r1, [r3, #12]
{
 8006dc6:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8006dc8:	0716      	lsls	r6, r2, #28
{
 8006dca:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dcc:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8006dce:	d107      	bne.n	8006de0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dd0:	0696      	lsls	r6, r2, #26
 8006dd2:	d55a      	bpl.n	8006e8a <HAL_UART_IRQHandler+0xca>
 8006dd4:	068d      	lsls	r5, r1, #26
 8006dd6:	d558      	bpl.n	8006e8a <HAL_UART_IRQHandler+0xca>
}
 8006dd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8006ddc:	f7ff bf87 	b.w	8006cee <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006de0:	f015 0501 	ands.w	r5, r5, #1
 8006de4:	d102      	bne.n	8006dec <HAL_UART_IRQHandler+0x2c>
 8006de6:	f411 7f90 	tst.w	r1, #288	; 0x120
 8006dea:	d04e      	beq.n	8006e8a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dec:	07d3      	lsls	r3, r2, #31
 8006dee:	d505      	bpl.n	8006dfc <HAL_UART_IRQHandler+0x3c>
 8006df0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006df2:	bf42      	ittt	mi
 8006df4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8006df6:	f043 0301 	orrmi.w	r3, r3, #1
 8006dfa:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dfc:	0750      	lsls	r0, r2, #29
 8006dfe:	d504      	bpl.n	8006e0a <HAL_UART_IRQHandler+0x4a>
 8006e00:	b11d      	cbz	r5, 8006e0a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e04:	f043 0302 	orr.w	r3, r3, #2
 8006e08:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e0a:	0793      	lsls	r3, r2, #30
 8006e0c:	d504      	bpl.n	8006e18 <HAL_UART_IRQHandler+0x58>
 8006e0e:	b11d      	cbz	r5, 8006e18 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e12:	f043 0304 	orr.w	r3, r3, #4
 8006e16:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e18:	0716      	lsls	r6, r2, #28
 8006e1a:	d504      	bpl.n	8006e26 <HAL_UART_IRQHandler+0x66>
 8006e1c:	b11d      	cbz	r5, 8006e26 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e1e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e20:	f043 0308 	orr.w	r3, r3, #8
 8006e24:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d066      	beq.n	8006efa <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e2c:	0695      	lsls	r5, r2, #26
 8006e2e:	d504      	bpl.n	8006e3a <HAL_UART_IRQHandler+0x7a>
 8006e30:	0688      	lsls	r0, r1, #26
 8006e32:	d502      	bpl.n	8006e3a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8006e34:	4620      	mov	r0, r4
 8006e36:	f7ff ff5a 	bl	8006cee <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e3a:	6823      	ldr	r3, [r4, #0]
 8006e3c:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e3e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006e40:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8006e42:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e44:	d402      	bmi.n	8006e4c <HAL_UART_IRQHandler+0x8c>
 8006e46:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8006e4a:	d01a      	beq.n	8006e82 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8006e4c:	f7ff fcec 	bl	8006828 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	695a      	ldr	r2, [r3, #20]
 8006e54:	0652      	lsls	r2, r2, #25
 8006e56:	d510      	bpl.n	8006e7a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e58:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8006e5a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e60:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8006e62:	b150      	cbz	r0, 8006e7a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e64:	4b25      	ldr	r3, [pc, #148]	; (8006efc <HAL_UART_IRQHandler+0x13c>)
 8006e66:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e68:	f7fc fcd0 	bl	800380c <HAL_DMA_Abort_IT>
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d044      	beq.n	8006efa <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e70:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8006e72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e76:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006e78:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f7ff ff77 	bl	8006d6e <HAL_UART_ErrorCallback>
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8006e82:	f7ff ff74 	bl	8006d6e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e86:	63e5      	str	r5, [r4, #60]	; 0x3c
 8006e88:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e8a:	0616      	lsls	r6, r2, #24
 8006e8c:	d527      	bpl.n	8006ede <HAL_UART_IRQHandler+0x11e>
 8006e8e:	060d      	lsls	r5, r1, #24
 8006e90:	d525      	bpl.n	8006ede <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e92:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8006e96:	2a21      	cmp	r2, #33	; 0x21
 8006e98:	d12f      	bne.n	8006efa <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006e9a:	68a2      	ldr	r2, [r4, #8]
 8006e9c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8006ea0:	6a22      	ldr	r2, [r4, #32]
 8006ea2:	d117      	bne.n	8006ed4 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ea4:	8811      	ldrh	r1, [r2, #0]
 8006ea6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006eaa:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006eac:	6921      	ldr	r1, [r4, #16]
 8006eae:	b979      	cbnz	r1, 8006ed0 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8006eb0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8006eb2:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8006eb4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8006eb6:	3a01      	subs	r2, #1
 8006eb8:	b292      	uxth	r2, r2
 8006eba:	84e2      	strh	r2, [r4, #38]	; 0x26
 8006ebc:	b9ea      	cbnz	r2, 8006efa <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006ebe:	68da      	ldr	r2, [r3, #12]
 8006ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ec4:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ecc:	60da      	str	r2, [r3, #12]
 8006ece:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8006ed0:	3201      	adds	r2, #1
 8006ed2:	e7ee      	b.n	8006eb2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ed4:	1c51      	adds	r1, r2, #1
 8006ed6:	6221      	str	r1, [r4, #32]
 8006ed8:	7812      	ldrb	r2, [r2, #0]
 8006eda:	605a      	str	r2, [r3, #4]
 8006edc:	e7ea      	b.n	8006eb4 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ede:	0650      	lsls	r0, r2, #25
 8006ee0:	d50b      	bpl.n	8006efa <HAL_UART_IRQHandler+0x13a>
 8006ee2:	064a      	lsls	r2, r1, #25
 8006ee4:	d509      	bpl.n	8006efa <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ee6:	68da      	ldr	r2, [r3, #12]
 8006ee8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eec:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006eee:	2320      	movs	r3, #32
 8006ef0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f7ff fedd 	bl	8006cb4 <HAL_UART_TxCpltCallback>
 8006efa:	bd70      	pop	{r4, r5, r6, pc}
 8006efc:	08006f01 	.word	0x08006f01

08006f00 <UART_DMAAbortOnError>:
{
 8006f00:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f02:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8006f08:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8006f0a:	f7ff ff30 	bl	8006d6e <HAL_UART_ErrorCallback>
 8006f0e:	bd08      	pop	{r3, pc}

08006f10 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8006f10:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
  temp2 = huart->RxState;
 8006f14:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
}
 8006f18:	4310      	orrs	r0, r2
 8006f1a:	4770      	bx	lr

08006f1c <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f1c:	b084      	sub	sp, #16
 8006f1e:	b538      	push	{r3, r4, r5, lr}
 8006f20:	ad05      	add	r5, sp, #20
 8006f22:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f28:	2b01      	cmp	r3, #1
{
 8006f2a:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f2c:	d126      	bne.n	8006f7c <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006f30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f34:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f36:	68c3      	ldr	r3, [r0, #12]
 8006f38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f40:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f42:	68c3      	ldr	r3, [r0, #12]
 8006f44:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006f48:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8006f4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f4c:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f4e:	bf02      	ittt	eq
 8006f50:	68c3      	ldreq	r3, [r0, #12]
 8006f52:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8006f56:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8006f58:	f000 fbde 	bl	8007718 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8006f5c:	9b08      	ldr	r3, [sp, #32]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d107      	bne.n	8006f72 <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f62:	68a3      	ldr	r3, [r4, #8]
 8006f64:	f043 0306 	orr.w	r3, r3, #6
 8006f68:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f6a:	68a3      	ldr	r3, [r4, #8]
 8006f6c:	f043 0320 	orr.w	r3, r3, #32
 8006f70:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8006f72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f76:	2000      	movs	r0, #0
 8006f78:	b004      	add	sp, #16
 8006f7a:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f7c:	68c3      	ldr	r3, [r0, #12]
 8006f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f82:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8006f84:	f000 fbc8 	bl	8007718 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8006f88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f8c:	63a3      	str	r3, [r4, #56]	; 0x38
 8006f8e:	e7e5      	b.n	8006f5c <USB_CoreInit+0x40>

08006f90 <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006f90:	6883      	ldr	r3, [r0, #8]
 8006f92:	f043 0301 	orr.w	r3, r3, #1
 8006f96:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8006f98:	2000      	movs	r0, #0
 8006f9a:	4770      	bx	lr

08006f9c <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f9c:	6883      	ldr	r3, [r0, #8]
 8006f9e:	f023 0301 	bic.w	r3, r3, #1
 8006fa2:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	4770      	bx	lr

08006fa8 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8006fa8:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8006faa:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8006fac:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8006fae:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006fb2:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8006fb4:	d108      	bne.n	8006fc8 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8006fb6:	68c3      	ldr	r3, [r0, #12]
 8006fb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006fbc:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8006fbe:	2032      	movs	r0, #50	; 0x32
 8006fc0:	f7fc faca 	bl	8003558 <HAL_Delay>
  
  return HAL_OK;
}
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8006fc8:	2900      	cmp	r1, #0
 8006fca:	d1f8      	bne.n	8006fbe <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8006fcc:	68c3      	ldr	r3, [r0, #12]
 8006fce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006fd2:	60c3      	str	r3, [r0, #12]
 8006fd4:	e7f3      	b.n	8006fbe <USB_SetCurrentMode+0x16>
	...

08006fd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fd8:	b084      	sub	sp, #16
 8006fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fde:	4604      	mov	r4, r0
 8006fe0:	a807      	add	r0, sp, #28
 8006fe2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8006fe6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8006fe8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006fea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006fec:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8006fee:	b9a6      	cbnz	r6, 800701a <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006ff0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ff4:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006ffc:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8007000:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8007004:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007006:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007008:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 800700c:	d15e      	bne.n	80070cc <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 800700e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007010:	b939      	cbnz	r1, 8007022 <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8007012:	4620      	mov	r0, r4
 8007014:	f000 f89e 	bl	8007154 <USB_SetDevSpeed>
 8007018:	e007      	b.n	800702a <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800701a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800701e:	63a3      	str	r3, [r4, #56]	; 0x38
 8007020:	e7e9      	b.n	8006ff6 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8007022:	4619      	mov	r1, r3
 8007024:	4620      	mov	r0, r4
 8007026:	f000 f895 	bl	8007154 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 800702a:	2110      	movs	r1, #16
 800702c:	4620      	mov	r0, r4
 800702e:	f000 f86f 	bl	8007110 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8007032:	4620      	mov	r0, r4
 8007034:	f000 f87e 	bl	8007134 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007038:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800703a:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 800703e:	612b      	str	r3, [r5, #16]
 8007040:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 8007042:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8007044:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8007048:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 800704a:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 800704e:	61eb      	str	r3, [r5, #28]
 8007050:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007054:	4543      	cmp	r3, r8
 8007056:	d13b      	bne.n	80070d0 <USB_DevInit+0xf8>
 8007058:	2100      	movs	r1, #0
 800705a:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 800705e:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8007060:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8007064:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007068:	428b      	cmp	r3, r1
 800706a:	d13e      	bne.n	80070ea <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800706c:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 800706e:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007074:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8007076:	d108      	bne.n	800708a <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8007078:	4b23      	ldr	r3, [pc, #140]	; (8007108 <USB_DevInit+0x130>)
 800707a:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 800707c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800707e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007082:	f043 0303 	orr.w	r3, r3, #3
 8007086:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8007088:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800708e:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8007092:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8007094:	b91f      	cbnz	r7, 800709e <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8007096:	69a3      	ldr	r3, [r4, #24]
 8007098:	f043 0310 	orr.w	r3, r3, #16
 800709c:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800709e:	69a2      	ldr	r2, [r4, #24]
 80070a0:	4b1a      	ldr	r3, [pc, #104]	; (800710c <USB_DevInit+0x134>)
 80070a2:	4313      	orrs	r3, r2
 80070a4:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 80070a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070a8:	b11b      	cbz	r3, 80070b2 <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070aa:	69a3      	ldr	r3, [r4, #24]
 80070ac:	f043 0308 	orr.w	r3, r3, #8
 80070b0:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 80070b2:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80070b4:	bf01      	itttt	eq
 80070b6:	69a3      	ldreq	r3, [r4, #24]
 80070b8:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80070bc:	f043 0304 	orreq.w	r3, r3, #4
 80070c0:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 80070c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070c6:	2000      	movs	r0, #0
 80070c8:	b004      	add	sp, #16
 80070ca:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80070cc:	2103      	movs	r1, #3
 80070ce:	e7a0      	b.n	8007012 <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80070d0:	f8d2 c000 	ldr.w	ip, [r2]
 80070d4:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80070d8:	bfb4      	ite	lt
 80070da:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 80070dc:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070de:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80070e0:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80070e2:	f8c2 e008 	str.w	lr, [r2, #8]
 80070e6:	3220      	adds	r2, #32
 80070e8:	e7b4      	b.n	8007054 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070ea:	f8d2 8000 	ldr.w	r8, [r2]
 80070ee:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80070f2:	bfb4      	ite	lt
 80070f4:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070f8:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070fa:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070fc:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 80070fe:	f8c2 c008 	str.w	ip, [r2, #8]
 8007102:	3220      	adds	r2, #32
 8007104:	e7b0      	b.n	8007068 <USB_DevInit+0x90>
 8007106:	bf00      	nop
 8007108:	00800100 	.word	0x00800100
 800710c:	803c3800 	.word	0x803c3800

08007110 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8007110:	0189      	lsls	r1, r1, #6
 8007112:	f041 0120 	orr.w	r1, r1, #32
 8007116:	4a06      	ldr	r2, [pc, #24]	; (8007130 <USB_FlushTxFifo+0x20>)
 8007118:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800711a:	3a01      	subs	r2, #1
 800711c:	d005      	beq.n	800712a <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800711e:	6903      	ldr	r3, [r0, #16]
 8007120:	f013 0320 	ands.w	r3, r3, #32
 8007124:	d1f9      	bne.n	800711a <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8007126:	4618      	mov	r0, r3
 8007128:	4770      	bx	lr
      return HAL_TIMEOUT;
 800712a:	2003      	movs	r0, #3
}
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	00030d41 	.word	0x00030d41

08007134 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007134:	2310      	movs	r3, #16
 8007136:	4a06      	ldr	r2, [pc, #24]	; (8007150 <USB_FlushRxFifo+0x1c>)
 8007138:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800713a:	3a01      	subs	r2, #1
 800713c:	d005      	beq.n	800714a <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800713e:	6903      	ldr	r3, [r0, #16]
 8007140:	f013 0310 	ands.w	r3, r3, #16
 8007144:	d1f9      	bne.n	800713a <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8007146:	4618      	mov	r0, r3
 8007148:	4770      	bx	lr
      return HAL_TIMEOUT;
 800714a:	2003      	movs	r0, #3
}
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	00030d41 	.word	0x00030d41

08007154 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8007154:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8007158:	4319      	orrs	r1, r3
 800715a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800715e:	2000      	movs	r0, #0
 8007160:	4770      	bx	lr

08007162 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007162:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8007166:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 800716a:	f010 0006 	ands.w	r0, r0, #6
 800716e:	d012      	beq.n	8007196 <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8007170:	6893      	ldr	r3, [r2, #8]
 8007172:	f003 0306 	and.w	r3, r3, #6
 8007176:	2b02      	cmp	r3, #2
 8007178:	d00c      	beq.n	8007194 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 800717a:	6893      	ldr	r3, [r2, #8]
 800717c:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8007180:	2b06      	cmp	r3, #6
 8007182:	d007      	beq.n	8007194 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8007184:	6893      	ldr	r3, [r2, #8]
 8007186:	f003 0306 	and.w	r3, r3, #6
 800718a:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 800718c:	bf14      	ite	ne
 800718e:	2000      	movne	r0, #0
 8007190:	2002      	moveq	r0, #2
 8007192:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8007194:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8007196:	4770      	bx	lr

08007198 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007198:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 800719a:	784b      	ldrb	r3, [r1, #1]
 800719c:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800719e:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 80071a2:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d11b      	bne.n	80071e2 <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80071aa:	40a3      	lsls	r3, r4
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80071b0:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80071b4:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80071b6:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	0412      	lsls	r2, r2, #16
 80071be:	d40e      	bmi.n	80071de <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80071c0:	688a      	ldr	r2, [r1, #8]
 80071c2:	78c8      	ldrb	r0, [r1, #3]
 80071c4:	681d      	ldr	r5, [r3, #0]
 80071c6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80071ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80071ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071d2:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 80071d6:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 80071da:	4328      	orrs	r0, r5
 80071dc:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 80071de:	2000      	movs	r0, #0
 80071e0:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80071e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071e6:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071e8:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80071ec:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071ee:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80071f2:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071f4:	6803      	ldr	r3, [r0, #0]
 80071f6:	041b      	lsls	r3, r3, #16
 80071f8:	d4f1      	bmi.n	80071de <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80071fa:	688b      	ldr	r3, [r1, #8]
 80071fc:	78c9      	ldrb	r1, [r1, #3]
 80071fe:	6802      	ldr	r2, [r0, #0]
 8007200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007208:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800720c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8007210:	4313      	orrs	r3, r2
 8007212:	6003      	str	r3, [r0, #0]
 8007214:	e7e3      	b.n	80071de <USB_ActivateEndpoint+0x46>

08007216 <USB_DeactivateEndpoint>:
 8007216:	f000 b801 	b.w	800721c <USB_DeactivateDedicatedEndpoint>
	...

0800721c <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800721c:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 800721e:	784b      	ldrb	r3, [r1, #1]
 8007220:	2b01      	cmp	r3, #1
{
 8007222:	460e      	mov	r6, r1
 8007224:	4605      	mov	r5, r0
 8007226:	7809      	ldrb	r1, [r1, #0]
 8007228:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 800722c:	d126      	bne.n	800727c <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 800722e:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 8007232:	fb13 2301 	smlabb	r3, r3, r1, r2
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800723c:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800723e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007242:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8007244:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	4a1f      	ldr	r2, [pc, #124]	; (80072c8 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 800724c:	3a01      	subs	r2, #1
 800724e:	d101      	bne.n	8007254 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8007250:	2003      	movs	r0, #3
 8007252:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8007254:	689c      	ldr	r4, [r3, #8]
 8007256:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 800725a:	d1f7      	bne.n	800724c <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 800725c:	2110      	movs	r1, #16
 800725e:	4628      	mov	r0, r5
 8007260:	f7ff ff56 	bl	8007110 <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8007264:	7831      	ldrb	r1, [r6, #0]
 8007266:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 800726a:	2301      	movs	r3, #1
 800726c:	408b      	lsls	r3, r1
 800726e:	b29b      	uxth	r3, r3
 8007270:	ea22 0303 	bic.w	r3, r2, r3
 8007274:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8007278:	4620      	mov	r0, r4
 800727a:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 800727c:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8007280:	fb13 2301 	smlabb	r3, r3, r1, r2
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800728a:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800728c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007290:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 8007292:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	4a0b      	ldr	r2, [pc, #44]	; (80072c8 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 800729a:	3a01      	subs	r2, #1
 800729c:	d0d8      	beq.n	8007250 <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 800729e:	6898      	ldr	r0, [r3, #8]
 80072a0:	f010 0010 	ands.w	r0, r0, #16
 80072a4:	d1f9      	bne.n	800729a <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80072a6:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80072aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072ae:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 80072b2:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 80072b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80072ba:	408a      	lsls	r2, r1
 80072bc:	ea23 0302 	bic.w	r3, r3, r2
 80072c0:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 80072c4:	bd70      	pop	{r4, r5, r6, pc}
 80072c6:	bf00      	nop
 80072c8:	00030d41 	.word	0x00030d41

080072cc <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80072cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 80072ce:	784b      	ldrb	r3, [r1, #1]
 80072d0:	780c      	ldrb	r4, [r1, #0]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	694b      	ldr	r3, [r1, #20]
 80072d6:	d177      	bne.n	80073c8 <USB_EPStartXfer+0xfc>
 80072d8:	2620      	movs	r6, #32
 80072da:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80072de:	fb16 5404 	smlabb	r4, r6, r4, r5
 80072e2:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d138      	bne.n	800735a <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80072e8:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80072ec:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80072f0:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80072f2:	6926      	ldr	r6, [r4, #16]
 80072f4:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80072f8:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80072fa:	6926      	ldr	r6, [r4, #16]
 80072fc:	0cf6      	lsrs	r6, r6, #19
 80072fe:	04f6      	lsls	r6, r6, #19
 8007300:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 8007302:	2a01      	cmp	r2, #1
 8007304:	d150      	bne.n	80073a8 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007306:	780c      	ldrb	r4, [r1, #0]
 8007308:	690e      	ldr	r6, [r1, #16]
 800730a:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 800730e:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007310:	78ce      	ldrb	r6, [r1, #3]
 8007312:	2e01      	cmp	r6, #1
 8007314:	d10f      	bne.n	8007336 <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8007316:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 800731a:	780f      	ldrb	r7, [r1, #0]
 800731c:	f414 7f80 	tst.w	r4, #256	; 0x100
 8007320:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007324:	fb14 5407 	smlabb	r4, r4, r7, r5
 8007328:	6827      	ldr	r7, [r4, #0]
 800732a:	bf0c      	ite	eq
 800732c:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007330:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 8007334:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007336:	780f      	ldrb	r7, [r1, #0]
 8007338:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 800733c:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800733e:	682c      	ldr	r4, [r5, #0]
 8007340:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8007344:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 8007346:	d105      	bne.n	8007354 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8007348:	9200      	str	r2, [sp, #0]
 800734a:	b29b      	uxth	r3, r3
 800734c:	463a      	mov	r2, r7
 800734e:	68c9      	ldr	r1, [r1, #12]
 8007350:	f000 f8ef 	bl	8007532 <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8007354:	2000      	movs	r0, #0
 8007356:	b003      	add	sp, #12
 8007358:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800735a:	0cf6      	lsrs	r6, r6, #19
 800735c:	04f6      	lsls	r6, r6, #19
 800735e:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8007360:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8007362:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8007364:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8007368:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 800736c:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800736e:	19de      	adds	r6, r3, r7
 8007370:	3e01      	subs	r6, #1
 8007372:	fbb6 f7f7 	udiv	r7, r6, r7
 8007376:	4e37      	ldr	r6, [pc, #220]	; (8007454 <USB_EPStartXfer+0x188>)
 8007378:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800737c:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 8007380:	ea46 060e 	orr.w	r6, r6, lr
 8007384:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8007386:	6927      	ldr	r7, [r4, #16]
 8007388:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800738c:	433e      	orrs	r6, r7
 800738e:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 8007390:	78ce      	ldrb	r6, [r1, #3]
 8007392:	2e01      	cmp	r6, #1
 8007394:	d15a      	bne.n	800744c <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8007396:	6926      	ldr	r6, [r4, #16]
 8007398:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 800739c:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800739e:	6926      	ldr	r6, [r4, #16]
 80073a0:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80073a4:	6126      	str	r6, [r4, #16]
 80073a6:	e7ac      	b.n	8007302 <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 80073a8:	78ce      	ldrb	r6, [r1, #3]
 80073aa:	2e01      	cmp	r6, #1
 80073ac:	d0b3      	beq.n	8007316 <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0ae      	beq.n	8007310 <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 80073b2:	f891 e000 	ldrb.w	lr, [r1]
 80073b6:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 80073ba:	2401      	movs	r4, #1
 80073bc:	fa04 f40e 	lsl.w	r4, r4, lr
 80073c0:	433c      	orrs	r4, r7
 80073c2:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 80073c6:	e7a3      	b.n	8007310 <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80073c8:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 80073cc:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80073d0:	6925      	ldr	r5, [r4, #16]
 80073d2:	0ced      	lsrs	r5, r5, #19
 80073d4:	04ed      	lsls	r5, r5, #19
 80073d6:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80073d8:	6925      	ldr	r5, [r4, #16]
 80073da:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80073de:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80073e2:	6125      	str	r5, [r4, #16]
 80073e4:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 80073e6:	b9fb      	cbnz	r3, 8007428 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80073e8:	6923      	ldr	r3, [r4, #16]
 80073ea:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80073ee:	431d      	orrs	r5, r3
 80073f0:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80073f2:	6923      	ldr	r3, [r4, #16]
 80073f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80073f8:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 80073fa:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80073fc:	bf04      	itt	eq
 80073fe:	68cb      	ldreq	r3, [r1, #12]
 8007400:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 8007402:	78cb      	ldrb	r3, [r1, #3]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d10a      	bne.n	800741e <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8007408:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800740c:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	bf0c      	ite	eq
 8007414:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007418:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800741c:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007424:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8007426:	e795      	b.n	8007354 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8007428:	4e0a      	ldr	r6, [pc, #40]	; (8007454 <USB_EPStartXfer+0x188>)
 800742a:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 800742c:	442b      	add	r3, r5
 800742e:	3b01      	subs	r3, #1
 8007430:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8007434:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 8007438:	433e      	orrs	r6, r7
 800743a:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 800743c:	b29b      	uxth	r3, r3
 800743e:	6926      	ldr	r6, [r4, #16]
 8007440:	435d      	muls	r5, r3
 8007442:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8007446:	4335      	orrs	r5, r6
 8007448:	6125      	str	r5, [r4, #16]
 800744a:	e7d6      	b.n	80073fa <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 800744c:	2a01      	cmp	r2, #1
 800744e:	d1ae      	bne.n	80073ae <USB_EPStartXfer+0xe2>
 8007450:	e759      	b.n	8007306 <USB_EPStartXfer+0x3a>
 8007452:	bf00      	nop
 8007454:	1ff80000 	.word	0x1ff80000

08007458 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8007458:	784b      	ldrb	r3, [r1, #1]
 800745a:	2b01      	cmp	r3, #1
{
 800745c:	b570      	push	{r4, r5, r6, lr}
 800745e:	780b      	ldrb	r3, [r1, #0]
 8007460:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 8007462:	d143      	bne.n	80074ec <USB_EP0StartXfer+0x94>
 8007464:	2420      	movs	r4, #32
 8007466:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800746a:	fb14 6303 	smlabb	r3, r4, r3, r6
 800746e:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8007470:	b9cd      	cbnz	r5, 80074a6 <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8007472:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8007476:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800747a:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800747c:	691c      	ldr	r4, [r3, #16]
 800747e:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007482:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8007484:	691c      	ldr	r4, [r3, #16]
 8007486:	0ce4      	lsrs	r4, r4, #19
 8007488:	04e4      	lsls	r4, r4, #19
 800748a:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 800748c:	780d      	ldrb	r5, [r1, #0]
 800748e:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 8007492:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8007494:	681c      	ldr	r4, [r3, #0]
 8007496:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800749a:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 800749c:	d11b      	bne.n	80074d6 <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800749e:	690a      	ldr	r2, [r1, #16]
 80074a0:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 80074a2:	2000      	movs	r0, #0
 80074a4:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80074a6:	0ce4      	lsrs	r4, r4, #19
 80074a8:	04e4      	lsls	r4, r4, #19
 80074aa:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80074ac:	691c      	ldr	r4, [r3, #16]
 80074ae:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80074b2:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80074b6:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 80074b8:	688c      	ldr	r4, [r1, #8]
 80074ba:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 80074bc:	bf88      	it	hi
 80074be:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80074c0:	691c      	ldr	r4, [r3, #16]
 80074c2:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80074c6:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80074c8:	694c      	ldr	r4, [r1, #20]
 80074ca:	691d      	ldr	r5, [r3, #16]
 80074cc:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80074d0:	432c      	orrs	r4, r5
 80074d2:	611c      	str	r4, [r3, #16]
 80074d4:	e7da      	b.n	800748c <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 80074d6:	694b      	ldr	r3, [r1, #20]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0e2      	beq.n	80074a2 <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 80074dc:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80074e0:	2301      	movs	r3, #1
 80074e2:	40ab      	lsls	r3, r5
 80074e4:	4313      	orrs	r3, r2
 80074e6:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80074ea:	e7da      	b.n	80074a2 <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80074ec:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 80074f0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80074f4:	6903      	ldr	r3, [r0, #16]
 80074f6:	0cdb      	lsrs	r3, r3, #19
 80074f8:	04db      	lsls	r3, r3, #19
 80074fa:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80074fc:	6903      	ldr	r3, [r0, #16]
 80074fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007502:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007506:	6103      	str	r3, [r0, #16]
 8007508:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 800750a:	b105      	cbz	r5, 800750e <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 800750c:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800750e:	6904      	ldr	r4, [r0, #16]
 8007510:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007514:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8007516:	6904      	ldr	r4, [r0, #16]
 8007518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800751c:	4323      	orrs	r3, r4
    if (dma == 1U)
 800751e:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8007520:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007522:	bf04      	itt	eq
 8007524:	68cb      	ldreq	r3, [r1, #12]
 8007526:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8007528:	6803      	ldr	r3, [r0, #0]
 800752a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800752e:	6003      	str	r3, [r0, #0]
 8007530:	e7b7      	b.n	80074a2 <USB_EP0StartXfer+0x4a>

08007532 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007532:	b510      	push	{r4, lr}
 8007534:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 8007538:	b94c      	cbnz	r4, 800754e <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 800753a:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 800753c:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8007540:	f023 0303 	bic.w	r3, r3, #3
 8007544:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 8007548:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 800754a:	4299      	cmp	r1, r3
 800754c:	d101      	bne.n	8007552 <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 800754e:	2000      	movs	r0, #0
 8007550:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8007552:	f851 0b04 	ldr.w	r0, [r1], #4
 8007556:	6010      	str	r0, [r2, #0]
 8007558:	e7f7      	b.n	800754a <USB_WritePacket+0x18>

0800755a <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 800755a:	3203      	adds	r2, #3
 800755c:	f022 0203 	bic.w	r2, r2, #3
 8007560:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8007562:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8007566:	4291      	cmp	r1, r2
 8007568:	d101      	bne.n	800756e <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 800756a:	4608      	mov	r0, r1
 800756c:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800756e:	6803      	ldr	r3, [r0, #0]
 8007570:	f841 3b04 	str.w	r3, [r1], #4
 8007574:	e7f7      	b.n	8007566 <USB_ReadPacket+0xc>

08007576 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8007576:	784b      	ldrb	r3, [r1, #1]
 8007578:	780a      	ldrb	r2, [r1, #0]
 800757a:	2b01      	cmp	r3, #1
 800757c:	f04f 0320 	mov.w	r3, #32
 8007580:	d10b      	bne.n	800759a <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 8007582:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8007586:	fb13 0002 	smlabb	r0, r3, r2, r0
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	db0b      	blt.n	80075a8 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8007590:	6803      	ldr	r3, [r0, #0]
 8007592:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007596:	6003      	str	r3, [r0, #0]
 8007598:	e006      	b.n	80075a8 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 800759a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800759e:	fb13 0002 	smlabb	r0, r3, r2, r0
 80075a2:	6803      	ldr	r3, [r0, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	daf3      	bge.n	8007590 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80075a8:	6803      	ldr	r3, [r0, #0]
 80075aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80075ae:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 80075b0:	2000      	movs	r0, #0
 80075b2:	4770      	bx	lr

080075b4 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 80075b4:	784b      	ldrb	r3, [r1, #1]
 80075b6:	780a      	ldrb	r2, [r1, #0]
 80075b8:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80075ba:	bf0c      	ite	eq
 80075bc:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80075c0:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 80075c4:	2320      	movs	r3, #32
 80075c6:	fb13 0002 	smlabb	r0, r3, r2, r0
 80075ca:	6803      	ldr	r3, [r0, #0]
 80075cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075d0:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 80075d2:	78cb      	ldrb	r3, [r1, #3]
 80075d4:	3b02      	subs	r3, #2
 80075d6:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075d8:	bf9e      	ittt	ls
 80075da:	6803      	ldrls	r3, [r0, #0]
 80075dc:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 80075e0:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 80075e2:	2000      	movs	r0, #0
 80075e4:	4770      	bx	lr

080075e6 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80075e6:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80075ea:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80075ee:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 80075f2:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80075f6:	0109      	lsls	r1, r1, #4
 80075f8:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80075fc:	4319      	orrs	r1, r3
 80075fe:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 8007602:	2000      	movs	r0, #0
 8007604:	4770      	bx	lr

08007606 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 8007606:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 8007608:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800760c:	f023 0302 	bic.w	r3, r3, #2
 8007610:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8007614:	2003      	movs	r0, #3
 8007616:	f7fb ff9f 	bl	8003558 <HAL_Delay>
  
  return HAL_OK;  
}
 800761a:	2000      	movs	r0, #0
 800761c:	bd08      	pop	{r3, pc}

0800761e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 800761e:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8007620:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8007624:	f043 0302 	orr.w	r3, r3, #2
 8007628:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800762c:	2003      	movs	r0, #3
 800762e:	f7fb ff93 	bl	8003558 <HAL_Delay>
  
  return HAL_OK;  
}
 8007632:	2000      	movs	r0, #0
 8007634:	bd08      	pop	{r3, pc}

08007636 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 8007636:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 8007638:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 800763a:	4010      	ands	r0, r2
 800763c:	4770      	bx	lr

0800763e <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800763e:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8007642:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8007646:	69c0      	ldr	r0, [r0, #28]
 8007648:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 800764a:	0c00      	lsrs	r0, r0, #16
 800764c:	4770      	bx	lr

0800764e <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800764e:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8007652:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8007656:	69c0      	ldr	r0, [r0, #28]
 8007658:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 800765a:	b280      	uxth	r0, r0
 800765c:	4770      	bx	lr

0800765e <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 800765e:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8007662:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8007666:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 800766a:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 800766c:	6940      	ldr	r0, [r0, #20]
  return v;
}
 800766e:	4010      	ands	r0, r2
 8007670:	4770      	bx	lr

08007672 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8007672:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8007674:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007678:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800767c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8007680:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8007682:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8007686:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8007688:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800768a:	b2db      	uxtb	r3, r3
 800768c:	4323      	orrs	r3, r4
  return v;
}
 800768e:	4018      	ands	r0, r3
 8007690:	bd10      	pop	{r4, pc}

08007692 <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 8007692:	6940      	ldr	r0, [r0, #20]
}
 8007694:	f000 0001 	and.w	r0, r0, #1
 8007698:	4770      	bx	lr

0800769a <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800769a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800769e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80076a2:	f023 0307 	bic.w	r3, r3, #7
 80076a6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80076aa:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	f002 0206 	and.w	r2, r2, #6
 80076b4:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 80076b6:	bf02      	ittt	eq
 80076b8:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 80076bc:	f042 0203 	orreq.w	r2, r2, #3
 80076c0:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80076c4:	685a      	ldr	r2, [r3, #4]
 80076c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076ca:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 80076cc:	2000      	movs	r0, #0
 80076ce:	4770      	bx	lr

080076d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80076d0:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80076d2:	2400      	movs	r4, #0
 80076d4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 80076d8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80076dc:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80076e0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076e4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80076e8:	f044 0418 	orr.w	r4, r4, #24
 80076ec:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80076f0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 80076f4:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80076f6:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80076fa:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80076fe:	bf08      	it	eq
 8007700:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8007704:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007708:	bf04      	itt	eq
 800770a:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 800770e:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 8007712:	2000      	movs	r0, #0
 8007714:	bd10      	pop	{r4, pc}
	...

08007718 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007718:	4b0a      	ldr	r3, [pc, #40]	; (8007744 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800771a:	3b01      	subs	r3, #1
 800771c:	d101      	bne.n	8007722 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800771e:	2003      	movs	r0, #3
 8007720:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007722:	6902      	ldr	r2, [r0, #16]
 8007724:	2a00      	cmp	r2, #0
 8007726:	daf8      	bge.n	800771a <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007728:	6903      	ldr	r3, [r0, #16]
 800772a:	4a06      	ldr	r2, [pc, #24]	; (8007744 <USB_CoreReset+0x2c>)
 800772c:	f043 0301 	orr.w	r3, r3, #1
 8007730:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8007732:	3a01      	subs	r2, #1
 8007734:	d0f3      	beq.n	800771e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007736:	6903      	ldr	r3, [r0, #16]
 8007738:	f013 0301 	ands.w	r3, r3, #1
 800773c:	d1f9      	bne.n	8007732 <USB_CoreReset+0x1a>
  
  return HAL_OK;
 800773e:	4618      	mov	r0, r3
}
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	00030d41 	.word	0x00030d41

08007748 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007748:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 800774c:	b11b      	cbz	r3, 8007756 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 800774e:	2000      	movs	r0, #0
 8007750:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8007754:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8007756:	2002      	movs	r0, #2
  }
}
 8007758:	4770      	bx	lr

0800775a <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800775a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 800775e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007760:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8007764:	b15b      	cbz	r3, 800777e <USBD_CDC_EP0_RxReady+0x24>
 8007766:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800776a:	28ff      	cmp	r0, #255	; 0xff
 800776c:	d007      	beq.n	800777e <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8007774:	4621      	mov	r1, r4
 8007776:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8007778:	23ff      	movs	r3, #255	; 0xff
 800777a:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 800777e:	2000      	movs	r0, #0
 8007780:	bd10      	pop	{r4, pc}
	...

08007784 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8007784:	2343      	movs	r3, #67	; 0x43
 8007786:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8007788:	4800      	ldr	r0, [pc, #0]	; (800778c <USBD_CDC_GetFSCfgDesc+0x8>)
 800778a:	4770      	bx	lr
 800778c:	20000048 	.word	0x20000048

08007790 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8007790:	2343      	movs	r3, #67	; 0x43
 8007792:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8007794:	4800      	ldr	r0, [pc, #0]	; (8007798 <USBD_CDC_GetHSCfgDesc+0x8>)
 8007796:	4770      	bx	lr
 8007798:	2000008c 	.word	0x2000008c

0800779c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800779c:	2343      	movs	r3, #67	; 0x43
 800779e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80077a0:	4800      	ldr	r0, [pc, #0]	; (80077a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80077a2:	4770      	bx	lr
 80077a4:	200000dc 	.word	0x200000dc

080077a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80077a8:	230a      	movs	r3, #10
 80077aa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80077ac:	4800      	ldr	r0, [pc, #0]	; (80077b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80077ae:	4770      	bx	lr
 80077b0:	200000d0 	.word	0x200000d0

080077b4 <USBD_CDC_DataOut>:
{      
 80077b4:	b538      	push	{r3, r4, r5, lr}
 80077b6:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80077b8:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80077bc:	f000 fa84 	bl	8007cc8 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 80077c0:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80077c4:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 80077c8:	b14b      	cbz	r3, 80077de <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80077ca:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80077ce:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80077d8:	4798      	blx	r3
    return USBD_OK;
 80077da:	2000      	movs	r0, #0
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80077de:	2002      	movs	r0, #2
}
 80077e0:	bd38      	pop	{r3, r4, r5, pc}
	...

080077e4 <USBD_CDC_Setup>:
{
 80077e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077e6:	780f      	ldrb	r7, [r1, #0]
 80077e8:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 80077ec:	4606      	mov	r6, r0
 80077ee:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077f0:	d023      	beq.n	800783a <USBD_CDC_Setup+0x56>
 80077f2:	2b20      	cmp	r3, #32
 80077f4:	d119      	bne.n	800782a <USBD_CDC_Setup+0x46>
    if (req->wLength)
 80077f6:	88ca      	ldrh	r2, [r1, #6]
 80077f8:	784b      	ldrb	r3, [r1, #1]
 80077fa:	b1c2      	cbz	r2, 800782e <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 80077fc:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80077fe:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8007802:	d50b      	bpl.n	800781c <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007804:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8007808:	4618      	mov	r0, r3
 800780a:	688f      	ldr	r7, [r1, #8]
 800780c:	4629      	mov	r1, r5
 800780e:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8007810:	88e2      	ldrh	r2, [r4, #6]
 8007812:	4629      	mov	r1, r5
 8007814:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 8007816:	f000 fd8f 	bl	8008338 <USBD_CtlSendData>
      break;
 800781a:	e006      	b.n	800782a <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 800781c:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8007820:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8007824:	4629      	mov	r1, r5
 8007826:	f000 fd9c 	bl	8008362 <USBD_CtlPrepareRx>
}
 800782a:	2000      	movs	r0, #0
 800782c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800782e:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8007832:	6884      	ldr	r4, [r0, #8]
 8007834:	4618      	mov	r0, r3
 8007836:	47a0      	blx	r4
 8007838:	e7f7      	b.n	800782a <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 800783a:	784b      	ldrb	r3, [r1, #1]
 800783c:	2b0a      	cmp	r3, #10
 800783e:	d1f4      	bne.n	800782a <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8007840:	2201      	movs	r2, #1
 8007842:	4901      	ldr	r1, [pc, #4]	; (8007848 <USBD_CDC_Setup+0x64>)
 8007844:	e7e7      	b.n	8007816 <USBD_CDC_Setup+0x32>
 8007846:	bf00      	nop
 8007848:	20000760 	.word	0x20000760

0800784c <USBD_CDC_DeInit>:
{
 800784c:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 800784e:	2181      	movs	r1, #129	; 0x81
{
 8007850:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8007852:	f000 f9d1 	bl	8007bf8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8007856:	2101      	movs	r1, #1
 8007858:	4620      	mov	r0, r4
 800785a:	f000 f9cd 	bl	8007bf8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800785e:	2182      	movs	r1, #130	; 0x82
 8007860:	4620      	mov	r0, r4
 8007862:	f000 f9c9 	bl	8007bf8 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8007866:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800786a:	b153      	cbz	r3, 8007882 <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800786c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007874:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8007878:	f004 faac 	bl	800bdd4 <free>
    pdev->pClassData = NULL;
 800787c:	2300      	movs	r3, #0
 800787e:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8007882:	2000      	movs	r0, #0
 8007884:	bd10      	pop	{r4, pc}

08007886 <USBD_CDC_Init>:
{
 8007886:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8007888:	7c03      	ldrb	r3, [r0, #16]
{
 800788a:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800788c:	bb7b      	cbnz	r3, 80078ee <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 800788e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007892:	2202      	movs	r2, #2
 8007894:	2181      	movs	r1, #129	; 0x81
 8007896:	f000 f99f 	bl	8007bd8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 800789a:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 800789e:	2202      	movs	r2, #2
 80078a0:	2101      	movs	r1, #1
 80078a2:	4620      	mov	r0, r4
 80078a4:	f000 f998 	bl	8007bd8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 80078a8:	2308      	movs	r3, #8
 80078aa:	2203      	movs	r2, #3
 80078ac:	2182      	movs	r1, #130	; 0x82
 80078ae:	4620      	mov	r0, r4
 80078b0:	f000 f992 	bl	8007bd8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80078b4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80078b8:	f004 fa84 	bl	800bdc4 <malloc>
 80078bc:	4606      	mov	r6, r0
 80078be:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80078c2:	b320      	cbz	r0, 800790e <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80078c4:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80078cc:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 80078ce:	2500      	movs	r5, #0
 80078d0:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80078d4:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80078d8:	b987      	cbnz	r7, 80078fc <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80078da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078de:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80078e2:	2101      	movs	r1, #1
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 f9e1 	bl	8007cac <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80078ea:	4638      	mov	r0, r7
 80078ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80078ee:	2340      	movs	r3, #64	; 0x40
 80078f0:	2202      	movs	r2, #2
 80078f2:	2181      	movs	r1, #129	; 0x81
 80078f4:	f000 f970 	bl	8007bd8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80078f8:	2340      	movs	r3, #64	; 0x40
 80078fa:	e7d0      	b.n	800789e <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80078fc:	2340      	movs	r3, #64	; 0x40
 80078fe:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8007902:	2101      	movs	r1, #1
 8007904:	4620      	mov	r0, r4
 8007906:	f000 f9d1 	bl	8007cac <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 800790a:	4628      	mov	r0, r5
 800790c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 800790e:	2001      	movs	r0, #1
}
 8007910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007912 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8007912:	b119      	cbz	r1, 800791c <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8007914:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8007918:	2000      	movs	r0, #0
 800791a:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 800791c:	2002      	movs	r0, #2
  }
  
  return ret;
}
 800791e:	4770      	bx	lr

08007920 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007920:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8007924:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8007926:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800792a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 800792e:	4770      	bx	lr

08007930 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8007930:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8007934:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8007936:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800793a:	4770      	bx	lr

0800793c <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800793c:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8007940:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 8007942:	b172      	cbz	r2, 8007962 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8007944:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8007948:	2301      	movs	r3, #1
 800794a:	b964      	cbnz	r4, 8007966 <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 800794c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8007950:	2181      	movs	r1, #129	; 0x81
 8007952:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8007956:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800795a:	f000 f999 	bl	8007c90 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 800795e:	4620      	mov	r0, r4
 8007960:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8007962:	2002      	movs	r0, #2
 8007964:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 8007966:	4618      	mov	r0, r3
  }
}
 8007968:	bd10      	pop	{r4, pc}

0800796a <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800796a:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 800796e:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8007970:	b162      	cbz	r2, 800798c <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8007972:	7c04      	ldrb	r4, [r0, #16]
 8007974:	b944      	cbnz	r4, 8007988 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007976:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800797a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800797e:	2101      	movs	r1, #1
 8007980:	f000 f994 	bl	8007cac <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007984:	2000      	movs	r0, #0
 8007986:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8007988:	2340      	movs	r3, #64	; 0x40
 800798a:	e7f6      	b.n	800797a <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 800798c:	2002      	movs	r0, #2
  }
}
 800798e:	bd10      	pop	{r4, pc}

08007990 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007990:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8007992:	4c09      	ldr	r4, [pc, #36]	; (80079b8 <MX_USB_DEVICE_Init+0x28>)
 8007994:	4909      	ldr	r1, [pc, #36]	; (80079bc <MX_USB_DEVICE_Init+0x2c>)
 8007996:	2200      	movs	r2, #0
 8007998:	4620      	mov	r0, r4
 800799a:	f000 f99b 	bl	8007cd4 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 800799e:	4908      	ldr	r1, [pc, #32]	; (80079c0 <MX_USB_DEVICE_Init+0x30>)
 80079a0:	4620      	mov	r0, r4
 80079a2:	f000 f9ac 	bl	8007cfe <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80079a6:	4620      	mov	r0, r4
 80079a8:	4906      	ldr	r1, [pc, #24]	; (80079c4 <MX_USB_DEVICE_Init+0x34>)
 80079aa:	f7ff ffb2 	bl	8007912 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80079ae:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80079b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 80079b4:	f000 b9aa 	b.w	8007d0c <USBD_Start>
 80079b8:	20022fc0 	.word	0x20022fc0
 80079bc:	20000130 	.word	0x20000130
 80079c0:	20000010 	.word	0x20000010
 80079c4:	20000120 	.word	0x20000120

080079c8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80079c8:	2000      	movs	r0, #0
 80079ca:	4770      	bx	lr

080079cc <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80079cc:	2000      	movs	r0, #0
 80079ce:	4770      	bx	lr

080079d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80079d0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80079d2:	4c05      	ldr	r4, [pc, #20]	; (80079e8 <CDC_Receive_FS+0x18>)
 80079d4:	4601      	mov	r1, r0
 80079d6:	4620      	mov	r0, r4
 80079d8:	f7ff ffaa 	bl	8007930 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80079dc:	4620      	mov	r0, r4
 80079de:	f7ff ffc4 	bl	800796a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 80079e2:	2000      	movs	r0, #0
 80079e4:	bd10      	pop	{r4, pc}
 80079e6:	bf00      	nop
 80079e8:	20022fc0 	.word	0x20022fc0

080079ec <CDC_Init_FS>:
{
 80079ec:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80079ee:	4c06      	ldr	r4, [pc, #24]	; (8007a08 <CDC_Init_FS+0x1c>)
 80079f0:	4906      	ldr	r1, [pc, #24]	; (8007a0c <CDC_Init_FS+0x20>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	4620      	mov	r0, r4
 80079f6:	f7ff ff93 	bl	8007920 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80079fa:	4905      	ldr	r1, [pc, #20]	; (8007a10 <CDC_Init_FS+0x24>)
 80079fc:	4620      	mov	r0, r4
 80079fe:	f7ff ff97 	bl	8007930 <USBD_CDC_SetRxBuffer>
}
 8007a02:	2000      	movs	r0, #0
 8007a04:	bd10      	pop	{r4, pc}
 8007a06:	bf00      	nop
 8007a08:	20022fc0 	.word	0x20022fc0
 8007a0c:	200233e4 	.word	0x200233e4
 8007a10:	200231e4 	.word	0x200231e4

08007a14 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007a14:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007a16:	4c09      	ldr	r4, [pc, #36]	; (8007a3c <CDC_Transmit_FS+0x28>)
 8007a18:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8007a1c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
{
 8007a20:	460a      	mov	r2, r1
  if (hcdc->TxState != 0){
 8007a22:	b943      	cbnz	r3, 8007a36 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007a24:	4601      	mov	r1, r0
 8007a26:	4620      	mov	r0, r4
 8007a28:	f7ff ff7a 	bl	8007920 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007a2c:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 8007a2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007a32:	f7ff bf83 	b.w	800793c <USBD_CDC_TransmitPacket>
}
 8007a36:	2001      	movs	r0, #1
 8007a38:	bd10      	pop	{r4, pc}
 8007a3a:	bf00      	nop
 8007a3c:	20022fc0 	.word	0x20022fc0

08007a40 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a40:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a42:	6803      	ldr	r3, [r0, #0]
 8007a44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8007a48:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a4a:	d125      	bne.n	8007a98 <HAL_PCD_MspInit+0x58>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007a4c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007a50:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a52:	2302      	movs	r3, #2
 8007a54:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a56:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a58:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a5a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a5c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007a5e:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a60:	480e      	ldr	r0, [pc, #56]	; (8007a9c <HAL_PCD_MspInit+0x5c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007a62:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a64:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a66:	f7fb ff9d 	bl	80039a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007a6a:	4b0d      	ldr	r3, [pc, #52]	; (8007aa0 <HAL_PCD_MspInit+0x60>)
 8007a6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a72:	635a      	str	r2, [r3, #52]	; 0x34
 8007a74:	9400      	str	r4, [sp, #0]
 8007a76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a7c:	645a      	str	r2, [r3, #68]	; 0x44
 8007a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a84:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007a86:	2043      	movs	r0, #67	; 0x43
 8007a88:	4622      	mov	r2, r4
 8007a8a:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007a8c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007a8e:	f7fb fd89 	bl	80035a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007a92:	2043      	movs	r0, #67	; 0x43
 8007a94:	f7fb fdba 	bl	800360c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007a98:	b006      	add	sp, #24
 8007a9a:	bd10      	pop	{r4, pc}
 8007a9c:	40020000 	.word	0x40020000
 8007aa0:	40023800 	.word	0x40023800

08007aa4 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007aa4:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8007aa8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007aac:	f000 b945 	b.w	8007d3a <USBD_LL_SetupStage>

08007ab0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ab0:	231c      	movs	r3, #28
 8007ab2:	fb03 0301 	mla	r3, r3, r1, r0
 8007ab6:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007aba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007abe:	f000 b969 	b.w	8007d94 <USBD_LL_DataOutStage>

08007ac2 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007ac2:	231c      	movs	r3, #28
 8007ac4:	fb03 0301 	mla	r3, r3, r1, r0
 8007ac8:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007acc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ace:	f000 b993 	b.w	8007df8 <USBD_LL_DataInStage>

08007ad2 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ad2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007ad6:	f000 ba0f 	b.w	8007ef8 <USBD_LL_SOF>

08007ada <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8007ada:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 8007adc:	68c1      	ldr	r1, [r0, #12]
{ 
 8007ade:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007ae0:	3100      	adds	r1, #0
 8007ae2:	bf18      	it	ne
 8007ae4:	2101      	movne	r1, #1
 8007ae6:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007aea:	f000 f9f3 	bl	8007ed4 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007aee:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 8007af2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007af6:	f000 b9ce 	b.w	8007e96 <USBD_LL_Reset>
	...

08007afc <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8007afc:	b510      	push	{r4, lr}
 8007afe:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b00:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b04:	f000 f9e9 	bl	8007eda <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007b08:	6822      	ldr	r2, [r4, #0]
 8007b0a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8007b0e:	f043 0301 	orr.w	r3, r3, #1
 8007b12:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007b16:	6a23      	ldr	r3, [r4, #32]
 8007b18:	b123      	cbz	r3, 8007b24 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b1a:	4a03      	ldr	r2, [pc, #12]	; (8007b28 <HAL_PCD_SuspendCallback+0x2c>)
 8007b1c:	6913      	ldr	r3, [r2, #16]
 8007b1e:	f043 0306 	orr.w	r3, r3, #6
 8007b22:	6113      	str	r3, [r2, #16]
 8007b24:	bd10      	pop	{r4, pc}
 8007b26:	bf00      	nop
 8007b28:	e000ed00 	.word	0xe000ed00

08007b2c <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b2c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b30:	f000 b9dc 	b.w	8007eec <USBD_LL_Resume>

08007b34 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007b34:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b38:	f000 b9ec 	b.w	8007f14 <USBD_LL_IsoOUTIncomplete>

08007b3c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007b3c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b40:	f000 b9e6 	b.w	8007f10 <USBD_LL_IsoINIncomplete>

08007b44 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b44:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b48:	f000 b9e6 	b.w	8007f18 <USBD_LL_DevConnected>

08007b4c <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b4c:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8007b50:	f000 b9e4 	b.w	8007f1c <USBD_LL_DevDisconnected>

08007b54 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b54:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007b56:	7802      	ldrb	r2, [r0, #0]
 8007b58:	bb52      	cbnz	r2, 8007bb0 <USBD_LL_Init+0x5c>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007b5a:	4b16      	ldr	r3, [pc, #88]	; (8007bb4 <USBD_LL_Init+0x60>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007b5c:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 8007b5e:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 8007b62:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007b66:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007b6a:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007b6e:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007b70:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007b72:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007b74:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8007b76:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007b78:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007b7a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007b7c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007b7e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007b80:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007b82:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007b84:	f7fd fa23 	bl	8004fce <HAL_PCD_Init>
 8007b88:	b120      	cbz	r0, 8007b94 <USBD_LL_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007b8a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8007b8e:	480a      	ldr	r0, [pc, #40]	; (8007bb8 <USBD_LL_Init+0x64>)
 8007b90:	f7fa fbbc 	bl	800230c <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007b94:	2180      	movs	r1, #128	; 0x80
 8007b96:	4807      	ldr	r0, [pc, #28]	; (8007bb4 <USBD_LL_Init+0x60>)
 8007b98:	f7fd fe67 	bl	800586a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007b9c:	2240      	movs	r2, #64	; 0x40
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	4804      	ldr	r0, [pc, #16]	; (8007bb4 <USBD_LL_Init+0x60>)
 8007ba2:	f7fd fe41 	bl	8005828 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007ba6:	2280      	movs	r2, #128	; 0x80
 8007ba8:	2101      	movs	r1, #1
 8007baa:	4802      	ldr	r0, [pc, #8]	; (8007bb4 <USBD_LL_Init+0x60>)
 8007bac:	f7fd fe3c 	bl	8005828 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	bd08      	pop	{r3, pc}
 8007bb4:	200235e4 	.word	0x200235e4
 8007bb8:	0800fc24 	.word	0x0800fc24

08007bbc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007bbc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007bbe:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007bc2:	f7fd fa70 	bl	80050a6 <HAL_PCD_Start>
 8007bc6:	2803      	cmp	r0, #3
 8007bc8:	bf9a      	itte	ls
 8007bca:	4b02      	ldrls	r3, [pc, #8]	; (8007bd4 <USBD_LL_Start+0x18>)
 8007bcc:	5c18      	ldrbls	r0, [r3, r0]
 8007bce:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007bd0:	bd08      	pop	{r3, pc}
 8007bd2:	bf00      	nop
 8007bd4:	0800fc20 	.word	0x0800fc20

08007bd8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007bdc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007be0:	4613      	mov	r3, r2
 8007be2:	4622      	mov	r2, r4
 8007be4:	f7fd fd32 	bl	800564c <HAL_PCD_EP_Open>
 8007be8:	2803      	cmp	r0, #3
 8007bea:	bf9a      	itte	ls
 8007bec:	4b01      	ldrls	r3, [pc, #4]	; (8007bf4 <USBD_LL_OpenEP+0x1c>)
 8007bee:	5c18      	ldrbls	r0, [r3, r0]
 8007bf0:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007bf2:	bd10      	pop	{r4, pc}
 8007bf4:	0800fc20 	.word	0x0800fc20

08007bf8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007bf8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007bfa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007bfe:	f7fd fd53 	bl	80056a8 <HAL_PCD_EP_Close>
 8007c02:	2803      	cmp	r0, #3
 8007c04:	bf9a      	itte	ls
 8007c06:	4b02      	ldrls	r3, [pc, #8]	; (8007c10 <USBD_LL_CloseEP+0x18>)
 8007c08:	5c18      	ldrbls	r0, [r3, r0]
 8007c0a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007c0c:	bd08      	pop	{r3, pc}
 8007c0e:	bf00      	nop
 8007c10:	0800fc20 	.word	0x0800fc20

08007c14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c14:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007c16:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007c1a:	f7fd fdb4 	bl	8005786 <HAL_PCD_EP_SetStall>
 8007c1e:	2803      	cmp	r0, #3
 8007c20:	bf9a      	itte	ls
 8007c22:	4b02      	ldrls	r3, [pc, #8]	; (8007c2c <USBD_LL_StallEP+0x18>)
 8007c24:	5c18      	ldrbls	r0, [r3, r0]
 8007c26:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007c28:	bd08      	pop	{r3, pc}
 8007c2a:	bf00      	nop
 8007c2c:	0800fc20 	.word	0x0800fc20

08007c30 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c30:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007c32:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007c36:	f7fd fdd2 	bl	80057de <HAL_PCD_EP_ClrStall>
 8007c3a:	2803      	cmp	r0, #3
 8007c3c:	bf9a      	itte	ls
 8007c3e:	4b02      	ldrls	r3, [pc, #8]	; (8007c48 <USBD_LL_ClearStallEP+0x18>)
 8007c40:	5c18      	ldrbls	r0, [r3, r0]
 8007c42:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8007c44:	bd08      	pop	{r3, pc}
 8007c46:	bf00      	nop
 8007c48:	0800fc20 	.word	0x0800fc20

08007c4c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8007c4c:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007c50:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8007c54:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007c58:	bf1b      	ittet	ne
 8007c5a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8007c5e:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007c62:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007c66:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007c6a:	bf08      	it	eq
 8007c6c:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8007c70:	4770      	bx	lr
	...

08007c74 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007c74:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c76:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007c7a:	f7fd fcd5 	bl	8005628 <HAL_PCD_SetAddress>
 8007c7e:	2803      	cmp	r0, #3
 8007c80:	bf9a      	itte	ls
 8007c82:	4b02      	ldrls	r3, [pc, #8]	; (8007c8c <USBD_LL_SetUSBAddress+0x18>)
 8007c84:	5c18      	ldrbls	r0, [r3, r0]
 8007c86:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8007c88:	bd08      	pop	{r3, pc}
 8007c8a:	bf00      	nop
 8007c8c:	0800fc20 	.word	0x0800fc20

08007c90 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007c90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007c92:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007c96:	f7fd fd56 	bl	8005746 <HAL_PCD_EP_Transmit>
 8007c9a:	2803      	cmp	r0, #3
 8007c9c:	bf9a      	itte	ls
 8007c9e:	4b02      	ldrls	r3, [pc, #8]	; (8007ca8 <USBD_LL_Transmit+0x18>)
 8007ca0:	5c18      	ldrbls	r0, [r3, r0]
 8007ca2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8007ca4:	bd08      	pop	{r3, pc}
 8007ca6:	bf00      	nop
 8007ca8:	0800fc20 	.word	0x0800fc20

08007cac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007cac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007cae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007cb2:	f7fd fd1c 	bl	80056ee <HAL_PCD_EP_Receive>
 8007cb6:	2803      	cmp	r0, #3
 8007cb8:	bf9a      	itte	ls
 8007cba:	4b02      	ldrls	r3, [pc, #8]	; (8007cc4 <USBD_LL_PrepareReceive+0x18>)
 8007cbc:	5c18      	ldrbls	r0, [r3, r0]
 8007cbe:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8007cc0:	bd08      	pop	{r3, pc}
 8007cc2:	bf00      	nop
 8007cc4:	0800fc20 	.word	0x0800fc20

08007cc8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cc8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007cca:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8007cce:	f7fd fd32 	bl	8005736 <HAL_PCD_EP_GetRxCount>
}
 8007cd2:	bd08      	pop	{r3, pc}

08007cd4 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007cd4:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8007cd6:	b180      	cbz	r0, 8007cfa <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8007cd8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007cdc:	b113      	cbz	r3, 8007ce4 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8007ce4:	b109      	cbz	r1, 8007cea <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8007ce6:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8007cea:	2301      	movs	r3, #1
 8007cec:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8007cf0:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007cf2:	f7ff ff2f 	bl	8007b54 <USBD_LL_Init>
  
  return USBD_OK; 
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 8007cfa:	2002      	movs	r0, #2
}
 8007cfc:	bd08      	pop	{r3, pc}

08007cfe <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8007cfe:	b119      	cbz	r1, 8007d08 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007d00:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8007d04:	2000      	movs	r0, #0
 8007d06:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8007d08:	2002      	movs	r0, #2
  }
  
  return status;
}
 8007d0a:	4770      	bx	lr

08007d0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8007d0c:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8007d0e:	f7ff ff55 	bl	8007bbc <USBD_LL_Start>
  
  return USBD_OK;  
}
 8007d12:	2000      	movs	r0, #0
 8007d14:	bd08      	pop	{r3, pc}

08007d16 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007d16:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8007d18:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007d1c:	b90b      	cbnz	r3, 8007d22 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8007d1e:	2002      	movs	r0, #2
 8007d20:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4798      	blx	r3
 8007d26:	2800      	cmp	r0, #0
 8007d28:	d1f9      	bne.n	8007d1e <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8007d2a:	bd08      	pop	{r3, pc}

08007d2c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007d2c:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8007d2e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	4798      	blx	r3
  return USBD_OK;
}
 8007d36:	2000      	movs	r0, #0
 8007d38:	bd08      	pop	{r3, pc}

08007d3a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007d3a:	b538      	push	{r3, r4, r5, lr}
 8007d3c:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007d3e:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8007d42:	4628      	mov	r0, r5
 8007d44:	f000 fa75 	bl	8008232 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8007d48:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8007d4a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8007d4e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8007d52:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8007d56:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8007d5a:	f001 031f 	and.w	r3, r1, #31
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d00e      	beq.n	8007d80 <USBD_LL_SetupStage+0x46>
 8007d62:	d307      	bcc.n	8007d74 <USBD_LL_SetupStage+0x3a>
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d010      	beq.n	8007d8a <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8007d68:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f7ff ff51 	bl	8007c14 <USBD_LL_StallEP>
    break;
 8007d72:	e003      	b.n	8007d7c <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8007d74:	4629      	mov	r1, r5
 8007d76:	4620      	mov	r0, r4
 8007d78:	f000 f8e6 	bl	8007f48 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8007d80:	4629      	mov	r1, r5
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 f9da 	bl	800813c <USBD_StdItfReq>
    break;
 8007d88:	e7f8      	b.n	8007d7c <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8007d8a:	4629      	mov	r1, r5
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f000 f9ed 	bl	800816c <USBD_StdEPReq>
    break;
 8007d92:	e7f3      	b.n	8007d7c <USBD_LL_SetupStage+0x42>

08007d94 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8007d94:	b538      	push	{r3, r4, r5, lr}
 8007d96:	4604      	mov	r4, r0
 8007d98:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8007d9a:	bb11      	cbnz	r1, 8007de2 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007d9c:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8007da0:	2b03      	cmp	r3, #3
 8007da2:	d10f      	bne.n	8007dc4 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8007da4:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8007da8:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d90b      	bls.n	8007dc8 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8007db0:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8007db2:	429a      	cmp	r2, r3
 8007db4:	bf28      	it	cs
 8007db6:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8007db8:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8007dbc:	b292      	uxth	r2, r2
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	f000 fade 	bl	8008380 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8007dc4:	2000      	movs	r0, #0
 8007dc6:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8007dc8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007dcc:	691b      	ldr	r3, [r3, #16]
 8007dce:	b123      	cbz	r3, 8007dda <USBD_LL_DataOutStage+0x46>
 8007dd0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8007dd4:	2a03      	cmp	r2, #3
 8007dd6:	d100      	bne.n	8007dda <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8007dd8:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 fad8 	bl	8008390 <USBD_CtlSendStatus>
 8007de0:	e7f0      	b.n	8007dc4 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8007de2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007de6:	699b      	ldr	r3, [r3, #24]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d0eb      	beq.n	8007dc4 <USBD_LL_DataOutStage+0x30>
 8007dec:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8007df0:	2a03      	cmp	r2, #3
 8007df2:	d1e7      	bne.n	8007dc4 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8007df4:	4798      	blx	r3
 8007df6:	e7e5      	b.n	8007dc4 <USBD_LL_DataOutStage+0x30>

08007df8 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8007df8:	b570      	push	{r4, r5, r6, lr}
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8007dfe:	460e      	mov	r6, r1
 8007e00:	2900      	cmp	r1, #0
 8007e02:	d13d      	bne.n	8007e80 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8007e04:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8007e08:	2a02      	cmp	r2, #2
 8007e0a:	d10f      	bne.n	8007e2c <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8007e0c:	69c5      	ldr	r5, [r0, #28]
 8007e0e:	6a02      	ldr	r2, [r0, #32]
 8007e10:	4295      	cmp	r5, r2
 8007e12:	d914      	bls.n	8007e3e <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8007e14:	1aaa      	subs	r2, r5, r2
 8007e16:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8007e18:	4619      	mov	r1, r3
 8007e1a:	b292      	uxth	r2, r2
 8007e1c:	f000 fa99 	bl	8008352 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8007e20:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8007e22:	461a      	mov	r2, r3
 8007e24:	4619      	mov	r1, r3
 8007e26:	4620      	mov	r0, r4
 8007e28:	f7ff ff40 	bl	8007cac <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8007e2c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d102      	bne.n	8007e3a <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8007e34:	2300      	movs	r3, #0
 8007e36:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8007e3e:	6983      	ldr	r3, [r0, #24]
 8007e40:	fbb3 f5f2 	udiv	r5, r3, r2
 8007e44:	fb02 3515 	mls	r5, r2, r5, r3
 8007e48:	b965      	cbnz	r5, 8007e64 <USBD_LL_DataInStage+0x6c>
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d80a      	bhi.n	8007e64 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8007e4e:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d206      	bcs.n	8007e64 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8007e56:	462a      	mov	r2, r5
 8007e58:	f000 fa7b 	bl	8008352 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8007e5c:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8007e60:	462b      	mov	r3, r5
 8007e62:	e7de      	b.n	8007e22 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8007e64:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	b12b      	cbz	r3, 8007e78 <USBD_LL_DataInStage+0x80>
 8007e6c:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8007e70:	2a03      	cmp	r2, #3
 8007e72:	d101      	bne.n	8007e78 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8007e74:	4620      	mov	r0, r4
 8007e76:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 fa94 	bl	80083a6 <USBD_CtlReceiveStatus>
 8007e7e:	e7d5      	b.n	8007e2c <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8007e80:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0d7      	beq.n	8007e3a <USBD_LL_DataInStage+0x42>
 8007e8a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8007e8e:	2a03      	cmp	r2, #3
 8007e90:	d1d3      	bne.n	8007e3a <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8007e92:	4798      	blx	r3
 8007e94:	e7d1      	b.n	8007e3a <USBD_LL_DataInStage+0x42>

08007e96 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8007e96:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8007e98:	2200      	movs	r2, #0
{
 8007e9a:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8007e9c:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e9e:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8007ea0:	2340      	movs	r3, #64	; 0x40
 8007ea2:	f7ff fe99 	bl	8007bd8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8007ea6:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ea8:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8007eac:	2200      	movs	r2, #0
 8007eae:	2180      	movs	r1, #128	; 0x80
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f7ff fe91 	bl	8007bd8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8007ebc:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ec0:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8007ec2:	b12b      	cbz	r3, 8007ed0 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8007ec4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8007ec8:	7921      	ldrb	r1, [r4, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	4620      	mov	r0, r4
 8007ece:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	bd38      	pop	{r3, r4, r5, pc}

08007ed4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8007ed4:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8007ed6:	2000      	movs	r0, #0
 8007ed8:	4770      	bx	lr

08007eda <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8007eda:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8007ede:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007ee2:	2304      	movs	r3, #4
 8007ee4:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8007ee8:	2000      	movs	r0, #0
 8007eea:	4770      	bx	lr

08007eec <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8007eec:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8007ef0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	4770      	bx	lr

08007ef8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8007ef8:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8007efa:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8007efe:	2a03      	cmp	r2, #3
 8007f00:	d104      	bne.n	8007f0c <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8007f02:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007f06:	69db      	ldr	r3, [r3, #28]
 8007f08:	b103      	cbz	r3, 8007f0c <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8007f0a:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8007f0c:	2000      	movs	r0, #0
 8007f0e:	bd08      	pop	{r3, pc}

08007f10 <USBD_LL_IsoINIncomplete>:
 8007f10:	2000      	movs	r0, #0
 8007f12:	4770      	bx	lr

08007f14 <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8007f14:	2000      	movs	r0, #0
 8007f16:	4770      	bx	lr

08007f18 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8007f18:	2000      	movs	r0, #0
 8007f1a:	4770      	bx	lr

08007f1c <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8007f1c:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8007f24:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8007f28:	7901      	ldrb	r1, [r0, #4]
 8007f2a:	6852      	ldr	r2, [r2, #4]
 8007f2c:	4790      	blx	r2
   
  return USBD_OK;
}
 8007f2e:	2000      	movs	r0, #0
 8007f30:	bd08      	pop	{r3, pc}

08007f32 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8007f32:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8007f34:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8007f36:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8007f38:	f7ff fe6c 	bl	8007c14 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	2100      	movs	r1, #0
}
 8007f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8007f44:	f7ff be66 	b.w	8007c14 <USBD_LL_StallEP>

08007f48 <USBD_StdDevReq>:
{
 8007f48:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8007f4a:	784b      	ldrb	r3, [r1, #1]
{
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8007f50:	2b09      	cmp	r3, #9
 8007f52:	d879      	bhi.n	8008048 <USBD_StdDevReq+0x100>
 8007f54:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007f58:	00e500c9 	.word	0x00e500c9
 8007f5c:	00d90078 	.word	0x00d90078
 8007f60:	006d0078 	.word	0x006d0078
 8007f64:	0078000a 	.word	0x0078000a
 8007f68:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8007f6c:	884b      	ldrh	r3, [r1, #2]
 8007f6e:	0a1a      	lsrs	r2, r3, #8
 8007f70:	3a01      	subs	r2, #1
 8007f72:	2a06      	cmp	r2, #6
 8007f74:	d868      	bhi.n	8008048 <USBD_StdDevReq+0x100>
 8007f76:	e8df f002 	tbb	[pc, r2]
 8007f7a:	1c04      	.short	0x1c04
 8007f7c:	49676729 	.word	0x49676729
 8007f80:	52          	.byte	0x52
 8007f81:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007f82:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8007f86:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8007f88:	7c20      	ldrb	r0, [r4, #16]
 8007f8a:	f10d 0106 	add.w	r1, sp, #6
 8007f8e:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8007f90:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007f94:	2a00      	cmp	r2, #0
 8007f96:	d067      	beq.n	8008068 <USBD_StdDevReq+0x120>
 8007f98:	88eb      	ldrh	r3, [r5, #6]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d064      	beq.n	8008068 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	bf28      	it	cs
 8007fa2:	461a      	movcs	r2, r3
 8007fa4:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8007fa8:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8007faa:	4620      	mov	r0, r4
 8007fac:	f000 f9c4 	bl	8008338 <USBD_CtlSendData>
 8007fb0:	e05a      	b.n	8008068 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8007fb2:	7c02      	ldrb	r2, [r0, #16]
 8007fb4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8007fb8:	b932      	cbnz	r2, 8007fc8 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8007fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007fbc:	f10d 0006 	add.w	r0, sp, #6
 8007fc0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007fc2:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007fc4:	7043      	strb	r3, [r0, #1]
 8007fc6:	e7e3      	b.n	8007f90 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fca:	e7f7      	b.n	8007fbc <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	2b05      	cmp	r3, #5
 8007fd0:	d83a      	bhi.n	8008048 <USBD_StdDevReq+0x100>
 8007fd2:	e8df f003 	tbb	[pc, r3]
 8007fd6:	0703      	.short	0x0703
 8007fd8:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8007fdc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	e7d1      	b.n	8007f88 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007fe4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	e7cd      	b.n	8007f88 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007fec:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	e7c9      	b.n	8007f88 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ff4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	e7c5      	b.n	8007f88 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ffc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	e7c1      	b.n	8007f88 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008004:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	e7bd      	b.n	8007f88 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800800c:	7c03      	ldrb	r3, [r0, #16]
 800800e:	b9db      	cbnz	r3, 8008048 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008010:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8008014:	f10d 0006 	add.w	r0, sp, #6
 8008018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800801a:	4798      	blx	r3
 800801c:	e7b8      	b.n	8007f90 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800801e:	7c03      	ldrb	r3, [r0, #16]
 8008020:	b993      	cbnz	r3, 8008048 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008022:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8008026:	f10d 0006 	add.w	r0, sp, #6
 800802a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800802c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800802e:	2307      	movs	r3, #7
 8008030:	e7c8      	b.n	8007fc4 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8008032:	888b      	ldrh	r3, [r1, #4]
 8008034:	b943      	cbnz	r3, 8008048 <USBD_StdDevReq+0x100>
 8008036:	88cb      	ldrh	r3, [r1, #6]
 8008038:	b933      	cbnz	r3, 8008048 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800803a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800803e:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8008040:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8008042:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8008046:	d103      	bne.n	8008050 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8008048:	4620      	mov	r0, r4
 800804a:	f7ff ff72 	bl	8007f32 <USBD_CtlError.constprop.0>
    break;
 800804e:	e00b      	b.n	8008068 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8008050:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8008054:	4629      	mov	r1, r5
 8008056:	f7ff fe0d 	bl	8007c74 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800805a:	4620      	mov	r0, r4
 800805c:	f000 f998 	bl	8008390 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8008060:	b12d      	cbz	r5, 800806e <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8008062:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8008064:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8008068:	2000      	movs	r0, #0
 800806a:	b003      	add	sp, #12
 800806c:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800806e:	2301      	movs	r3, #1
 8008070:	e7f8      	b.n	8008064 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8008072:	7889      	ldrb	r1, [r1, #2]
 8008074:	4d30      	ldr	r5, [pc, #192]	; (8008138 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8008076:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8008078:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800807a:	d8e5      	bhi.n	8008048 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 800807c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8008080:	2b02      	cmp	r3, #2
 8008082:	d00c      	beq.n	800809e <USBD_StdDevReq+0x156>
 8008084:	2b03      	cmp	r3, #3
 8008086:	d1df      	bne.n	8008048 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8008088:	b9b1      	cbnz	r1, 80080b8 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800808a:	2302      	movs	r3, #2
 800808c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8008090:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8008092:	f7ff fe4b 	bl	8007d2c <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8008096:	4620      	mov	r0, r4
 8008098:	f000 f97a 	bl	8008390 <USBD_CtlSendStatus>
 800809c:	e7e4      	b.n	8008068 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 800809e:	2900      	cmp	r1, #0
 80080a0:	d0f9      	beq.n	8008096 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 80080a2:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80080a4:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 80080a6:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80080a8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80080ac:	4620      	mov	r0, r4
 80080ae:	f7ff fe32 	bl	8007d16 <USBD_SetClassConfig>
 80080b2:	2802      	cmp	r0, #2
 80080b4:	d1ef      	bne.n	8008096 <USBD_StdDevReq+0x14e>
 80080b6:	e7c7      	b.n	8008048 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 80080b8:	6841      	ldr	r1, [r0, #4]
 80080ba:	2901      	cmp	r1, #1
 80080bc:	d0eb      	beq.n	8008096 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 80080be:	b2c9      	uxtb	r1, r1
 80080c0:	f7ff fe34 	bl	8007d2c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80080c4:	7829      	ldrb	r1, [r5, #0]
 80080c6:	6061      	str	r1, [r4, #4]
 80080c8:	e7f0      	b.n	80080ac <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 80080ca:	88ca      	ldrh	r2, [r1, #6]
 80080cc:	2a01      	cmp	r2, #1
 80080ce:	d1bb      	bne.n	8008048 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 80080d0:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d003      	beq.n	80080e0 <USBD_StdDevReq+0x198>
 80080d8:	2b03      	cmp	r3, #3
 80080da:	d1b5      	bne.n	8008048 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 80080dc:	1d01      	adds	r1, r0, #4
 80080de:	e764      	b.n	8007faa <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 80080e0:	4601      	mov	r1, r0
 80080e2:	2300      	movs	r3, #0
 80080e4:	f841 3f08 	str.w	r3, [r1, #8]!
 80080e8:	e75f      	b.n	8007faa <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 80080ea:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80080ee:	3b02      	subs	r3, #2
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d8a9      	bhi.n	8008048 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 80080f4:	2301      	movs	r3, #1
 80080f6:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 80080f8:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 80080fc:	b10b      	cbz	r3, 8008102 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 80080fe:	2303      	movs	r3, #3
 8008100:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8008102:	2202      	movs	r2, #2
 8008104:	f104 010c 	add.w	r1, r4, #12
 8008108:	e74f      	b.n	8007faa <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800810a:	884b      	ldrh	r3, [r1, #2]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d1ab      	bne.n	8008068 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8008110:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8008114:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8008118:	4629      	mov	r1, r5
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	4620      	mov	r0, r4
 800811e:	4798      	blx	r3
 8008120:	e7b9      	b.n	8008096 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8008122:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8008126:	3b02      	subs	r3, #2
 8008128:	2b01      	cmp	r3, #1
 800812a:	d88d      	bhi.n	8008048 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800812c:	884b      	ldrh	r3, [r1, #2]
 800812e:	2b01      	cmp	r3, #1
 8008130:	d19a      	bne.n	8008068 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8008132:	2300      	movs	r3, #0
 8008134:	e7ec      	b.n	8008110 <USBD_StdDevReq+0x1c8>
 8008136:	bf00      	nop
 8008138:	20000761 	.word	0x20000761

0800813c <USBD_StdItfReq>:
{
 800813c:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 800813e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8008142:	2b03      	cmp	r3, #3
{
 8008144:	4604      	mov	r4, r0
 8008146:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8008148:	d10d      	bne.n	8008166 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800814a:	790b      	ldrb	r3, [r1, #4]
 800814c:	2b01      	cmp	r3, #1
 800814e:	d80a      	bhi.n	8008166 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8008150:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8008158:	88eb      	ldrh	r3, [r5, #6]
 800815a:	b913      	cbnz	r3, 8008162 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 800815c:	4620      	mov	r0, r4
 800815e:	f000 f917 	bl	8008390 <USBD_CtlSendStatus>
}
 8008162:	2000      	movs	r0, #0
 8008164:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8008166:	f7ff fee4 	bl	8007f32 <USBD_CtlError.constprop.0>
    break;
 800816a:	e7fa      	b.n	8008162 <USBD_StdItfReq+0x26>

0800816c <USBD_StdEPReq>:
{
 800816c:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 800816e:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8008170:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8008172:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8008176:	2a20      	cmp	r2, #32
{
 8008178:	4604      	mov	r4, r0
 800817a:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 800817c:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 800817e:	d105      	bne.n	800818c <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8008180:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	4798      	blx	r3
}
 8008188:	2000      	movs	r0, #0
 800818a:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 800818c:	784a      	ldrb	r2, [r1, #1]
 800818e:	2a01      	cmp	r2, #1
 8008190:	d01c      	beq.n	80081cc <USBD_StdEPReq+0x60>
 8008192:	d32a      	bcc.n	80081ea <USBD_StdEPReq+0x7e>
 8008194:	2a03      	cmp	r2, #3
 8008196:	d1f7      	bne.n	8008188 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8008198:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800819c:	2a02      	cmp	r2, #2
 800819e:	d040      	beq.n	8008222 <USBD_StdEPReq+0xb6>
 80081a0:	2a03      	cmp	r2, #3
 80081a2:	d002      	beq.n	80081aa <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 80081a4:	f7ff fec5 	bl	8007f32 <USBD_CtlError.constprop.0>
      break;
 80081a8:	e7ee      	b.n	8008188 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80081aa:	884a      	ldrh	r2, [r1, #2]
 80081ac:	b922      	cbnz	r2, 80081b8 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80081ae:	065e      	lsls	r6, r3, #25
 80081b0:	d002      	beq.n	80081b8 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 80081b2:	4619      	mov	r1, r3
 80081b4:	f7ff fd2e 	bl	8007c14 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 80081b8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80081bc:	4629      	mov	r1, r5
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	4620      	mov	r0, r4
 80081c2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80081c4:	4620      	mov	r0, r4
 80081c6:	f000 f8e3 	bl	8008390 <USBD_CtlSendStatus>
 80081ca:	e7dd      	b.n	8008188 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 80081cc:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80081d0:	2a02      	cmp	r2, #2
 80081d2:	d026      	beq.n	8008222 <USBD_StdEPReq+0xb6>
 80081d4:	2a03      	cmp	r2, #3
 80081d6:	d1e5      	bne.n	80081a4 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80081d8:	884a      	ldrh	r2, [r1, #2]
 80081da:	2a00      	cmp	r2, #0
 80081dc:	d1d4      	bne.n	8008188 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 80081de:	0659      	lsls	r1, r3, #25
 80081e0:	d0f0      	beq.n	80081c4 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80081e2:	4619      	mov	r1, r3
 80081e4:	f7ff fd24 	bl	8007c30 <USBD_LL_ClearStallEP>
 80081e8:	e7e6      	b.n	80081b8 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 80081ea:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80081ee:	2a02      	cmp	r2, #2
 80081f0:	d017      	beq.n	8008222 <USBD_StdEPReq+0xb6>
 80081f2:	2a03      	cmp	r2, #3
 80081f4:	d1d6      	bne.n	80081a4 <USBD_StdEPReq+0x38>
 80081f6:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80081fa:	f016 0f80 	tst.w	r6, #128	; 0x80
 80081fe:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8008202:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8008204:	bf14      	ite	ne
 8008206:	3514      	addne	r5, #20
 8008208:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800820c:	f7ff fd1e 	bl	8007c4c <USBD_LL_IsStallEP>
 8008210:	b168      	cbz	r0, 800822e <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8008212:	2301      	movs	r3, #1
 8008214:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8008216:	2202      	movs	r2, #2
 8008218:	4629      	mov	r1, r5
 800821a:	4620      	mov	r0, r4
 800821c:	f000 f88c 	bl	8008338 <USBD_CtlSendData>
      break;
 8008220:	e7b2      	b.n	8008188 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8008222:	065a      	lsls	r2, r3, #25
 8008224:	d0b0      	beq.n	8008188 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8008226:	4619      	mov	r1, r3
 8008228:	f7ff fcf4 	bl	8007c14 <USBD_LL_StallEP>
 800822c:	e7ac      	b.n	8008188 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 800822e:	6028      	str	r0, [r5, #0]
 8008230:	e7f1      	b.n	8008216 <USBD_StdEPReq+0xaa>

08008232 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8008232:	780b      	ldrb	r3, [r1, #0]
 8008234:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8008236:	784b      	ldrb	r3, [r1, #1]
 8008238:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800823a:	78ca      	ldrb	r2, [r1, #3]
 800823c:	788b      	ldrb	r3, [r1, #2]
 800823e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8008242:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8008244:	794a      	ldrb	r2, [r1, #5]
 8008246:	790b      	ldrb	r3, [r1, #4]
 8008248:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800824c:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800824e:	79ca      	ldrb	r2, [r1, #7]
 8008250:	798b      	ldrb	r3, [r1, #6]
 8008252:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8008256:	80c3      	strh	r3, [r0, #6]
 8008258:	4770      	bx	lr

0800825a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800825a:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 800825c:	b188      	cbz	r0, 8008282 <USBD_GetString+0x28>
 800825e:	4605      	mov	r5, r0
 8008260:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8008262:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2c00      	cmp	r4, #0
 800826a:	d1f9      	bne.n	8008260 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800826c:	005b      	lsls	r3, r3, #1
 800826e:	3302      	adds	r3, #2
 8008270:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8008272:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8008274:	2303      	movs	r3, #3
 8008276:	704b      	strb	r3, [r1, #1]
 8008278:	3801      	subs	r0, #1
 800827a:	2302      	movs	r3, #2
    while (*desc != '\0') 
 800827c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8008280:	b905      	cbnz	r5, 8008284 <USBD_GetString+0x2a>
 8008282:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	b2d2      	uxtb	r2, r2
 8008288:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 800828a:	3302      	adds	r3, #2
 800828c:	b2db      	uxtb	r3, r3
 800828e:	548c      	strb	r4, [r1, r2]
 8008290:	e7f4      	b.n	800827c <USBD_GetString+0x22>
	...

08008294 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8008294:	2312      	movs	r3, #18
 8008296:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8008298:	4800      	ldr	r0, [pc, #0]	; (800829c <USBD_FS_DeviceDescriptor+0x8>)
 800829a:	4770      	bx	lr
 800829c:	2000014c 	.word	0x2000014c

080082a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 80082a0:	2304      	movs	r3, #4
 80082a2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80082a4:	4800      	ldr	r0, [pc, #0]	; (80082a8 <USBD_FS_LangIDStrDescriptor+0x8>)
 80082a6:	4770      	bx	lr
 80082a8:	20000160 	.word	0x20000160

080082ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80082ac:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80082ae:	4c04      	ldr	r4, [pc, #16]	; (80082c0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80082b0:	4804      	ldr	r0, [pc, #16]	; (80082c4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80082b2:	460a      	mov	r2, r1
 80082b4:	4621      	mov	r1, r4
 80082b6:	f7ff ffd0 	bl	800825a <USBD_GetString>
  return USBD_StrDesc;
}
 80082ba:	4620      	mov	r0, r4
 80082bc:	bd10      	pop	{r4, pc}
 80082be:	bf00      	nop
 80082c0:	200239d4 	.word	0x200239d4
 80082c4:	0800fc7d 	.word	0x0800fc7d

080082c8 <USBD_FS_ProductStrDescriptor>:
{
 80082c8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80082ca:	4c04      	ldr	r4, [pc, #16]	; (80082dc <USBD_FS_ProductStrDescriptor+0x14>)
 80082cc:	4804      	ldr	r0, [pc, #16]	; (80082e0 <USBD_FS_ProductStrDescriptor+0x18>)
 80082ce:	460a      	mov	r2, r1
 80082d0:	4621      	mov	r1, r4
 80082d2:	f7ff ffc2 	bl	800825a <USBD_GetString>
}
 80082d6:	4620      	mov	r0, r4
 80082d8:	bd10      	pop	{r4, pc}
 80082da:	bf00      	nop
 80082dc:	200239d4 	.word	0x200239d4
 80082e0:	0800fc90 	.word	0x0800fc90

080082e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80082e4:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 80082e6:	4c04      	ldr	r4, [pc, #16]	; (80082f8 <USBD_FS_SerialStrDescriptor+0x14>)
 80082e8:	4804      	ldr	r0, [pc, #16]	; (80082fc <USBD_FS_SerialStrDescriptor+0x18>)
 80082ea:	460a      	mov	r2, r1
 80082ec:	4621      	mov	r1, r4
 80082ee:	f7ff ffb4 	bl	800825a <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80082f2:	4620      	mov	r0, r4
 80082f4:	bd10      	pop	{r4, pc}
 80082f6:	bf00      	nop
 80082f8:	200239d4 	.word	0x200239d4
 80082fc:	0800fca6 	.word	0x0800fca6

08008300 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008300:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008302:	4c04      	ldr	r4, [pc, #16]	; (8008314 <USBD_FS_ConfigStrDescriptor+0x14>)
 8008304:	4804      	ldr	r0, [pc, #16]	; (8008318 <USBD_FS_ConfigStrDescriptor+0x18>)
 8008306:	460a      	mov	r2, r1
 8008308:	4621      	mov	r1, r4
 800830a:	f7ff ffa6 	bl	800825a <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800830e:	4620      	mov	r0, r4
 8008310:	bd10      	pop	{r4, pc}
 8008312:	bf00      	nop
 8008314:	200239d4 	.word	0x200239d4
 8008318:	0800fc64 	.word	0x0800fc64

0800831c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800831c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800831e:	4c04      	ldr	r4, [pc, #16]	; (8008330 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8008320:	4804      	ldr	r0, [pc, #16]	; (8008334 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8008322:	460a      	mov	r2, r1
 8008324:	4621      	mov	r1, r4
 8008326:	f7ff ff98 	bl	800825a <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800832a:	4620      	mov	r0, r4
 800832c:	bd10      	pop	{r4, pc}
 800832e:	bf00      	nop
 8008330:	200239d4 	.word	0x200239d4
 8008334:	0800fc6f 	.word	0x0800fc6f

08008338 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8008338:	b510      	push	{r4, lr}
 800833a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800833c:	2202      	movs	r2, #2
 800833e:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8008342:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8008344:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8008346:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8008348:	2100      	movs	r1, #0
 800834a:	f7ff fca1 	bl	8007c90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800834e:	2000      	movs	r0, #0
 8008350:	bd10      	pop	{r4, pc}

08008352 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8008352:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8008354:	4613      	mov	r3, r2
 8008356:	460a      	mov	r2, r1
 8008358:	2100      	movs	r1, #0
 800835a:	f7ff fc99 	bl	8007c90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800835e:	2000      	movs	r0, #0
 8008360:	bd08      	pop	{r3, pc}

08008362 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8008362:	b510      	push	{r4, lr}
 8008364:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8008366:	2203      	movs	r2, #3
 8008368:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800836c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8008370:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8008372:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8008376:	2100      	movs	r1, #0
 8008378:	f7ff fc98 	bl	8007cac <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800837c:	2000      	movs	r0, #0
 800837e:	bd10      	pop	{r4, pc}

08008380 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8008380:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8008382:	4613      	mov	r3, r2
 8008384:	460a      	mov	r2, r1
 8008386:	2100      	movs	r1, #0
 8008388:	f7ff fc90 	bl	8007cac <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 800838c:	2000      	movs	r0, #0
 800838e:	bd08      	pop	{r3, pc}

08008390 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8008390:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008392:	2304      	movs	r3, #4
 8008394:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8008398:	2300      	movs	r3, #0
 800839a:	461a      	mov	r2, r3
 800839c:	4619      	mov	r1, r3
 800839e:	f7ff fc77 	bl	8007c90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80083a2:	2000      	movs	r0, #0
 80083a4:	bd08      	pop	{r3, pc}

080083a6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80083a6:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80083a8:	2305      	movs	r3, #5
 80083aa:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80083ae:	2300      	movs	r3, #0
 80083b0:	461a      	mov	r2, r3
 80083b2:	4619      	mov	r1, r3
 80083b4:	f7ff fc7a 	bl	8007cac <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80083b8:	2000      	movs	r0, #0
 80083ba:	bd08      	pop	{r3, pc}

080083bc <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80083bc:	4b03      	ldr	r3, [pc, #12]	; (80083cc <disk_status+0x10>)
 80083be:	181a      	adds	r2, r3, r0
 80083c0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80083c4:	7a10      	ldrb	r0, [r2, #8]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	4718      	bx	r3
 80083cc:	2000078c 	.word	0x2000078c

080083d0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80083d0:	4b06      	ldr	r3, [pc, #24]	; (80083ec <disk_initialize+0x1c>)
 80083d2:	5c1a      	ldrb	r2, [r3, r0]
 80083d4:	b942      	cbnz	r2, 80083e8 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 80083d6:	2201      	movs	r2, #1
 80083d8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80083da:	181a      	adds	r2, r3, r0
 80083dc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80083e0:	7a10      	ldrb	r0, [r2, #8]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4718      	bx	r3
  }
  return stat;
}
 80083e8:	2000      	movs	r0, #0
 80083ea:	4770      	bx	lr
 80083ec:	2000078c 	.word	0x2000078c

080083f0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80083f0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80083f2:	4c05      	ldr	r4, [pc, #20]	; (8008408 <disk_read+0x18>)
 80083f4:	1825      	adds	r5, r4, r0
 80083f6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80083fa:	6860      	ldr	r0, [r4, #4]
 80083fc:	6884      	ldr	r4, [r0, #8]
 80083fe:	7a28      	ldrb	r0, [r5, #8]
 8008400:	46a4      	mov	ip, r4
  return res;
}
 8008402:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008404:	4760      	bx	ip
 8008406:	bf00      	nop
 8008408:	2000078c 	.word	0x2000078c

0800840c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800840c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800840e:	4c05      	ldr	r4, [pc, #20]	; (8008424 <disk_write+0x18>)
 8008410:	1825      	adds	r5, r4, r0
 8008412:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8008416:	6860      	ldr	r0, [r4, #4]
 8008418:	68c4      	ldr	r4, [r0, #12]
 800841a:	7a28      	ldrb	r0, [r5, #8]
 800841c:	46a4      	mov	ip, r4
  return res;
}
 800841e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008420:	4760      	bx	ip
 8008422:	bf00      	nop
 8008424:	2000078c 	.word	0x2000078c

08008428 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008428:	4b05      	ldr	r3, [pc, #20]	; (8008440 <disk_ioctl+0x18>)
{
 800842a:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800842c:	181c      	adds	r4, r3, r0
 800842e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8008432:	7a20      	ldrb	r0, [r4, #8]
 8008434:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8008436:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	4718      	bx	r3
 800843e:	bf00      	nop
 8008440:	2000078c 	.word	0x2000078c

08008444 <get_fattime>:
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
  return 0;
}
 8008444:	2000      	movs	r0, #0
 8008446:	4770      	bx	lr

08008448 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8008448:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 800844a:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 800844c:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 800844e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8008452:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008456:	4770      	bx	lr

08008458 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8008458:	0a0b      	lsrs	r3, r1, #8
 800845a:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800845c:	7043      	strb	r3, [r0, #1]
 800845e:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8008460:	0e09      	lsrs	r1, r1, #24
 8008462:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8008464:	70c1      	strb	r1, [r0, #3]
 8008466:	4770      	bx	lr

08008468 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008468:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800846a:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 800846e:	4290      	cmp	r0, r2
 8008470:	d1fb      	bne.n	800846a <mem_set+0x2>
}
 8008472:	4770      	bx	lr

08008474 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008474:	4b15      	ldr	r3, [pc, #84]	; (80084cc <chk_lock+0x58>)
 8008476:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008478:	2500      	movs	r5, #0
 800847a:	462a      	mov	r2, r5
 800847c:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 800847e:	681e      	ldr	r6, [r3, #0]
 8008480:	b1a6      	cbz	r6, 80084ac <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008482:	6807      	ldr	r7, [r0, #0]
 8008484:	42be      	cmp	r6, r7
 8008486:	d112      	bne.n	80084ae <chk_lock+0x3a>
 8008488:	685f      	ldr	r7, [r3, #4]
 800848a:	6886      	ldr	r6, [r0, #8]
 800848c:	42b7      	cmp	r7, r6
 800848e:	d10e      	bne.n	80084ae <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8008490:	689f      	ldr	r7, [r3, #8]
 8008492:	6946      	ldr	r6, [r0, #20]
 8008494:	42b7      	cmp	r7, r6
 8008496:	d10a      	bne.n	80084ae <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008498:	b9b1      	cbnz	r1, 80084c8 <chk_lock+0x54>
 800849a:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 800849e:	8993      	ldrh	r3, [r2, #12]
 80084a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084a4:	bf14      	ite	ne
 80084a6:	2000      	movne	r0, #0
 80084a8:	2010      	moveq	r0, #16
 80084aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 80084ac:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80084ae:	3201      	adds	r2, #1
 80084b0:	2a02      	cmp	r2, #2
 80084b2:	f103 0310 	add.w	r3, r3, #16
 80084b6:	d1e2      	bne.n	800847e <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80084b8:	b10d      	cbz	r5, 80084be <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80084ba:	2000      	movs	r0, #0
 80084bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80084be:	2902      	cmp	r1, #2
 80084c0:	bf0c      	ite	eq
 80084c2:	2000      	moveq	r0, #0
 80084c4:	2012      	movne	r0, #18
 80084c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80084c8:	2010      	movs	r0, #16
 80084ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084cc:	20000768 	.word	0x20000768

080084d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80084d0:	4a1c      	ldr	r2, [pc, #112]	; (8008544 <inc_lock+0x74>)
 80084d2:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80084d4:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80084d6:	2300      	movs	r3, #0
 80084d8:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 80084da:	6814      	ldr	r4, [r2, #0]
 80084dc:	42ac      	cmp	r4, r5
 80084de:	d107      	bne.n	80084f0 <inc_lock+0x20>
 80084e0:	6857      	ldr	r7, [r2, #4]
 80084e2:	6884      	ldr	r4, [r0, #8]
 80084e4:	42a7      	cmp	r7, r4
 80084e6:	d103      	bne.n	80084f0 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 80084e8:	6897      	ldr	r7, [r2, #8]
 80084ea:	6944      	ldr	r4, [r0, #20]
 80084ec:	42a7      	cmp	r7, r4
 80084ee:	d01d      	beq.n	800852c <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80084f0:	3301      	adds	r3, #1
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	f102 0210 	add.w	r2, r2, #16
 80084f8:	d1ef      	bne.n	80084da <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80084fa:	6833      	ldr	r3, [r6, #0]
 80084fc:	b113      	cbz	r3, 8008504 <inc_lock+0x34>
 80084fe:	6933      	ldr	r3, [r6, #16]
 8008500:	b9eb      	cbnz	r3, 800853e <inc_lock+0x6e>
 8008502:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8008504:	011c      	lsls	r4, r3, #4
 8008506:	1932      	adds	r2, r6, r4
 8008508:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 800850a:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 800850c:	6940      	ldr	r0, [r0, #20]
 800850e:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8008510:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 8008512:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8008514:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008516:	b979      	cbnz	r1, 8008538 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008518:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 800851c:	8992      	ldrh	r2, [r2, #12]
 800851e:	3201      	adds	r2, #1
 8008520:	b292      	uxth	r2, r2
 8008522:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8008526:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008528:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 800852a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800852c:	2900      	cmp	r1, #0
 800852e:	d0f3      	beq.n	8008518 <inc_lock+0x48>
 8008530:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8008534:	8992      	ldrh	r2, [r2, #12]
 8008536:	b912      	cbnz	r2, 800853e <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008538:	f44f 7280 	mov.w	r2, #256	; 0x100
 800853c:	e7f1      	b.n	8008522 <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800853e:	2000      	movs	r0, #0
 8008540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008542:	bf00      	nop
 8008544:	20000768 	.word	0x20000768

08008548 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008548:	3801      	subs	r0, #1
 800854a:	2801      	cmp	r0, #1
 800854c:	d80e      	bhi.n	800856c <dec_lock+0x24>
		n = Files[i].ctr;
 800854e:	4a09      	ldr	r2, [pc, #36]	; (8008574 <dec_lock+0x2c>)
 8008550:	0103      	lsls	r3, r0, #4
 8008552:	18d1      	adds	r1, r2, r3
 8008554:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8008556:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800855a:	b280      	uxth	r0, r0
 800855c:	b108      	cbz	r0, 8008562 <dec_lock+0x1a>
 800855e:	1e48      	subs	r0, r1, #1
 8008560:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 8008562:	18d1      	adds	r1, r2, r3
 8008564:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008566:	b918      	cbnz	r0, 8008570 <dec_lock+0x28>
 8008568:	50d0      	str	r0, [r2, r3]
 800856a:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800856c:	2002      	movs	r0, #2
 800856e:	4770      	bx	lr
		res = FR_OK;
 8008570:	2000      	movs	r0, #0
	}
	return res;
}
 8008572:	4770      	bx	lr
 8008574:	20000768 	.word	0x20000768

08008578 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008578:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 800857a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800857c:	3b02      	subs	r3, #2
 800857e:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8008580:	bf3d      	ittte	cc
 8008582:	8943      	ldrhcc	r3, [r0, #10]
 8008584:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8008586:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800858a:	2000      	movcs	r0, #0
}
 800858c:	4770      	bx	lr

0800858e <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800858e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008590:	6802      	ldr	r2, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008592:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008594:	0a49      	lsrs	r1, r1, #9
 8008596:	8952      	ldrh	r2, [r2, #10]
 8008598:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800859c:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800859e:	b130      	cbz	r0, 80085ae <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 80085a0:	4281      	cmp	r1, r0
 80085a2:	d302      	bcc.n	80085aa <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 80085a4:	1a09      	subs	r1, r1, r0
 80085a6:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80085a8:	e7f8      	b.n	800859c <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 80085aa:	6858      	ldr	r0, [r3, #4]
 80085ac:	4408      	add	r0, r1
}
 80085ae:	4770      	bx	lr

080085b0 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80085b0:	6802      	ldr	r2, [r0, #0]
{
 80085b2:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 80085b4:	b152      	cbz	r2, 80085cc <get_ldnumber+0x1c>
 80085b6:	4611      	mov	r1, r2
 80085b8:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80085ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085be:	2c20      	cmp	r4, #32
 80085c0:	d90c      	bls.n	80085dc <get_ldnumber+0x2c>
 80085c2:	2c3a      	cmp	r4, #58	; 0x3a
 80085c4:	d1f8      	bne.n	80085b8 <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 80085c6:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80085c8:	428b      	cmp	r3, r1
 80085ca:	d002      	beq.n	80085d2 <get_ldnumber+0x22>
	int vol = -1;
 80085cc:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 80085d0:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80085d2:	7812      	ldrb	r2, [r2, #0]
 80085d4:	2a30      	cmp	r2, #48	; 0x30
 80085d6:	d1f9      	bne.n	80085cc <get_ldnumber+0x1c>
					*path = ++tt;
 80085d8:	3301      	adds	r3, #1
 80085da:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 80085dc:	2000      	movs	r0, #0
 80085de:	bd10      	pop	{r4, pc}

080085e0 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80085e0:	3801      	subs	r0, #1
 80085e2:	440a      	add	r2, r1
			*d++ = *s++;
 80085e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085e8:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 80085ec:	4291      	cmp	r1, r2
 80085ee:	d1f9      	bne.n	80085e4 <mem_cpy.part.0+0x4>
}
 80085f0:	4770      	bx	lr

080085f2 <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 80085f2:	7eca      	ldrb	r2, [r1, #27]
 80085f4:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 80085f6:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 80085f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 80085fc:	bf01      	itttt	eq
 80085fe:	7d48      	ldrbeq	r0, [r1, #21]
 8008600:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008602:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8008606:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 800860a:	4618      	mov	r0, r3
 800860c:	4770      	bx	lr

0800860e <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 800860e:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8008612:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8008614:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8008616:	7803      	ldrb	r3, [r0, #0]
 8008618:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800861a:	bf01      	itttt	eq
 800861c:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800861e:	750a      	strbeq	r2, [r1, #20]
 8008620:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8008622:	754a      	strbeq	r2, [r1, #21]
 8008624:	4770      	bx	lr

08008626 <sync_window.part.5>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8008626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8008628:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800862a:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800862e:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008630:	2301      	movs	r3, #1
 8008632:	462a      	mov	r2, r5
 8008634:	4639      	mov	r1, r7
 8008636:	7840      	ldrb	r0, [r0, #1]
 8008638:	f7ff fee8 	bl	800840c <disk_write>
 800863c:	b9a0      	cbnz	r0, 8008668 <sync_window.part.5+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800863e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008640:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 8008642:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008644:	1aeb      	subs	r3, r5, r3
 8008646:	4293      	cmp	r3, r2
 8008648:	d301      	bcc.n	800864e <sync_window.part.5+0x28>
	FRESULT res = FR_OK;
 800864a:	2000      	movs	r0, #0
 800864c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800864e:	78a6      	ldrb	r6, [r4, #2]
 8008650:	2e01      	cmp	r6, #1
 8008652:	d9fa      	bls.n	800864a <sync_window.part.5+0x24>
					wsect += fs->fsize;
 8008654:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008656:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8008658:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800865a:	462a      	mov	r2, r5
 800865c:	2301      	movs	r3, #1
 800865e:	4639      	mov	r1, r7
 8008660:	f7ff fed4 	bl	800840c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008664:	3e01      	subs	r6, #1
 8008666:	e7f3      	b.n	8008650 <sync_window.part.5+0x2a>
			res = FR_DISK_ERR;
 8008668:	2001      	movs	r0, #1
}
 800866a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800866c <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800866c:	78c3      	ldrb	r3, [r0, #3]
 800866e:	b10b      	cbz	r3, 8008674 <sync_window+0x8>
 8008670:	f7ff bfd9 	b.w	8008626 <sync_window.part.5>
}
 8008674:	4618      	mov	r0, r3
 8008676:	4770      	bx	lr

08008678 <sync_fs>:
{
 8008678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867a:	4604      	mov	r4, r0
	res = sync_window(fs);
 800867c:	f7ff fff6 	bl	800866c <sync_window>
 8008680:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8008682:	2800      	cmp	r0, #0
 8008684:	d142      	bne.n	800870c <sync_fs+0x94>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008686:	7823      	ldrb	r3, [r4, #0]
 8008688:	2b03      	cmp	r3, #3
 800868a:	d137      	bne.n	80086fc <sync_fs+0x84>
 800868c:	7927      	ldrb	r7, [r4, #4]
 800868e:	2f01      	cmp	r7, #1
 8008690:	d134      	bne.n	80086fc <sync_fs+0x84>
			mem_set(fs->win, 0, SS(fs));
 8008692:	f104 0634 	add.w	r6, r4, #52	; 0x34
 8008696:	4601      	mov	r1, r0
 8008698:	f44f 7200 	mov.w	r2, #512	; 0x200
 800869c:	4630      	mov	r0, r6
 800869e:	f7ff fee3 	bl	8008468 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 80086a2:	2355      	movs	r3, #85	; 0x55
 80086a4:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 80086a8:	23aa      	movs	r3, #170	; 0xaa
 80086aa:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 80086ae:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 80086b0:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 80086b2:	2172      	movs	r1, #114	; 0x72
 80086b4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 80086b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 80086bc:	2361      	movs	r3, #97	; 0x61
 80086be:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 80086c2:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 80086c6:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 80086ca:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 80086ce:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 80086d2:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80086d6:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80086da:	6961      	ldr	r1, [r4, #20]
 80086dc:	f7ff febc 	bl	8008458 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80086e0:	6921      	ldr	r1, [r4, #16]
 80086e2:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80086e6:	f7ff feb7 	bl	8008458 <st_dword>
			fs->winsect = fs->volbase + 1;
 80086ea:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80086ec:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 80086ee:	3201      	adds	r2, #1
 80086f0:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80086f2:	463b      	mov	r3, r7
 80086f4:	4631      	mov	r1, r6
 80086f6:	f7ff fe89 	bl	800840c <disk_write>
			fs->fsi_flag = 0;
 80086fa:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80086fc:	2200      	movs	r2, #0
 80086fe:	4611      	mov	r1, r2
 8008700:	7860      	ldrb	r0, [r4, #1]
 8008702:	f7ff fe91 	bl	8008428 <disk_ioctl>
 8008706:	3000      	adds	r0, #0
 8008708:	bf18      	it	ne
 800870a:	2001      	movne	r0, #1
}
 800870c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800870e <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 800870e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008710:	428b      	cmp	r3, r1
{
 8008712:	b570      	push	{r4, r5, r6, lr}
 8008714:	4606      	mov	r6, r0
 8008716:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008718:	d012      	beq.n	8008740 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 800871a:	f7ff ffa7 	bl	800866c <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 800871e:	4604      	mov	r4, r0
 8008720:	b960      	cbnz	r0, 800873c <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008722:	462a      	mov	r2, r5
 8008724:	2301      	movs	r3, #1
 8008726:	f106 0134 	add.w	r1, r6, #52	; 0x34
 800872a:	7870      	ldrb	r0, [r6, #1]
 800872c:	f7ff fe60 	bl	80083f0 <disk_read>
 8008730:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8008732:	bf1c      	itt	ne
 8008734:	f04f 35ff 	movne.w	r5, #4294967295
 8008738:	2401      	movne	r4, #1
			fs->winsect = sector;
 800873a:	6335      	str	r5, [r6, #48]	; 0x30
}
 800873c:	4620      	mov	r0, r4
 800873e:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8008740:	2400      	movs	r4, #0
 8008742:	e7fb      	b.n	800873c <move_window+0x2e>

08008744 <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008744:	2300      	movs	r3, #0
{
 8008746:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008748:	70c3      	strb	r3, [r0, #3]
 800874a:	f04f 33ff 	mov.w	r3, #4294967295
 800874e:	6303      	str	r3, [r0, #48]	; 0x30
{
 8008750:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008752:	f7ff ffdc 	bl	800870e <move_window>
 8008756:	bb30      	cbnz	r0, 80087a6 <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8008758:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 800875c:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8008760:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008764:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8008768:	4293      	cmp	r3, r2
 800876a:	d11e      	bne.n	80087aa <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800876c:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8008770:	2be9      	cmp	r3, #233	; 0xe9
 8008772:	d005      	beq.n	8008780 <check_fs+0x3c>
 8008774:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008776:	4a10      	ldr	r2, [pc, #64]	; (80087b8 <check_fs+0x74>)
 8008778:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800877c:	4293      	cmp	r3, r2
 800877e:	d116      	bne.n	80087ae <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008780:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 8008784:	f7ff fe60 	bl	8008448 <ld_dword>
 8008788:	4b0c      	ldr	r3, [pc, #48]	; (80087bc <check_fs+0x78>)
 800878a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800878e:	4298      	cmp	r0, r3
 8008790:	d00f      	beq.n	80087b2 <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008792:	f104 0086 	add.w	r0, r4, #134	; 0x86
 8008796:	f7ff fe57 	bl	8008448 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800879a:	4b09      	ldr	r3, [pc, #36]	; (80087c0 <check_fs+0x7c>)
 800879c:	4298      	cmp	r0, r3
 800879e:	bf14      	ite	ne
 80087a0:	2002      	movne	r0, #2
 80087a2:	2000      	moveq	r0, #0
 80087a4:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80087a6:	2004      	movs	r0, #4
 80087a8:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80087aa:	2003      	movs	r0, #3
 80087ac:	bd10      	pop	{r4, pc}
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80087ae:	2002      	movs	r0, #2
 80087b0:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80087b2:	2000      	movs	r0, #0
}
 80087b4:	bd10      	pop	{r4, pc}
 80087b6:	bf00      	nop
 80087b8:	009000eb 	.word	0x009000eb
 80087bc:	00544146 	.word	0x00544146
 80087c0:	33544146 	.word	0x33544146

080087c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80087c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80087c8:	2300      	movs	r3, #0
{
 80087ca:	b085      	sub	sp, #20
	*rfs = 0;
 80087cc:	600b      	str	r3, [r1, #0]
{
 80087ce:	460f      	mov	r7, r1
 80087d0:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80087d2:	f7ff feed 	bl	80085b0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80087d6:	1e06      	subs	r6, r0, #0
 80087d8:	db3c      	blt.n	8008854 <find_volume+0x90>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80087da:	4ba3      	ldr	r3, [pc, #652]	; (8008a68 <find_volume+0x2a4>)
 80087dc:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80087e0:	2c00      	cmp	r4, #0
 80087e2:	d039      	beq.n	8008858 <find_volume+0x94>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80087e4:	68e0      	ldr	r0, [r4, #12]
 80087e6:	f001 f886 	bl	80098f6 <ff_req_grant>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	d13a      	bne.n	8008864 <find_volume+0xa0>

	ENTER_FF(fs);						/* Lock the volume */
 80087ee:	200f      	movs	r0, #15
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 80087f0:	b005      	add	sp, #20
 80087f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		stat = disk_status(fs->drv);
 80087f6:	7860      	ldrb	r0, [r4, #1]
 80087f8:	f7ff fde0 	bl	80083bc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80087fc:	07c1      	lsls	r1, r0, #31
 80087fe:	d437      	bmi.n	8008870 <find_volume+0xac>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008800:	b365      	cbz	r5, 800885c <find_volume+0x98>
 8008802:	f010 0004 	ands.w	r0, r0, #4
 8008806:	d0f3      	beq.n	80087f0 <find_volume+0x2c>
				return FR_WRITE_PROTECTED;
 8008808:	200a      	movs	r0, #10
 800880a:	e7f1      	b.n	80087f0 <find_volume+0x2c>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800880c:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800880e:	3501      	adds	r5, #1
 8008810:	2d04      	cmp	r5, #4
 8008812:	d14f      	bne.n	80088b4 <find_volume+0xf0>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008814:	2804      	cmp	r0, #4
 8008816:	d105      	bne.n	8008824 <find_volume+0x60>
 8008818:	2001      	movs	r0, #1
 800881a:	e7e9      	b.n	80087f0 <find_volume+0x2c>
 800881c:	2804      	cmp	r0, #4
 800881e:	d0fb      	beq.n	8008818 <find_volume+0x54>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008820:	2801      	cmp	r0, #1
 8008822:	d901      	bls.n	8008828 <find_volume+0x64>
 8008824:	200d      	movs	r0, #13
 8008826:	e7e3      	b.n	80087f0 <find_volume+0x2c>
	bsect = 0;
 8008828:	2600      	movs	r6, #0
 800882a:	e04d      	b.n	80088c8 <find_volume+0x104>
		fmt = FS_FAT32;
 800882c:	2703      	movs	r7, #3
 800882e:	e0aa      	b.n	8008986 <find_volume+0x1c2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008830:	f1b9 0f00 	cmp.w	r9, #0
 8008834:	d0f6      	beq.n	8008824 <find_volume+0x60>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008836:	2f02      	cmp	r7, #2
 8008838:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800883c:	bf18      	it	ne
 800883e:	1840      	addne	r0, r0, r1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008840:	4443      	add	r3, r8
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008842:	bf18      	it	ne
 8008844:	f001 0101 	andne.w	r1, r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008848:	62a3      	str	r3, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800884a:	bf0c      	ite	eq
 800884c:	4601      	moveq	r1, r0
 800884e:	eb01 0150 	addne.w	r1, r1, r0, lsr #1
 8008852:	e0b4      	b.n	80089be <find_volume+0x1fa>
	if (vol < 0) return FR_INVALID_DRIVE;
 8008854:	200b      	movs	r0, #11
 8008856:	e7cb      	b.n	80087f0 <find_volume+0x2c>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008858:	200c      	movs	r0, #12
 800885a:	e7c9      	b.n	80087f0 <find_volume+0x2c>
			return FR_OK;				/* The file system object is valid */
 800885c:	4628      	mov	r0, r5
 800885e:	e7c7      	b.n	80087f0 <find_volume+0x2c>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008860:	2003      	movs	r0, #3
 8008862:	e7c5      	b.n	80087f0 <find_volume+0x2c>
	*rfs = fs;							/* Return pointer to the file system object */
 8008864:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008866:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008868:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800886c:	2b00      	cmp	r3, #0
 800886e:	d1c2      	bne.n	80087f6 <find_volume+0x32>
	fs->fs_type = 0;					/* Clear the file system object */
 8008870:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008872:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8008874:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008876:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008878:	f7ff fdaa 	bl	80083d0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800887c:	07c2      	lsls	r2, r0, #31
 800887e:	d4ef      	bmi.n	8008860 <find_volume+0x9c>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008880:	b10d      	cbz	r5, 8008886 <find_volume+0xc2>
 8008882:	0743      	lsls	r3, r0, #29
 8008884:	d4c0      	bmi.n	8008808 <find_volume+0x44>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008886:	2100      	movs	r1, #0
 8008888:	4620      	mov	r0, r4
 800888a:	f7ff ff5b 	bl	8008744 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800888e:	2802      	cmp	r0, #2
 8008890:	d1c4      	bne.n	800881c <find_volume+0x58>
 8008892:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
 8008896:	2100      	movs	r1, #0
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008898:	f815 0c04 	ldrb.w	r0, [r5, #-4]
 800889c:	b110      	cbz	r0, 80088a4 <find_volume+0xe0>
 800889e:	4628      	mov	r0, r5
 80088a0:	f7ff fdd2 	bl	8008448 <ld_dword>
 80088a4:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80088a8:	3101      	adds	r1, #1
 80088aa:	2904      	cmp	r1, #4
 80088ac:	f105 0510 	add.w	r5, r5, #16
 80088b0:	d1f2      	bne.n	8008898 <find_volume+0xd4>
 80088b2:	2500      	movs	r5, #0
			bsect = br[i];
 80088b4:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80088b8:	2e00      	cmp	r6, #0
 80088ba:	d0a7      	beq.n	800880c <find_volume+0x48>
 80088bc:	4631      	mov	r1, r6
 80088be:	4620      	mov	r0, r4
 80088c0:	f7ff ff40 	bl	8008744 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80088c4:	2801      	cmp	r0, #1
 80088c6:	d8a2      	bhi.n	800880e <find_volume+0x4a>
	rv = rv << 8 | ptr[0];
 80088c8:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80088cc:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80088d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80088d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088d8:	d1a4      	bne.n	8008824 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 80088da:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 80088de:	f894 504a 	ldrb.w	r5, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80088e2:	ea55 2503 	orrs.w	r5, r5, r3, lsl #8
 80088e6:	d104      	bne.n	80088f2 <find_volume+0x12e>
 80088e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088ec:	f7ff fdac 	bl	8008448 <ld_dword>
 80088f0:	4605      	mov	r5, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80088f2:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
		fs->fsize = fasize;
 80088f6:	61e5      	str	r5, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80088f8:	f108 33ff 	add.w	r3, r8, #4294967295
 80088fc:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80088fe:	f884 8002 	strb.w	r8, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008902:	d88f      	bhi.n	8008824 <find_volume+0x60>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008904:	f894 7041 	ldrb.w	r7, [r4, #65]	; 0x41
 8008908:	b2bb      	uxth	r3, r7
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800890a:	fb05 f808 	mul.w	r8, r5, r8
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800890e:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008910:	2b00      	cmp	r3, #0
 8008912:	d087      	beq.n	8008824 <find_volume+0x60>
 8008914:	1e7b      	subs	r3, r7, #1
 8008916:	423b      	tst	r3, r7
 8008918:	d184      	bne.n	8008824 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 800891a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800891e:	f894 9045 	ldrb.w	r9, [r4, #69]	; 0x45
 8008922:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008926:	f019 0f0f 	tst.w	r9, #15
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800892a:	f8a4 9008 	strh.w	r9, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800892e:	f47f af79 	bne.w	8008824 <find_volume+0x60>
	rv = rv << 8 | ptr[0];
 8008932:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 8008936:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800893a:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 800893e:	d103      	bne.n	8008948 <find_volume+0x184>
 8008940:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8008944:	f7ff fd80 	bl	8008448 <ld_dword>
	rv = rv << 8 | ptr[0];
 8008948:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800894c:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008950:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8008954:	f43f af66 	beq.w	8008824 <find_volume+0x60>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008958:	eb03 1219 	add.w	r2, r3, r9, lsr #4
 800895c:	4442      	add	r2, r8
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800895e:	4290      	cmp	r0, r2
 8008960:	f4ff af60 	bcc.w	8008824 <find_volume+0x60>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008964:	1a81      	subs	r1, r0, r2
 8008966:	fbb1 f1f7 	udiv	r1, r1, r7
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800896a:	2900      	cmp	r1, #0
 800896c:	f43f af5a 	beq.w	8008824 <find_volume+0x60>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008970:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8008974:	4281      	cmp	r1, r0
 8008976:	f63f af59 	bhi.w	800882c <find_volume+0x68>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800897a:	f640 77f5 	movw	r7, #4085	; 0xff5
 800897e:	42b9      	cmp	r1, r7
 8008980:	bf8c      	ite	hi
 8008982:	2702      	movhi	r7, #2
 8008984:	2701      	movls	r7, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008986:	3102      	adds	r1, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008988:	4433      	add	r3, r6
		fs->database = bsect + sysect;					/* Data start sector */
 800898a:	4432      	add	r2, r6
		if (fmt == FS_FAT32) {
 800898c:	2f03      	cmp	r7, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800898e:	61a1      	str	r1, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008990:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008992:	6263      	str	r3, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008994:	62e2      	str	r2, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008996:	f47f af4b 	bne.w	8008830 <find_volume+0x6c>
	rv = rv << 8 | ptr[0];
 800899a:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 800899e:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80089a2:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 80089a6:	f47f af3d 	bne.w	8008824 <find_volume+0x60>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80089aa:	f1b9 0f00 	cmp.w	r9, #0
 80089ae:	f47f af39 	bne.w	8008824 <find_volume+0x60>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80089b2:	f104 0060 	add.w	r0, r4, #96	; 0x60
 80089b6:	f7ff fd47 	bl	8008448 <ld_dword>
 80089ba:	62a0      	str	r0, [r4, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80089bc:	0089      	lsls	r1, r1, #2
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80089be:	f201 11ff 	addw	r1, r1, #511	; 0x1ff
 80089c2:	ebb5 2f51 	cmp.w	r5, r1, lsr #9
 80089c6:	f4ff af2d 	bcc.w	8008824 <find_volume+0x60>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80089ca:	f04f 33ff 	mov.w	r3, #4294967295
 80089ce:	6163      	str	r3, [r4, #20]
 80089d0:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80089d2:	2f03      	cmp	r7, #3
		fs->fsi_flag = 0x80;
 80089d4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80089d8:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80089da:	d12f      	bne.n	8008a3c <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 80089dc:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 80089e0:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 80089e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d127      	bne.n	8008a3c <find_volume+0x278>
			&& move_window(fs, bsect + 1) == FR_OK)
 80089ec:	1c71      	adds	r1, r6, #1
 80089ee:	4620      	mov	r0, r4
 80089f0:	f7ff fe8d 	bl	800870e <move_window>
 80089f4:	bb10      	cbnz	r0, 8008a3c <find_volume+0x278>
	rv = rv << 8 | ptr[0];
 80089f6:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80089fa:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 80089fe:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8008a00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008a04:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d117      	bne.n	8008a3c <find_volume+0x278>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008a0c:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8008a10:	f7ff fd1a 	bl	8008448 <ld_dword>
 8008a14:	4b15      	ldr	r3, [pc, #84]	; (8008a6c <find_volume+0x2a8>)
 8008a16:	4298      	cmp	r0, r3
 8008a18:	d110      	bne.n	8008a3c <find_volume+0x278>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008a1a:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8008a1e:	f7ff fd13 	bl	8008448 <ld_dword>
 8008a22:	4b13      	ldr	r3, [pc, #76]	; (8008a70 <find_volume+0x2ac>)
 8008a24:	4298      	cmp	r0, r3
 8008a26:	d109      	bne.n	8008a3c <find_volume+0x278>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008a28:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8008a2c:	f7ff fd0c 	bl	8008448 <ld_dword>
 8008a30:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008a32:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8008a36:	f7ff fd07 	bl	8008448 <ld_dword>
 8008a3a:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8008a3c:	4a0d      	ldr	r2, [pc, #52]	; (8008a74 <find_volume+0x2b0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 8008a3e:	7027      	strb	r7, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008a40:	8813      	ldrh	r3, [r2, #0]
 8008a42:	3301      	adds	r3, #1
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	8013      	strh	r3, [r2, #0]
 8008a48:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a4a:	4b0b      	ldr	r3, [pc, #44]	; (8008a78 <find_volume+0x2b4>)
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	4294      	cmp	r4, r2
 8008a50:	bf04      	itt	eq
 8008a52:	2200      	moveq	r2, #0
 8008a54:	601a      	streq	r2, [r3, #0]
 8008a56:	691a      	ldr	r2, [r3, #16]
 8008a58:	4294      	cmp	r4, r2
 8008a5a:	f04f 0000 	mov.w	r0, #0
 8008a5e:	f47f aec7 	bne.w	80087f0 <find_volume+0x2c>
 8008a62:	6118      	str	r0, [r3, #16]
 8008a64:	e6c4      	b.n	80087f0 <find_volume+0x2c>
 8008a66:	bf00      	nop
 8008a68:	20000764 	.word	0x20000764
 8008a6c:	41615252 	.word	0x41615252
 8008a70:	61417272 	.word	0x61417272
 8008a74:	20000788 	.word	0x20000788
 8008a78:	20000768 	.word	0x20000768

08008a7c <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008a7c:	2901      	cmp	r1, #1
{
 8008a7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a82:	4605      	mov	r5, r0
 8008a84:	460c      	mov	r4, r1
 8008a86:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008a88:	d972      	bls.n	8008b70 <put_fat+0xf4>
 8008a8a:	6983      	ldr	r3, [r0, #24]
 8008a8c:	4299      	cmp	r1, r3
 8008a8e:	d26f      	bcs.n	8008b70 <put_fat+0xf4>
		switch (fs->fs_type) {
 8008a90:	7803      	ldrb	r3, [r0, #0]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d03f      	beq.n	8008b16 <put_fat+0x9a>
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d050      	beq.n	8008b3c <put_fat+0xc0>
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d168      	bne.n	8008b70 <put_fat+0xf4>
			bc = (UINT)clst; bc += bc / 2;
 8008a9e:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008aa2:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008aa4:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8008aa8:	f7ff fe31 	bl	800870e <move_window>
 8008aac:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 8008aae:	bb38      	cbnz	r0, 8008b00 <put_fat+0x84>
			p = fs->win + bc++ % SS(fs);
 8008ab0:	f105 0934 	add.w	r9, r5, #52	; 0x34
 8008ab4:	f108 0a01 	add.w	sl, r8, #1
 8008ab8:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008abc:	f014 0401 	ands.w	r4, r4, #1
 8008ac0:	bf1f      	itttt	ne
 8008ac2:	f819 3008 	ldrbne.w	r3, [r9, r8]
 8008ac6:	f003 020f 	andne.w	r2, r3, #15
 8008aca:	013b      	lslne	r3, r7, #4
 8008acc:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8008ad0:	bf14      	ite	ne
 8008ad2:	4313      	orrne	r3, r2
 8008ad4:	b2fb      	uxtbeq	r3, r7
 8008ad6:	f809 3008 	strb.w	r3, [r9, r8]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008ada:	6a69      	ldr	r1, [r5, #36]	; 0x24
			fs->wflag = 1;
 8008adc:	2301      	movs	r3, #1
 8008ade:	70eb      	strb	r3, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008ae0:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	f7ff fe12 	bl	800870e <move_window>
			if (res != FR_OK) break;
 8008aea:	4606      	mov	r6, r0
 8008aec:	b940      	cbnz	r0, 8008b00 <put_fat+0x84>
			p = fs->win + bc % SS(fs);
 8008aee:	f3ca 0a08 	ubfx	sl, sl, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008af2:	b144      	cbz	r4, 8008b06 <put_fat+0x8a>
 8008af4:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8008af8:	f809 700a 	strb.w	r7, [r9, sl]
			fs->wflag = 1;
 8008afc:	2301      	movs	r3, #1
 8008afe:	70eb      	strb	r3, [r5, #3]
}
 8008b00:	4630      	mov	r0, r6
 8008b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008b06:	f819 300a 	ldrb.w	r3, [r9, sl]
 8008b0a:	f3c7 2703 	ubfx	r7, r7, #8, #4
 8008b0e:	f023 030f 	bic.w	r3, r3, #15
 8008b12:	431f      	orrs	r7, r3
 8008b14:	e7f0      	b.n	8008af8 <put_fat+0x7c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008b16:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008b18:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8008b1c:	f7ff fdf7 	bl	800870e <move_window>
			if (res != FR_OK) break;
 8008b20:	4606      	mov	r6, r0
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d1ec      	bne.n	8008b00 <put_fat+0x84>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008b26:	0064      	lsls	r4, r4, #1
 8008b28:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8008b2c:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8008b30:	191a      	adds	r2, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8008b32:	551f      	strb	r7, [r3, r4]
 8008b34:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8008b38:	7057      	strb	r7, [r2, #1]
 8008b3a:	e7df      	b.n	8008afc <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008b3c:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008b3e:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8008b42:	f7ff fde4 	bl	800870e <move_window>
			if (res != FR_OK) break;
 8008b46:	4606      	mov	r6, r0
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d1d9      	bne.n	8008b00 <put_fat+0x84>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008b4c:	00a4      	lsls	r4, r4, #2
 8008b4e:	f105 0334 	add.w	r3, r5, #52	; 0x34
 8008b52:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8008b56:	441c      	add	r4, r3
 8008b58:	4620      	mov	r0, r4
 8008b5a:	f7ff fc75 	bl	8008448 <ld_dword>
 8008b5e:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 8008b62:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008b66:	4339      	orrs	r1, r7
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f7ff fc75 	bl	8008458 <st_dword>
 8008b6e:	e7c5      	b.n	8008afc <put_fat+0x80>
	FRESULT res = FR_INT_ERR;
 8008b70:	2602      	movs	r6, #2
 8008b72:	e7c5      	b.n	8008b00 <put_fat+0x84>

08008b74 <get_fat.isra.9>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008b74:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 8008b76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b78:	4605      	mov	r5, r0
 8008b7a:	460c      	mov	r4, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008b7c:	d952      	bls.n	8008c24 <get_fat.isra.9+0xb0>
 8008b7e:	6983      	ldr	r3, [r0, #24]
 8008b80:	4299      	cmp	r1, r3
 8008b82:	d24f      	bcs.n	8008c24 <get_fat.isra.9+0xb0>
		switch (fs->fs_type) {
 8008b84:	7803      	ldrb	r3, [r0, #0]
 8008b86:	2b02      	cmp	r3, #2
 8008b88:	d029      	beq.n	8008bde <get_fat.isra.9+0x6a>
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d038      	beq.n	8008c00 <get_fat.isra.9+0x8c>
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d148      	bne.n	8008c24 <get_fat.isra.9+0xb0>
			bc = (UINT)clst; bc += bc / 2;
 8008b92:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b96:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008b98:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8008b9c:	f7ff fdb7 	bl	800870e <move_window>
 8008ba0:	b110      	cbz	r0, 8008ba8 <get_fat.isra.9+0x34>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8008ba8:	1c77      	adds	r7, r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008baa:	6a69      	ldr	r1, [r5, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8008bac:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8008bb0:	442e      	add	r6, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008bb2:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8008bb6:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 8008bb8:	f896 6034 	ldrb.w	r6, [r6, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008bbc:	f7ff fda7 	bl	800870e <move_window>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	d1ee      	bne.n	8008ba2 <get_fat.isra.9+0x2e>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008bc4:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8008bc8:	443d      	add	r5, r7
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008bca:	07e3      	lsls	r3, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8008bcc:	f895 0034 	ldrb.w	r0, [r5, #52]	; 0x34
 8008bd0:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008bd4:	bf4c      	ite	mi
 8008bd6:	0900      	lsrmi	r0, r0, #4
 8008bd8:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8008bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008bde:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008be0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 8008be4:	f7ff fd93 	bl	800870e <move_window>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d1da      	bne.n	8008ba2 <get_fat.isra.9+0x2e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008bec:	0064      	lsls	r4, r4, #1
 8008bee:	3534      	adds	r5, #52	; 0x34
 8008bf0:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 8008bf4:	192b      	adds	r3, r5, r4
	rv = rv << 8 | ptr[0];
 8008bf6:	5d28      	ldrb	r0, [r5, r4]
 8008bf8:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008bfa:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008c00:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8008c02:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8008c06:	f7ff fd82 	bl	800870e <move_window>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d1c9      	bne.n	8008ba2 <get_fat.isra.9+0x2e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008c0e:	00a4      	lsls	r4, r4, #2
 8008c10:	f105 0034 	add.w	r0, r5, #52	; 0x34
 8008c14:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8008c18:	4420      	add	r0, r4
 8008c1a:	f7ff fc15 	bl	8008448 <ld_dword>
 8008c1e:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 8008c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 8008c24:	2001      	movs	r0, #1
}
 8008c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c28 <create_chain>:
{
 8008c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c2c:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 8008c2e:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8008c30:	460f      	mov	r7, r1
 8008c32:	b971      	cbnz	r1, 8008c52 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008c34:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008c36:	b1f6      	cbz	r6, 8008c76 <create_chain+0x4e>
 8008c38:	69ab      	ldr	r3, [r5, #24]
 8008c3a:	429e      	cmp	r6, r3
 8008c3c:	bf28      	it	cs
 8008c3e:	2601      	movcs	r6, #1
 8008c40:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008c42:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 8008c44:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008c46:	429c      	cmp	r4, r3
 8008c48:	d318      	bcc.n	8008c7c <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8008c4a:	2e01      	cmp	r6, #1
 8008c4c:	d815      	bhi.n	8008c7a <create_chain+0x52>
 8008c4e:	2400      	movs	r4, #0
 8008c50:	e009      	b.n	8008c66 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008c52:	4628      	mov	r0, r5
 8008c54:	f7ff ff8e 	bl	8008b74 <get_fat.isra.9>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008c58:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008c5a:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008c5c:	d937      	bls.n	8008cce <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008c5e:	1c43      	adds	r3, r0, #1
 8008c60:	d104      	bne.n	8008c6c <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008c62:	f04f 34ff 	mov.w	r4, #4294967295
}
 8008c66:	4620      	mov	r0, r4
 8008c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008c6c:	69ab      	ldr	r3, [r5, #24]
 8008c6e:	4298      	cmp	r0, r3
 8008c70:	d3f9      	bcc.n	8008c66 <create_chain+0x3e>
 8008c72:	463e      	mov	r6, r7
 8008c74:	e7e4      	b.n	8008c40 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008c76:	2601      	movs	r6, #1
 8008c78:	e7e2      	b.n	8008c40 <create_chain+0x18>
				ncl = 2;
 8008c7a:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	f8d8 0000 	ldr.w	r0, [r8]
 8008c82:	f7ff ff77 	bl	8008b74 <get_fat.isra.9>
			if (cs == 0) break;				/* Found a free cluster */
 8008c86:	b130      	cbz	r0, 8008c96 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008c88:	2801      	cmp	r0, #1
 8008c8a:	d020      	beq.n	8008cce <create_chain+0xa6>
 8008c8c:	3001      	adds	r0, #1
 8008c8e:	d0e8      	beq.n	8008c62 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8008c90:	42b4      	cmp	r4, r6
 8008c92:	d1d6      	bne.n	8008c42 <create_chain+0x1a>
 8008c94:	e7db      	b.n	8008c4e <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008c96:	f04f 32ff 	mov.w	r2, #4294967295
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	4628      	mov	r0, r5
 8008c9e:	f7ff feed 	bl	8008a7c <put_fat>
		if (res == FR_OK && clst != 0) {
 8008ca2:	b990      	cbnz	r0, 8008cca <create_chain+0xa2>
 8008ca4:	b957      	cbnz	r7, 8008cbc <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008ca6:	69aa      	ldr	r2, [r5, #24]
 8008ca8:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 8008caa:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008cac:	3a02      	subs	r2, #2
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d90f      	bls.n	8008cd2 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8008cb2:	792b      	ldrb	r3, [r5, #4]
 8008cb4:	f043 0301 	orr.w	r3, r3, #1
 8008cb8:	712b      	strb	r3, [r5, #4]
 8008cba:	e7d4      	b.n	8008c66 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	4639      	mov	r1, r7
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	f7ff fedb 	bl	8008a7c <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d0ed      	beq.n	8008ca6 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008cca:	2801      	cmp	r0, #1
 8008ccc:	d0c9      	beq.n	8008c62 <create_chain+0x3a>
 8008cce:	2401      	movs	r4, #1
 8008cd0:	e7c9      	b.n	8008c66 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	616b      	str	r3, [r5, #20]
 8008cd6:	e7ec      	b.n	8008cb2 <create_chain+0x8a>

08008cd8 <remove_chain>:
{
 8008cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cda:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008cdc:	2d01      	cmp	r5, #1
{
 8008cde:	4607      	mov	r7, r0
 8008ce0:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008ce2:	d801      	bhi.n	8008ce8 <remove_chain+0x10>
 8008ce4:	2002      	movs	r0, #2
 8008ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8008ce8:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008cea:	69a3      	ldr	r3, [r4, #24]
 8008cec:	429d      	cmp	r5, r3
 8008cee:	d2f9      	bcs.n	8008ce4 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008cf0:	b12a      	cbz	r2, 8008cfe <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	f7ff fec0 	bl	8008a7c <put_fat>
		if (res != FR_OK) return res;
 8008cfc:	bb08      	cbnz	r0, 8008d42 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008cfe:	4629      	mov	r1, r5
 8008d00:	6838      	ldr	r0, [r7, #0]
 8008d02:	f7ff ff37 	bl	8008b74 <get_fat.isra.9>
		if (nxt == 0) break;				/* Empty cluster? */
 8008d06:	4606      	mov	r6, r0
 8008d08:	b908      	cbnz	r0, 8008d0e <remove_chain+0x36>
	return FR_OK;
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008d0e:	2801      	cmp	r0, #1
 8008d10:	d0e8      	beq.n	8008ce4 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008d12:	1c43      	adds	r3, r0, #1
 8008d14:	d014      	beq.n	8008d40 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008d16:	2200      	movs	r2, #0
 8008d18:	4629      	mov	r1, r5
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	f7ff feae 	bl	8008a7c <put_fat>
			if (res != FR_OK) return res;
 8008d20:	b978      	cbnz	r0, 8008d42 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008d22:	69a2      	ldr	r2, [r4, #24]
 8008d24:	6963      	ldr	r3, [r4, #20]
 8008d26:	1e91      	subs	r1, r2, #2
 8008d28:	428b      	cmp	r3, r1
 8008d2a:	d205      	bcs.n	8008d38 <remove_chain+0x60>
			fs->free_clst++;
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 8008d30:	7923      	ldrb	r3, [r4, #4]
 8008d32:	f043 0301 	orr.w	r3, r3, #1
 8008d36:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008d38:	4296      	cmp	r6, r2
 8008d3a:	4635      	mov	r5, r6
 8008d3c:	d3df      	bcc.n	8008cfe <remove_chain+0x26>
 8008d3e:	e7e4      	b.n	8008d0a <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008d40:	2001      	movs	r0, #1
}
 8008d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008d44 <unlock_fs>:
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8008d44:	b140      	cbz	r0, 8008d58 <unlock_fs+0x14>
 8008d46:	f1a1 030b 	sub.w	r3, r1, #11
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d904      	bls.n	8008d58 <unlock_fs+0x14>
 8008d4e:	290f      	cmp	r1, #15
 8008d50:	d002      	beq.n	8008d58 <unlock_fs+0x14>
		ff_rel_grant(fs->sobj);
 8008d52:	68c0      	ldr	r0, [r0, #12]
 8008d54:	f000 bdd8 	b.w	8009908 <ff_rel_grant>
 8008d58:	4770      	bx	lr

08008d5a <dir_sdi.constprop.13>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008d5a:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8008d5c:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 8008d5e:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 8008d60:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8008d62:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 8008d64:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008d66:	b992      	cbnz	r2, 8008d8e <dir_sdi.constprop.13+0x34>
 8008d68:	7823      	ldrb	r3, [r4, #0]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d901      	bls.n	8008d72 <dir_sdi.constprop.13+0x18>
		clst = fs->dirbase;
 8008d6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008d70:	b973      	cbnz	r3, 8008d90 <dir_sdi.constprop.13+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008d72:	8923      	ldrh	r3, [r4, #8]
 8008d74:	b90b      	cbnz	r3, 8008d7a <dir_sdi.constprop.13+0x20>
 8008d76:	2002      	movs	r0, #2
 8008d78:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 8008d7a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008d7c:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 8008d7e:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 8008d80:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d0f7      	beq.n	8008d76 <dir_sdi.constprop.13+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008d86:	3434      	adds	r4, #52	; 0x34
 8008d88:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008d8e:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008d90:	8961      	ldrh	r1, [r4, #10]
 8008d92:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8008d94:	b961      	cbnz	r1, 8008db0 <dir_sdi.constprop.13+0x56>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008d96:	4611      	mov	r1, r2
 8008d98:	6828      	ldr	r0, [r5, #0]
 8008d9a:	f7ff feeb 	bl	8008b74 <get_fat.isra.9>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d9e:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008da0:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008da2:	d00b      	beq.n	8008dbc <dir_sdi.constprop.13+0x62>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008da4:	2801      	cmp	r0, #1
 8008da6:	d9e6      	bls.n	8008d76 <dir_sdi.constprop.13+0x1c>
 8008da8:	69a3      	ldr	r3, [r4, #24]
 8008daa:	4298      	cmp	r0, r3
 8008dac:	d3f3      	bcc.n	8008d96 <dir_sdi.constprop.13+0x3c>
 8008dae:	e7e2      	b.n	8008d76 <dir_sdi.constprop.13+0x1c>
		dp->sect = clust2sect(fs, clst);
 8008db0:	4619      	mov	r1, r3
 8008db2:	4620      	mov	r0, r4
 8008db4:	f7ff fbe0 	bl	8008578 <clust2sect>
 8008db8:	61e8      	str	r0, [r5, #28]
 8008dba:	e7e0      	b.n	8008d7e <dir_sdi.constprop.13+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008dbc:	2001      	movs	r0, #1
}
 8008dbe:	bd38      	pop	{r3, r4, r5, pc}

08008dc0 <dir_next>:
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008dc0:	69c3      	ldr	r3, [r0, #28]
{
 8008dc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	460f      	mov	r7, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008dca:	b1ab      	cbz	r3, 8008df8 <dir_next+0x38>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008dcc:	6942      	ldr	r2, [r0, #20]
 8008dce:	f102 0820 	add.w	r8, r2, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008dd2:	f5b8 1f00 	cmp.w	r8, #2097152	; 0x200000
 8008dd6:	d20f      	bcs.n	8008df8 <dir_next+0x38>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008dd8:	f3c8 0908 	ubfx	r9, r8, #0, #9
	FATFS *fs = dp->obj.fs;
 8008ddc:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008dde:	f1b9 0f00 	cmp.w	r9, #0
 8008de2:	d14f      	bne.n	8008e84 <dir_next+0xc4>
		if (!dp->clust) {		/* Static table */
 8008de4:	6981      	ldr	r1, [r0, #24]
		dp->sect++;				/* Next sector */
 8008de6:	3301      	adds	r3, #1
 8008de8:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8008dea:	b941      	cbnz	r1, 8008dfe <dir_next+0x3e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008dec:	8923      	ldrh	r3, [r4, #8]
 8008dee:	ebb3 1f58 	cmp.w	r3, r8, lsr #5
 8008df2:	d847      	bhi.n	8008e84 <dir_next+0xc4>
				dp->sect = 0; return FR_NO_FILE;
 8008df4:	2300      	movs	r3, #0
 8008df6:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008df8:	2004      	movs	r0, #4
 8008dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008dfe:	8963      	ldrh	r3, [r4, #10]
 8008e00:	3b01      	subs	r3, #1
 8008e02:	ea13 2358 	ands.w	r3, r3, r8, lsr #9
 8008e06:	d13d      	bne.n	8008e84 <dir_next+0xc4>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f7ff feb3 	bl	8008b74 <get_fat.isra.9>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008e0e:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008e10:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008e12:	d802      	bhi.n	8008e1a <dir_next+0x5a>
 8008e14:	2002      	movs	r0, #2
 8008e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008e1a:	1c42      	adds	r2, r0, #1
 8008e1c:	d102      	bne.n	8008e24 <dir_next+0x64>
 8008e1e:	2001      	movs	r0, #1
 8008e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008e24:	69a3      	ldr	r3, [r4, #24]
 8008e26:	4298      	cmp	r0, r3
 8008e28:	d326      	bcc.n	8008e78 <dir_next+0xb8>
					if (!stretch) {								/* If no stretch, report EOT */
 8008e2a:	2f00      	cmp	r7, #0
 8008e2c:	d0e2      	beq.n	8008df4 <dir_next+0x34>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008e2e:	69a9      	ldr	r1, [r5, #24]
 8008e30:	4628      	mov	r0, r5
 8008e32:	f7ff fef9 	bl	8008c28 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008e36:	4606      	mov	r6, r0
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	d037      	beq.n	8008eac <dir_next+0xec>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008e3c:	2801      	cmp	r0, #1
 8008e3e:	d0e9      	beq.n	8008e14 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d0ec      	beq.n	8008e1e <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008e44:	4620      	mov	r0, r4
 8008e46:	f7ff fc11 	bl	800866c <sync_window>
 8008e4a:	4607      	mov	r7, r0
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d1e6      	bne.n	8008e1e <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008e50:	4601      	mov	r1, r0
 8008e52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e56:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8008e5a:	f7ff fb05 	bl	8008468 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008e5e:	4631      	mov	r1, r6
 8008e60:	4620      	mov	r0, r4
 8008e62:	f7ff fb89 	bl	8008578 <clust2sect>
						fs->wflag = 1;
 8008e66:	f04f 0a01 	mov.w	sl, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008e6a:	6320      	str	r0, [r4, #48]	; 0x30
 8008e6c:	8963      	ldrh	r3, [r4, #10]
 8008e6e:	429f      	cmp	r7, r3
 8008e70:	d310      	bcc.n	8008e94 <dir_next+0xd4>
					fs->winsect -= n;							/* Restore window offset */
 8008e72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008e74:	1bdf      	subs	r7, r3, r7
 8008e76:	6327      	str	r7, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 8008e78:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8008e7a:	4631      	mov	r1, r6
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f7ff fb7b 	bl	8008578 <clust2sect>
 8008e82:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008e84:	3434      	adds	r4, #52	; 0x34
 8008e86:	444c      	add	r4, r9
	dp->dptr = ofs;						/* Current entry */
 8008e88:	f8c5 8014 	str.w	r8, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008e8c:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8008e8e:	2000      	movs	r0, #0
 8008e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						fs->wflag = 1;
 8008e94:	f884 a003 	strb.w	sl, [r4, #3]
 8008e98:	4620      	mov	r0, r4
 8008e9a:	f7ff fbc4 	bl	8008626 <sync_window.part.5>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d1bd      	bne.n	8008e1e <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ea2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	3701      	adds	r7, #1
 8008ea8:	6323      	str	r3, [r4, #48]	; 0x30
 8008eaa:	e7df      	b.n	8008e6c <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008eac:	2007      	movs	r0, #7
}
 8008eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08008eb4 <follow_path>:
{
 8008eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8008eb8:	6807      	ldr	r7, [r0, #0]
{
 8008eba:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008ebc:	780b      	ldrb	r3, [r1, #0]
 8008ebe:	2b2f      	cmp	r3, #47	; 0x2f
 8008ec0:	460d      	mov	r5, r1
 8008ec2:	f101 0101 	add.w	r1, r1, #1
 8008ec6:	d0f9      	beq.n	8008ebc <follow_path+0x8>
 8008ec8:	2b5c      	cmp	r3, #92	; 0x5c
 8008eca:	d0f7      	beq.n	8008ebc <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8008ecc:	2300      	movs	r3, #0
 8008ece:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008ed0:	782b      	ldrb	r3, [r5, #0]
 8008ed2:	2b1f      	cmp	r3, #31
 8008ed4:	d959      	bls.n	8008f8a <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008ed6:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8009034 <follow_path+0x180>
	p = *path; sfn = dp->fn;
 8008eda:	f104 0624 	add.w	r6, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8008ede:	220b      	movs	r2, #11
 8008ee0:	2120      	movs	r1, #32
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f7ff fac0 	bl	8008468 <mem_set>
	si = i = 0; ni = 8;
 8008ee8:	2200      	movs	r2, #0
 8008eea:	f105 3eff 	add.w	lr, r5, #4294967295
 8008eee:	4611      	mov	r1, r2
 8008ef0:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8008ef2:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008ef6:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8008ef8:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008efc:	d90b      	bls.n	8008f16 <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008efe:	2b2f      	cmp	r3, #47	; 0x2f
 8008f00:	d14b      	bne.n	8008f9a <follow_path+0xe6>
 8008f02:	1868      	adds	r0, r5, r1
 8008f04:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008f06:	f810 eb01 	ldrb.w	lr, [r0], #1
 8008f0a:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 8008f0e:	d0f9      	beq.n	8008f04 <follow_path+0x50>
 8008f10:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 8008f14:	d0f6      	beq.n	8008f04 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 8008f16:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008f18:	2a00      	cmp	r2, #0
 8008f1a:	d054      	beq.n	8008fc6 <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008f1c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 8008f20:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008f24:	2ae5      	cmp	r2, #229	; 0xe5
 8008f26:	bf04      	itt	eq
 8008f28:	2205      	moveq	r2, #5
 8008f2a:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008f2e:	2b21      	cmp	r3, #33	; 0x21
 8008f30:	bf34      	ite	cc
 8008f32:	2304      	movcc	r3, #4
 8008f34:	2300      	movcs	r3, #0
 8008f36:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f7ff ff0d 	bl	8008d5a <dir_sdi.constprop.13>
	if (res != FR_OK) return res;
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d145      	bne.n	8008fd0 <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 8008f44:	69e1      	ldr	r1, [r4, #28]
 8008f46:	4648      	mov	r0, r9
 8008f48:	f7ff fbe1 	bl	800870e <move_window>
		if (res != FR_OK) break;
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	d13f      	bne.n	8008fd0 <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 8008f50:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008f52:	781a      	ldrb	r2, [r3, #0]
 8008f54:	2a00      	cmp	r2, #0
 8008f56:	d046      	beq.n	8008fe6 <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008f58:	7ada      	ldrb	r2, [r3, #11]
 8008f5a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8008f5e:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f60:	7ada      	ldrb	r2, [r3, #11]
 8008f62:	0711      	lsls	r1, r2, #28
 8008f64:	d40c      	bmi.n	8008f80 <follow_path+0xcc>
 8008f66:	f103 0e0b 	add.w	lr, r3, #11
 8008f6a:	4631      	mov	r1, r6
		r = *d++ - *s++;
 8008f6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f70:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8008f74:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8008f76:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8008f7a:	d027      	beq.n	8008fcc <follow_path+0x118>
 8008f7c:	2a00      	cmp	r2, #0
 8008f7e:	d0f5      	beq.n	8008f6c <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8008f80:	2100      	movs	r1, #0
 8008f82:	4620      	mov	r0, r4
 8008f84:	f7ff ff1c 	bl	8008dc0 <dir_next>
 8008f88:	e7da      	b.n	8008f40 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 8008f8a:	2380      	movs	r3, #128	; 0x80
 8008f8c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008f90:	4620      	mov	r0, r4
}
 8008f92:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 8008f96:	f7ff bee0 	b.w	8008d5a <dir_sdi.constprop.13>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008f9a:	2b5c      	cmp	r3, #92	; 0x5c
 8008f9c:	d0b1      	beq.n	8008f02 <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008f9e:	2b2e      	cmp	r3, #46	; 0x2e
 8008fa0:	d036      	beq.n	8009010 <follow_path+0x15c>
 8008fa2:	4290      	cmp	r0, r2
 8008fa4:	d90f      	bls.n	8008fc6 <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 8008fa6:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008faa:	bf18      	it	ne
 8008fac:	3b80      	subne	r3, #128	; 0x80
 8008fae:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8009038 <follow_path+0x184>
 8008fb2:	bf18      	it	ne
 8008fb4:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8008fb8:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8008fbc:	f1bc 0f00 	cmp.w	ip, #0
 8008fc0:	d02b      	beq.n	800901a <follow_path+0x166>
 8008fc2:	4563      	cmp	r3, ip
 8008fc4:	d1f8      	bne.n	8008fb8 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008fc6:	2006      	movs	r0, #6
	return res;
 8008fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	d1d7      	bne.n	8008f80 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8008fd0:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8008fd4:	b148      	cbz	r0, 8008fea <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008fd6:	2804      	cmp	r0, #4
 8008fd8:	d129      	bne.n	800902e <follow_path+0x17a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008fda:	f013 0f04 	tst.w	r3, #4
 8008fde:	bf08      	it	eq
 8008fe0:	2005      	moveq	r0, #5
 8008fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008fe6:	2004      	movs	r0, #4
 8008fe8:	e7f2      	b.n	8008fd0 <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008fea:	075a      	lsls	r2, r3, #29
 8008fec:	d41f      	bmi.n	800902e <follow_path+0x17a>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008fee:	79a3      	ldrb	r3, [r4, #6]
 8008ff0:	06db      	lsls	r3, r3, #27
 8008ff2:	d50a      	bpl.n	800900a <follow_path+0x156>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008ff4:	6963      	ldr	r3, [r4, #20]
 8008ff6:	7838      	ldrb	r0, [r7, #0]
 8008ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ffc:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8009000:	4419      	add	r1, r3
 8009002:	f7ff faf6 	bl	80085f2 <ld_clust.isra.1>
 8009006:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009008:	e767      	b.n	8008eda <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800900a:	2005      	movs	r0, #5
 800900c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009010:	280b      	cmp	r0, #11
 8009012:	d0d8      	beq.n	8008fc6 <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 8009014:	2208      	movs	r2, #8
 8009016:	200b      	movs	r0, #11
 8009018:	e76b      	b.n	8008ef2 <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800901a:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 800901e:	f1bc 0f19 	cmp.w	ip, #25
 8009022:	d801      	bhi.n	8009028 <follow_path+0x174>
 8009024:	3b20      	subs	r3, #32
 8009026:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8009028:	54b3      	strb	r3, [r6, r2]
 800902a:	3201      	adds	r2, #1
 800902c:	e761      	b.n	8008ef2 <follow_path+0x3e>
}
 800902e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009032:	bf00      	nop
 8009034:	0800fcb3 	.word	0x0800fcb3
 8009038:	0800fd32 	.word	0x0800fd32

0800903c <dir_register>:
{
 800903c:	b570      	push	{r4, r5, r6, lr}
 800903e:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8009040:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8009042:	f7ff fe8a 	bl	8008d5a <dir_sdi.constprop.13>
	if (res == FR_OK) {
 8009046:	4604      	mov	r4, r0
 8009048:	bb28      	cbnz	r0, 8009096 <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 800904a:	69e9      	ldr	r1, [r5, #28]
 800904c:	4630      	mov	r0, r6
 800904e:	f7ff fb5e 	bl	800870e <move_window>
			if (res != FR_OK) break;
 8009052:	4604      	mov	r4, r0
 8009054:	b9f8      	cbnz	r0, 8009096 <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009056:	6a2b      	ldr	r3, [r5, #32]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2be5      	cmp	r3, #229	; 0xe5
 800905c:	d114      	bne.n	8009088 <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 800905e:	69e9      	ldr	r1, [r5, #28]
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff fb54 	bl	800870e <move_window>
		if (res == FR_OK) {
 8009066:	4604      	mov	r4, r0
 8009068:	b960      	cbnz	r0, 8009084 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800906a:	4601      	mov	r1, r0
 800906c:	2220      	movs	r2, #32
 800906e:	6a28      	ldr	r0, [r5, #32]
 8009070:	f7ff f9fa 	bl	8008468 <mem_set>
 8009074:	220b      	movs	r2, #11
 8009076:	f105 0124 	add.w	r1, r5, #36	; 0x24
 800907a:	6a28      	ldr	r0, [r5, #32]
 800907c:	f7ff fab0 	bl	80085e0 <mem_cpy.part.0>
			fs->wflag = 1;
 8009080:	2301      	movs	r3, #1
 8009082:	70f3      	strb	r3, [r6, #3]
}
 8009084:	4620      	mov	r0, r4
 8009086:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009088:	2b00      	cmp	r3, #0
 800908a:	d0e8      	beq.n	800905e <dir_register+0x22>
			res = dir_next(dp, 1);
 800908c:	2101      	movs	r1, #1
 800908e:	4628      	mov	r0, r5
 8009090:	f7ff fe96 	bl	8008dc0 <dir_next>
 8009094:	e7d7      	b.n	8009046 <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009096:	2c04      	cmp	r4, #4
 8009098:	bf08      	it	eq
 800909a:	2407      	moveq	r4, #7
 800909c:	e7f2      	b.n	8009084 <dir_register+0x48>

0800909e <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800909e:	b570      	push	{r4, r5, r6, lr}
 80090a0:	460e      	mov	r6, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80090a2:	4605      	mov	r5, r0
 80090a4:	b918      	cbnz	r0, 80090ae <validate+0x10>
		*fs = 0;
 80090a6:	2300      	movs	r3, #0
 80090a8:	6033      	str	r3, [r6, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 80090aa:	2009      	movs	r0, #9
 80090ac:	bd70      	pop	{r4, r5, r6, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80090ae:	6803      	ldr	r3, [r0, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d0f8      	beq.n	80090a6 <validate+0x8>
 80090b4:	781a      	ldrb	r2, [r3, #0]
 80090b6:	2a00      	cmp	r2, #0
 80090b8:	d0f5      	beq.n	80090a6 <validate+0x8>
 80090ba:	88d9      	ldrh	r1, [r3, #6]
 80090bc:	8882      	ldrh	r2, [r0, #4]
 80090be:	4291      	cmp	r1, r2
 80090c0:	d1f1      	bne.n	80090a6 <validate+0x8>
 80090c2:	7858      	ldrb	r0, [r3, #1]
 80090c4:	f7ff f97a 	bl	80083bc <disk_status>
 80090c8:	f010 0401 	ands.w	r4, r0, #1
 80090cc:	d1eb      	bne.n	80090a6 <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	6033      	str	r3, [r6, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
 80090d2:	682b      	ldr	r3, [r5, #0]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80090d4:	b12b      	cbz	r3, 80090e2 <validate+0x44>
 80090d6:	68d8      	ldr	r0, [r3, #12]
 80090d8:	f000 fc0d 	bl	80098f6 <ff_req_grant>
 80090dc:	b108      	cbz	r0, 80090e2 <validate+0x44>
		res = FR_OK;			/* Valid object */
 80090de:	4620      	mov	r0, r4
 80090e0:	bd70      	pop	{r4, r5, r6, pc}
		ENTER_FF(obj->fs);		/* Lock file system */
 80090e2:	200f      	movs	r0, #15
	}
	return res;
}
 80090e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080090e8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80090e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ea:	b085      	sub	sp, #20
 80090ec:	4616      	mov	r6, r2
 80090ee:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80090f0:	a804      	add	r0, sp, #16
{
 80090f2:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 80090f4:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80090f8:	f7ff fa5a 	bl	80085b0 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80090fc:	1e07      	subs	r7, r0, #0
 80090fe:	db35      	blt.n	800916c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009100:	4d1c      	ldr	r5, [pc, #112]	; (8009174 <f_mount+0x8c>)
 8009102:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]

	if (cfs) {
 8009106:	b1a4      	cbz	r4, 8009132 <f_mount+0x4a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009108:	4b1b      	ldr	r3, [pc, #108]	; (8009178 <f_mount+0x90>)
#if _FS_LOCK != 0
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800910a:	68e0      	ldr	r0, [r4, #12]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	4294      	cmp	r4, r2
 8009110:	bf04      	itt	eq
 8009112:	2200      	moveq	r2, #0
 8009114:	601a      	streq	r2, [r3, #0]
 8009116:	691a      	ldr	r2, [r3, #16]
 8009118:	4294      	cmp	r4, r2
 800911a:	bf04      	itt	eq
 800911c:	2200      	moveq	r2, #0
 800911e:	611a      	streq	r2, [r3, #16]
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8009120:	f000 fbe4 	bl	80098ec <ff_del_syncobj>
 8009124:	b918      	cbnz	r0, 800912e <f_mount+0x46>
 8009126:	2402      	movs	r4, #2

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8009128:	4620      	mov	r0, r4
 800912a:	b005      	add	sp, #20
 800912c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		cfs->fs_type = 0;				/* Clear old fs object */
 800912e:	2300      	movs	r3, #0
 8009130:	7023      	strb	r3, [r4, #0]
	if (fs) {
 8009132:	9901      	ldr	r1, [sp, #4]
 8009134:	b989      	cbnz	r1, 800915a <f_mount+0x72>
	FatFs[vol] = fs;					/* Register new fs object */
 8009136:	9c01      	ldr	r4, [sp, #4]
 8009138:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800913c:	2c00      	cmp	r4, #0
 800913e:	d0f3      	beq.n	8009128 <f_mount+0x40>
 8009140:	2e01      	cmp	r6, #1
 8009142:	d115      	bne.n	8009170 <f_mount+0x88>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009144:	a901      	add	r1, sp, #4
 8009146:	2200      	movs	r2, #0
 8009148:	4668      	mov	r0, sp
 800914a:	f7ff fb3b 	bl	80087c4 <find_volume>
 800914e:	4604      	mov	r4, r0
	LEAVE_FF(fs, res);
 8009150:	4601      	mov	r1, r0
 8009152:	9801      	ldr	r0, [sp, #4]
 8009154:	f7ff fdf6 	bl	8008d44 <unlock_fs>
 8009158:	e7e6      	b.n	8009128 <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 800915a:	2300      	movs	r3, #0
 800915c:	f801 3b0c 	strb.w	r3, [r1], #12
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8009160:	b2f8      	uxtb	r0, r7
 8009162:	f000 fbb4 	bl	80098ce <ff_cre_syncobj>
 8009166:	2800      	cmp	r0, #0
 8009168:	d0dd      	beq.n	8009126 <f_mount+0x3e>
 800916a:	e7e4      	b.n	8009136 <f_mount+0x4e>
	if (vol < 0) return FR_INVALID_DRIVE;
 800916c:	240b      	movs	r4, #11
 800916e:	e7db      	b.n	8009128 <f_mount+0x40>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009170:	2400      	movs	r4, #0
 8009172:	e7d9      	b.n	8009128 <f_mount+0x40>
 8009174:	20000764 	.word	0x20000764
 8009178:	20000768 	.word	0x20000768

0800917c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800917c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009180:	b090      	sub	sp, #64	; 0x40
 8009182:	4690      	mov	r8, r2
 8009184:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009186:	4604      	mov	r4, r0
 8009188:	2800      	cmp	r0, #0
 800918a:	f000 80d2 	beq.w	8009332 <f_open+0x1b6>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800918e:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8009192:	462a      	mov	r2, r5
 8009194:	a903      	add	r1, sp, #12
 8009196:	a801      	add	r0, sp, #4
 8009198:	f7ff fb14 	bl	80087c4 <find_volume>
	if (res == FR_OK) {
 800919c:	4607      	mov	r7, r0
 800919e:	bb38      	cbnz	r0, 80091f0 <f_open+0x74>
		dj.obj.fs = fs;
 80091a0:	ae10      	add	r6, sp, #64	; 0x40
 80091a2:	9b03      	ldr	r3, [sp, #12]
 80091a4:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80091a8:	9901      	ldr	r1, [sp, #4]
 80091aa:	4630      	mov	r0, r6
 80091ac:	f7ff fe82 	bl	8008eb4 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80091b0:	b958      	cbnz	r0, 80091ca <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80091b2:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	db1e      	blt.n	80091f8 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80091ba:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 80091be:	bf14      	ite	ne
 80091c0:	2101      	movne	r1, #1
 80091c2:	2100      	moveq	r1, #0
 80091c4:	4630      	mov	r0, r6
 80091c6:	f7ff f955 	bl	8008474 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80091ca:	f018 0f1c 	tst.w	r8, #28
 80091ce:	d073      	beq.n	80092b8 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 80091d0:	b1a0      	cbz	r0, 80091fc <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80091d2:	2804      	cmp	r0, #4
 80091d4:	d109      	bne.n	80091ea <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80091d6:	4b73      	ldr	r3, [pc, #460]	; (80093a4 <f_open+0x228>)
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	2a00      	cmp	r2, #0
 80091dc:	f000 80de 	beq.w	800939c <f_open+0x220>
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 80da 	beq.w	800939c <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80091e8:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80091ea:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80091ee:	b170      	cbz	r0, 800920e <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80091f0:	2300      	movs	r3, #0
 80091f2:	6023      	str	r3, [r4, #0]
 80091f4:	4607      	mov	r7, r0
 80091f6:	e092      	b.n	800931e <f_open+0x1a2>
				res = FR_INVALID_NAME;
 80091f8:	2006      	movs	r0, #6
 80091fa:	e7e6      	b.n	80091ca <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80091fc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009200:	f013 0f11 	tst.w	r3, #17
 8009204:	d163      	bne.n	80092ce <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009206:	f018 0f04 	tst.w	r8, #4
 800920a:	f040 80c1 	bne.w	8009390 <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800920e:	0728      	lsls	r0, r5, #28
 8009210:	d53c      	bpl.n	800928c <f_open+0x110>
				dw = GET_FATTIME();
 8009212:	f7ff f917 	bl	8008444 <get_fattime>
 8009216:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009218:	4601      	mov	r1, r0
 800921a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800921c:	300e      	adds	r0, #14
 800921e:	f7ff f91b 	bl	8008458 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009222:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009224:	4611      	mov	r1, r2
 8009226:	3016      	adds	r0, #22
 8009228:	f7ff f916 	bl	8008458 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800922c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800922e:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009232:	2220      	movs	r2, #32
 8009234:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009236:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800923a:	f899 0000 	ldrb.w	r0, [r9]
 800923e:	4651      	mov	r1, sl
 8009240:	f7ff f9d7 	bl	80085f2 <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009244:	2200      	movs	r2, #0
 8009246:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009248:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800924a:	4648      	mov	r0, r9
 800924c:	f7ff f9df 	bl	800860e <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8009252:	2200      	movs	r2, #0
 8009254:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8009256:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8009258:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 800925a:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 800925c:	9b03      	ldr	r3, [sp, #12]
 800925e:	2101      	movs	r1, #1
 8009260:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8009262:	f1b8 0f00 	cmp.w	r8, #0
 8009266:	d011      	beq.n	800928c <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8009268:	4641      	mov	r1, r8
 800926a:	4630      	mov	r0, r6
						dw = fs->winsect;
 800926c:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8009270:	f7ff fd32 	bl	8008cd8 <remove_chain>
						if (res == FR_OK) {
 8009274:	2800      	cmp	r0, #0
 8009276:	d1bb      	bne.n	80091f0 <f_open+0x74>
							res = move_window(fs, dw);
 8009278:	4649      	mov	r1, r9
 800927a:	9803      	ldr	r0, [sp, #12]
 800927c:	f7ff fa47 	bl	800870e <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009280:	9a03      	ldr	r2, [sp, #12]
 8009282:	f108 33ff 	add.w	r3, r8, #4294967295
 8009286:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8009288:	2800      	cmp	r0, #0
 800928a:	d1b1      	bne.n	80091f0 <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800928c:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800928e:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009292:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8009294:	bf48      	it	mi
 8009296:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800929a:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 800929e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a0:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80092a2:	bf14      	ite	ne
 80092a4:	2101      	movne	r1, #1
 80092a6:	2100      	moveq	r1, #0
 80092a8:	4630      	mov	r0, r6
 80092aa:	f7ff f911 	bl	80084d0 <inc_lock>
 80092ae:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80092b0:	2800      	cmp	r0, #0
 80092b2:	d140      	bne.n	8009336 <f_open+0x1ba>
 80092b4:	2002      	movs	r0, #2
 80092b6:	e79b      	b.n	80091f0 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d199      	bne.n	80091f0 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80092bc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80092c0:	06da      	lsls	r2, r3, #27
 80092c2:	d467      	bmi.n	8009394 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80092c4:	f018 0f02 	tst.w	r8, #2
 80092c8:	d0e0      	beq.n	800928c <f_open+0x110>
 80092ca:	07db      	lsls	r3, r3, #31
 80092cc:	d5de      	bpl.n	800928c <f_open+0x110>
					res = FR_DENIED;
 80092ce:	2007      	movs	r0, #7
 80092d0:	e78e      	b.n	80091f0 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 80092d2:	6820      	ldr	r0, [r4, #0]
 80092d4:	f7ff fc4e 	bl	8008b74 <get_fat.isra.9>
					if (clst <= 1) res = FR_INT_ERR;
 80092d8:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 80092da:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 80092dc:	d927      	bls.n	800932e <f_open+0x1b2>
 80092de:	1c42      	adds	r2, r0, #1
 80092e0:	4250      	negs	r0, r2
 80092e2:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80092e4:	eba5 0508 	sub.w	r5, r5, r8
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d04d      	beq.n	8009388 <f_open+0x20c>
				fp->clust = clst;
 80092ec:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80092ee:	2800      	cmp	r0, #0
 80092f0:	f47f af7e 	bne.w	80091f0 <f_open+0x74>
 80092f4:	f3c5 0308 	ubfx	r3, r5, #0, #9
 80092f8:	b18b      	cbz	r3, 800931e <f_open+0x1a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80092fa:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80092fe:	4640      	mov	r0, r8
 8009300:	f7ff f93a 	bl	8008578 <clust2sect>
 8009304:	2800      	cmp	r0, #0
 8009306:	d0d5      	beq.n	80092b4 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009308:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 800930c:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800930e:	2301      	movs	r3, #1
 8009310:	4631      	mov	r1, r6
 8009312:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009316:	f7ff f86b 	bl	80083f0 <disk_read>
 800931a:	2800      	cmp	r0, #0
 800931c:	d13c      	bne.n	8009398 <f_open+0x21c>

	LEAVE_FF(fs, res);
 800931e:	4639      	mov	r1, r7
 8009320:	9803      	ldr	r0, [sp, #12]
 8009322:	f7ff fd0f 	bl	8008d44 <unlock_fs>
}
 8009326:	4638      	mov	r0, r7
 8009328:	b010      	add	sp, #64	; 0x40
 800932a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 800932e:	2002      	movs	r0, #2
 8009330:	e7d8      	b.n	80092e4 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8009332:	2709      	movs	r7, #9
 8009334:	e7f7      	b.n	8009326 <f_open+0x1aa>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009336:	9e03      	ldr	r6, [sp, #12]
 8009338:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800933c:	7830      	ldrb	r0, [r6, #0]
 800933e:	4641      	mov	r1, r8
 8009340:	f7ff f957 	bl	80085f2 <ld_clust.isra.1>
 8009344:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009346:	f108 001c 	add.w	r0, r8, #28
 800934a:	f7ff f87d 	bl	8008448 <ld_dword>
			fp->obj.id = fs->id;
 800934e:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009350:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009352:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009354:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009358:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 800935a:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 800935c:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 800935e:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8009360:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009362:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009364:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009366:	f44f 7200 	mov.w	r2, #512	; 0x200
 800936a:	4630      	mov	r0, r6
 800936c:	f7ff f87c 	bl	8008468 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009370:	06ab      	lsls	r3, r5, #26
 8009372:	d5d4      	bpl.n	800931e <f_open+0x1a2>
 8009374:	68e5      	ldr	r5, [r4, #12]
 8009376:	2d00      	cmp	r5, #0
 8009378:	d0d1      	beq.n	800931e <f_open+0x1a2>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800937a:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800937c:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800937e:	f8b3 800a 	ldrh.w	r8, [r3, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009382:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009384:	ea4f 2848 	mov.w	r8, r8, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009388:	45a8      	cmp	r8, r5
 800938a:	d3a2      	bcc.n	80092d2 <f_open+0x156>
 800938c:	2000      	movs	r0, #0
 800938e:	e7ad      	b.n	80092ec <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009390:	2008      	movs	r0, #8
 8009392:	e72d      	b.n	80091f0 <f_open+0x74>
					res = FR_NO_FILE;
 8009394:	2004      	movs	r0, #4
 8009396:	e72b      	b.n	80091f0 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009398:	2001      	movs	r0, #1
 800939a:	e729      	b.n	80091f0 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800939c:	4630      	mov	r0, r6
 800939e:	f7ff fe4d 	bl	800903c <dir_register>
 80093a2:	e722      	b.n	80091ea <f_open+0x6e>
 80093a4:	20000768 	.word	0x20000768

080093a8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	469b      	mov	fp, r3
 80093ae:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80093b0:	2300      	movs	r3, #0
{
 80093b2:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 80093b4:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80093b8:	a903      	add	r1, sp, #12
{
 80093ba:	4604      	mov	r4, r0
 80093bc:	4617      	mov	r7, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80093be:	f7ff fe6e 	bl	800909e <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80093c2:	4605      	mov	r5, r0
 80093c4:	b908      	cbnz	r0, 80093ca <f_write+0x22>
 80093c6:	7d65      	ldrb	r5, [r4, #21]
 80093c8:	b10d      	cbz	r5, 80093ce <f_write+0x26>
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
				fp->fptr < fp->obj.objsize &&
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
					ABORT(fs, FR_DISK_ERR);
 80093ca:	4629      	mov	r1, r5
 80093cc:	e033      	b.n	8009436 <f_write+0x8e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80093ce:	7d23      	ldrb	r3, [r4, #20]
 80093d0:	079a      	lsls	r2, r3, #30
 80093d2:	d408      	bmi.n	80093e6 <f_write+0x3e>
 80093d4:	2107      	movs	r1, #7
 80093d6:	9803      	ldr	r0, [sp, #12]
 80093d8:	f7ff fcb4 	bl	8008d44 <unlock_fs>
 80093dc:	2507      	movs	r5, #7
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 80093de:	4628      	mov	r0, r5
 80093e0:	b005      	add	sp, #20
 80093e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80093e6:	69a3      	ldr	r3, [r4, #24]
 80093e8:	42fb      	cmn	r3, r7
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80093ea:	bf28      	it	cs
 80093ec:	43df      	mvncs	r7, r3
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80093ee:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80093f2:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 80093f4:	b1d7      	cbz	r7, 800942c <f_write+0x84>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80093f6:	69a1      	ldr	r1, [r4, #24]
 80093f8:	f3c1 0308 	ubfx	r3, r1, #0, #9
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f040 8093 	bne.w	8009528 <f_write+0x180>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009402:	9b03      	ldr	r3, [sp, #12]
 8009404:	895b      	ldrh	r3, [r3, #10]
 8009406:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 8009408:	ea13 2351 	ands.w	r3, r3, r1, lsr #9
 800940c:	9301      	str	r3, [sp, #4]
 800940e:	d125      	bne.n	800945c <f_write+0xb4>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009410:	b931      	cbnz	r1, 8009420 <f_write+0x78>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009412:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8009414:	b9a8      	cbnz	r0, 8009442 <f_write+0x9a>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009416:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009418:	4620      	mov	r0, r4
 800941a:	f7ff fc05 	bl	8008c28 <create_chain>
 800941e:	e004      	b.n	800942a <f_write+0x82>
					if (fp->cltbl) {
 8009420:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009422:	b163      	cbz	r3, 800943e <f_write+0x96>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009424:	4620      	mov	r0, r4
 8009426:	f7ff f8b2 	bl	800858e <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800942a:	b950      	cbnz	r0, 8009442 <f_write+0x9a>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800942c:	7d23      	ldrb	r3, [r4, #20]
 800942e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009432:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 8009434:	2100      	movs	r1, #0
 8009436:	9803      	ldr	r0, [sp, #12]
 8009438:	f7ff fc84 	bl	8008d44 <unlock_fs>
 800943c:	e7cf      	b.n	80093de <f_write+0x36>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800943e:	69e1      	ldr	r1, [r4, #28]
 8009440:	e7ea      	b.n	8009418 <f_write+0x70>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009442:	2801      	cmp	r0, #1
 8009444:	d102      	bne.n	800944c <f_write+0xa4>
 8009446:	2502      	movs	r5, #2
					ABORT(fs, FR_DISK_ERR);
 8009448:	7565      	strb	r5, [r4, #21]
 800944a:	e7be      	b.n	80093ca <f_write+0x22>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800944c:	1c43      	adds	r3, r0, #1
 800944e:	d101      	bne.n	8009454 <f_write+0xac>
					ABORT(fs, FR_DISK_ERR);
 8009450:	2501      	movs	r5, #1
 8009452:	e7f9      	b.n	8009448 <f_write+0xa0>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009454:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8009456:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009458:	b903      	cbnz	r3, 800945c <f_write+0xb4>
 800945a:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800945c:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009460:	2b00      	cmp	r3, #0
 8009462:	da0c      	bge.n	800947e <f_write+0xd6>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009464:	9803      	ldr	r0, [sp, #12]
 8009466:	6a22      	ldr	r2, [r4, #32]
 8009468:	9900      	ldr	r1, [sp, #0]
 800946a:	7840      	ldrb	r0, [r0, #1]
 800946c:	2301      	movs	r3, #1
 800946e:	f7fe ffcd 	bl	800840c <disk_write>
 8009472:	2800      	cmp	r0, #0
 8009474:	d1ec      	bne.n	8009450 <f_write+0xa8>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009476:	7d23      	ldrb	r3, [r4, #20]
 8009478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800947c:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800947e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8009482:	69e1      	ldr	r1, [r4, #28]
 8009484:	4650      	mov	r0, sl
 8009486:	f7ff f877 	bl	8008578 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800948a:	b920      	cbnz	r0, 8009496 <f_write+0xee>
 800948c:	2502      	movs	r5, #2
 800948e:	7565      	strb	r5, [r4, #21]
 8009490:	4629      	mov	r1, r5
 8009492:	4650      	mov	r0, sl
 8009494:	e7d0      	b.n	8009438 <f_write+0x90>
			sect += csect;
 8009496:	9b01      	ldr	r3, [sp, #4]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009498:	0a7e      	lsrs	r6, r7, #9
			sect += csect;
 800949a:	eb03 0800 	add.w	r8, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 800949e:	d031      	beq.n	8009504 <f_write+0x15c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80094a0:	9a01      	ldr	r2, [sp, #4]
 80094a2:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80094a6:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80094aa:	4432      	add	r2, r6
 80094ac:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80094ae:	bf84      	itt	hi
 80094b0:	9a01      	ldrhi	r2, [sp, #4]
 80094b2:	1a9e      	subhi	r6, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80094b4:	4633      	mov	r3, r6
 80094b6:	4642      	mov	r2, r8
 80094b8:	4649      	mov	r1, r9
 80094ba:	f7fe ffa7 	bl	800840c <disk_write>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d1c6      	bne.n	8009450 <f_write+0xa8>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80094c2:	6a21      	ldr	r1, [r4, #32]
 80094c4:	eba1 0108 	sub.w	r1, r1, r8
 80094c8:	428e      	cmp	r6, r1
 80094ca:	d90a      	bls.n	80094e2 <f_write+0x13a>
 80094cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094d0:	eb09 2141 	add.w	r1, r9, r1, lsl #9
 80094d4:	9800      	ldr	r0, [sp, #0]
 80094d6:	f7ff f883 	bl	80085e0 <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 80094da:	7d23      	ldrb	r3, [r4, #20]
 80094dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094e0:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80094e2:	0276      	lsls	r6, r6, #9
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80094e4:	69a3      	ldr	r3, [r4, #24]
 80094e6:	68e2      	ldr	r2, [r4, #12]
 80094e8:	4433      	add	r3, r6
 80094ea:	61a3      	str	r3, [r4, #24]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	bf2c      	ite	cs
 80094f0:	60e2      	strcs	r2, [r4, #12]
 80094f2:	60e3      	strcc	r3, [r4, #12]
 80094f4:	f8db 3000 	ldr.w	r3, [fp]
 80094f8:	4433      	add	r3, r6
 80094fa:	44b1      	add	r9, r6
 80094fc:	f8cb 3000 	str.w	r3, [fp]
 8009500:	1bbf      	subs	r7, r7, r6
 8009502:	e777      	b.n	80093f4 <f_write+0x4c>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009504:	6a23      	ldr	r3, [r4, #32]
 8009506:	4598      	cmp	r8, r3
 8009508:	d00c      	beq.n	8009524 <f_write+0x17c>
 800950a:	69a2      	ldr	r2, [r4, #24]
 800950c:	68e3      	ldr	r3, [r4, #12]
 800950e:	429a      	cmp	r2, r3
 8009510:	d208      	bcs.n	8009524 <f_write+0x17c>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009512:	2301      	movs	r3, #1
 8009514:	4642      	mov	r2, r8
 8009516:	9900      	ldr	r1, [sp, #0]
 8009518:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800951c:	f7fe ff68 	bl	80083f0 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8009520:	2800      	cmp	r0, #0
 8009522:	d195      	bne.n	8009450 <f_write+0xa8>
			fp->sect = sect;
 8009524:	f8c4 8020 	str.w	r8, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009528:	69a0      	ldr	r0, [r4, #24]
 800952a:	9b00      	ldr	r3, [sp, #0]
 800952c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8009530:	f5c0 7600 	rsb	r6, r0, #512	; 0x200
 8009534:	42be      	cmp	r6, r7
 8009536:	bf28      	it	cs
 8009538:	463e      	movcs	r6, r7
 800953a:	4418      	add	r0, r3
 800953c:	4632      	mov	r2, r6
 800953e:	4649      	mov	r1, r9
 8009540:	f7ff f84e 	bl	80085e0 <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 8009544:	7d23      	ldrb	r3, [r4, #20]
 8009546:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800954a:	7523      	strb	r3, [r4, #20]
 800954c:	e7ca      	b.n	80094e4 <f_write+0x13c>

0800954e <putc_bfd>:
{
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800954e:	290a      	cmp	r1, #10
{
 8009550:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009552:	4604      	mov	r4, r0
 8009554:	460e      	mov	r6, r1
	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009556:	d102      	bne.n	800955e <putc_bfd+0x10>
		putc_bfd(pb, '\r');
 8009558:	210d      	movs	r1, #13
 800955a:	f7ff fff8 	bl	800954e <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800955e:	6863      	ldr	r3, [r4, #4]
	if (i < 0) return;
 8009560:	2b00      	cmp	r3, #0
 8009562:	db14      	blt.n	800958e <putc_bfd+0x40>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009564:	1c5d      	adds	r5, r3, #1
 8009566:	4423      	add	r3, r4
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009568:	2d3c      	cmp	r5, #60	; 0x3c
	pb->buf[i++] = (BYTE)c;
 800956a:	731e      	strb	r6, [r3, #12]
	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800956c:	dd0b      	ble.n	8009586 <putc_bfd+0x38>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800956e:	ab01      	add	r3, sp, #4
 8009570:	462a      	mov	r2, r5
 8009572:	f104 010c 	add.w	r1, r4, #12
 8009576:	6820      	ldr	r0, [r4, #0]
 8009578:	f7ff ff16 	bl	80093a8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800957c:	9b01      	ldr	r3, [sp, #4]
 800957e:	1b5d      	subs	r5, r3, r5
 8009580:	bf18      	it	ne
 8009582:	f04f 35ff 	movne.w	r5, #4294967295
	}
	pb->idx = i;
	pb->nchr++;
 8009586:	68a3      	ldr	r3, [r4, #8]
	pb->idx = i;
 8009588:	6065      	str	r5, [r4, #4]
	pb->nchr++;
 800958a:	3301      	adds	r3, #1
 800958c:	60a3      	str	r3, [r4, #8]
}
 800958e:	b002      	add	sp, #8
 8009590:	bd70      	pop	{r4, r5, r6, pc}

08009592 <putc_flush>:
	putbuff* pb
)
{
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8009592:	6842      	ldr	r2, [r0, #4]
 8009594:	2a00      	cmp	r2, #0
{
 8009596:	b513      	push	{r0, r1, r4, lr}
 8009598:	4604      	mov	r4, r0
	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800959a:	da03      	bge.n	80095a4 <putc_flush+0x12>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
		&& (UINT)pb->idx == nw) return pb->nchr;
	return EOF;
 800959c:	f04f 30ff 	mov.w	r0, #4294967295
}
 80095a0:	b002      	add	sp, #8
 80095a2:	bd10      	pop	{r4, pc}
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80095a4:	f100 010c 	add.w	r1, r0, #12
 80095a8:	ab01      	add	r3, sp, #4
 80095aa:	6800      	ldr	r0, [r0, #0]
 80095ac:	f7ff fefc 	bl	80093a8 <f_write>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	d1f3      	bne.n	800959c <putc_flush+0xa>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80095b4:	6862      	ldr	r2, [r4, #4]
 80095b6:	9b01      	ldr	r3, [sp, #4]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d1ef      	bne.n	800959c <putc_flush+0xa>
 80095bc:	68a0      	ldr	r0, [r4, #8]
 80095be:	e7ef      	b.n	80095a0 <putc_flush+0xe>

080095c0 <f_sync>:
{
 80095c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80095c2:	a901      	add	r1, sp, #4
{
 80095c4:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80095c6:	f7ff fd6a 	bl	800909e <validate>
	if (res == FR_OK) {
 80095ca:	4605      	mov	r5, r0
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d142      	bne.n	8009656 <f_sync+0x96>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80095d0:	7d23      	ldrb	r3, [r4, #20]
 80095d2:	065a      	lsls	r2, r3, #25
 80095d4:	d53f      	bpl.n	8009656 <f_sync+0x96>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80095d6:	061b      	lsls	r3, r3, #24
 80095d8:	d514      	bpl.n	8009604 <f_sync+0x44>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80095da:	9801      	ldr	r0, [sp, #4]
 80095dc:	6a22      	ldr	r2, [r4, #32]
 80095de:	7840      	ldrb	r0, [r0, #1]
 80095e0:	2301      	movs	r3, #1
 80095e2:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80095e6:	f7fe ff11 	bl	800840c <disk_write>
 80095ea:	b138      	cbz	r0, 80095fc <f_sync+0x3c>
 80095ec:	2101      	movs	r1, #1
 80095ee:	9801      	ldr	r0, [sp, #4]
 80095f0:	f7ff fba8 	bl	8008d44 <unlock_fs>
 80095f4:	2501      	movs	r5, #1
}
 80095f6:	4628      	mov	r0, r5
 80095f8:	b003      	add	sp, #12
 80095fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
				fp->flag &= (BYTE)~FA_DIRTY;
 80095fc:	7d23      	ldrb	r3, [r4, #20]
 80095fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009602:	7523      	strb	r3, [r4, #20]
			tm = GET_FATTIME();				/* Modified time */
 8009604:	f7fe ff1e 	bl	8008444 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 8009608:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 800960a:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 800960c:	9801      	ldr	r0, [sp, #4]
 800960e:	f7ff f87e 	bl	800870e <move_window>
				if (res == FR_OK) {
 8009612:	4605      	mov	r5, r0
 8009614:	b9f8      	cbnz	r0, 8009656 <f_sync+0x96>
					dir = fp->dir_ptr;
 8009616:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009618:	7af3      	ldrb	r3, [r6, #11]
 800961a:	f043 0320 	orr.w	r3, r3, #32
 800961e:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009620:	68a2      	ldr	r2, [r4, #8]
 8009622:	6820      	ldr	r0, [r4, #0]
 8009624:	4631      	mov	r1, r6
 8009626:	f7fe fff2 	bl	800860e <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800962a:	68e1      	ldr	r1, [r4, #12]
 800962c:	f106 001c 	add.w	r0, r6, #28
 8009630:	f7fe ff12 	bl	8008458 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009634:	4639      	mov	r1, r7
 8009636:	f106 0016 	add.w	r0, r6, #22
 800963a:	f7fe ff0d 	bl	8008458 <st_dword>
					fs->wflag = 1;
 800963e:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 8009640:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 8009642:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 8009644:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8009646:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009648:	f7ff f816 	bl	8008678 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800964c:	7d23      	ldrb	r3, [r4, #20]
 800964e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 8009652:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009654:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, res);
 8009656:	4629      	mov	r1, r5
 8009658:	9801      	ldr	r0, [sp, #4]
 800965a:	f7ff fb73 	bl	8008d44 <unlock_fs>
 800965e:	e7ca      	b.n	80095f6 <f_sync+0x36>

08009660 <f_close>:
{
 8009660:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009662:	4605      	mov	r5, r0
	res = f_sync(fp);					/* Flush cached data */
 8009664:	f7ff ffac 	bl	80095c0 <f_sync>
	if (res == FR_OK)
 8009668:	4604      	mov	r4, r0
 800966a:	b978      	cbnz	r0, 800968c <f_close+0x2c>
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800966c:	a901      	add	r1, sp, #4
 800966e:	4628      	mov	r0, r5
 8009670:	f7ff fd15 	bl	800909e <validate>
		if (res == FR_OK) {
 8009674:	4604      	mov	r4, r0
 8009676:	b948      	cbnz	r0, 800968c <f_close+0x2c>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009678:	6928      	ldr	r0, [r5, #16]
 800967a:	f7fe ff65 	bl	8008548 <dec_lock>
			if (res == FR_OK)
 800967e:	4604      	mov	r4, r0
 8009680:	b900      	cbnz	r0, 8009684 <f_close+0x24>
				fp->obj.fs = 0;			/* Invalidate file object */
 8009682:	6028      	str	r0, [r5, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8009684:	2100      	movs	r1, #0
 8009686:	9801      	ldr	r0, [sp, #4]
 8009688:	f7ff fb5c 	bl	8008d44 <unlock_fs>
}
 800968c:	4620      	mov	r0, r4
 800968e:	b003      	add	sp, #12
 8009690:	bd30      	pop	{r4, r5, pc}

08009692 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8009692:	b40e      	push	{r1, r2, r3}
 8009694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	b09d      	sub	sp, #116	; 0x74
 800969a:	aa25      	add	r2, sp, #148	; 0x94
	pb->nchr = pb->idx = 0;
 800969c:	2100      	movs	r1, #0
{
 800969e:	f852 3b04 	ldr.w	r3, [r2], #4
	pb->fp = fp;
 80096a2:	9009      	str	r0, [sp, #36]	; 0x24
	pb->nchr = pb->idx = 0;
 80096a4:	910a      	str	r1, [sp, #40]	; 0x28
 80096a6:	910b      	str	r1, [sp, #44]	; 0x2c
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);

	va_start(arp, fmt);
 80096a8:	9200      	str	r2, [sp, #0]
		}
		i = 0;
		do {
			d = (TCHAR)(v % r); v /= r;
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
			str[i++] = d + '0';
 80096aa:	ae01      	add	r6, sp, #4
		c = *fmt++;
 80096ac:	7819      	ldrb	r1, [r3, #0]
		if (c == 0) break;			/* End of string */
 80096ae:	2900      	cmp	r1, #0
 80096b0:	f000 80e0 	beq.w	8009874 <f_printf+0x1e2>
		if (c != '%') {				/* Non escape character */
 80096b4:	2925      	cmp	r1, #37	; 0x25
 80096b6:	d004      	beq.n	80096c2 <f_printf+0x30>
		c = *fmt++;
 80096b8:	1c5d      	adds	r5, r3, #1
			putc_bfd(&pb, c); continue;
 80096ba:	a809      	add	r0, sp, #36	; 0x24
 80096bc:	f7ff ff47 	bl	800954e <putc_bfd>
 80096c0:	e05d      	b.n	800977e <f_printf+0xec>
		c = *fmt++;
 80096c2:	7859      	ldrb	r1, [r3, #1]
		if (c == '0') {				/* Flag: '0' padding */
 80096c4:	2930      	cmp	r1, #48	; 0x30
 80096c6:	d129      	bne.n	800971c <f_printf+0x8a>
			f = 1; c = *fmt++;
 80096c8:	7899      	ldrb	r1, [r3, #2]
 80096ca:	1cdd      	adds	r5, r3, #3
 80096cc:	2201      	movs	r2, #1
 80096ce:	2700      	movs	r7, #0
			w = w * 10 + c - '0';
 80096d0:	200a      	movs	r0, #10
		while (IsDigit(c)) {		/* Precision */
 80096d2:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80096d6:	2b09      	cmp	r3, #9
 80096d8:	d929      	bls.n	800972e <f_printf+0x9c>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80096da:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 80096de:	2b4c      	cmp	r3, #76	; 0x4c
			f |= 4; c = *fmt++;
 80096e0:	bf02      	ittt	eq
 80096e2:	7829      	ldrbeq	r1, [r5, #0]
 80096e4:	f042 0204 	orreq.w	r2, r2, #4
 80096e8:	3501      	addeq	r5, #1
		if (!c) break;
 80096ea:	2900      	cmp	r1, #0
 80096ec:	f000 80c2 	beq.w	8009874 <f_printf+0x1e2>
		if (IsLower(d)) d -= 0x20;
 80096f0:	f1a1 0361 	sub.w	r3, r1, #97	; 0x61
 80096f4:	2b19      	cmp	r3, #25
 80096f6:	bf9a      	itte	ls
 80096f8:	f1a1 0320 	subls.w	r3, r1, #32
 80096fc:	b2db      	uxtbls	r3, r3
 80096fe:	460b      	movhi	r3, r1
		switch (d) {				/* Type is... */
 8009700:	2b4f      	cmp	r3, #79	; 0x4f
 8009702:	d03e      	beq.n	8009782 <f_printf+0xf0>
 8009704:	d819      	bhi.n	800973a <f_printf+0xa8>
 8009706:	2b43      	cmp	r3, #67	; 0x43
 8009708:	f000 8096 	beq.w	8009838 <f_printf+0x1a6>
 800970c:	2b44      	cmp	r3, #68	; 0x44
 800970e:	f000 809b 	beq.w	8009848 <f_printf+0x1b6>
 8009712:	2b42      	cmp	r3, #66	; 0x42
 8009714:	d1d1      	bne.n	80096ba <f_printf+0x28>
			r = 2; break;
 8009716:	f04f 0e02 	mov.w	lr, #2
 800971a:	e034      	b.n	8009786 <f_printf+0xf4>
			if (c == '-') {			/* Flag: left justified */
 800971c:	292d      	cmp	r1, #45	; 0x2d
		c = *fmt++;
 800971e:	bf19      	ittee	ne
 8009720:	1c9d      	addne	r5, r3, #2
		w = f = 0;
 8009722:	2200      	movne	r2, #0
				f = 2; c = *fmt++;
 8009724:	1cdd      	addeq	r5, r3, #3
 8009726:	7899      	ldrbeq	r1, [r3, #2]
 8009728:	bf08      	it	eq
 800972a:	2202      	moveq	r2, #2
 800972c:	e7cf      	b.n	80096ce <f_printf+0x3c>
			w = w * 10 + c - '0';
 800972e:	fb00 1707 	mla	r7, r0, r7, r1
 8009732:	3f30      	subs	r7, #48	; 0x30
			c = *fmt++;
 8009734:	f815 1b01 	ldrb.w	r1, [r5], #1
 8009738:	e7cb      	b.n	80096d2 <f_printf+0x40>
		switch (d) {				/* Type is... */
 800973a:	2b55      	cmp	r3, #85	; 0x55
 800973c:	f000 8084 	beq.w	8009848 <f_printf+0x1b6>
 8009740:	2b58      	cmp	r3, #88	; 0x58
 8009742:	d07e      	beq.n	8009842 <f_printf+0x1b0>
 8009744:	2b53      	cmp	r3, #83	; 0x53
 8009746:	d1b8      	bne.n	80096ba <f_printf+0x28>
			p = va_arg(arp, TCHAR*);
 8009748:	9b00      	ldr	r3, [sp, #0]
 800974a:	f8d3 8000 	ldr.w	r8, [r3]
 800974e:	1d19      	adds	r1, r3, #4
 8009750:	9100      	str	r1, [sp, #0]
			for (j = 0; p[j]; j++) ;
 8009752:	4643      	mov	r3, r8
 8009754:	eba3 0408 	sub.w	r4, r3, r8
 8009758:	f813 1b01 	ldrb.w	r1, [r3], #1
 800975c:	2900      	cmp	r1, #0
 800975e:	d1f9      	bne.n	8009754 <f_printf+0xc2>
			if (!(f & 2)) {
 8009760:	0793      	lsls	r3, r2, #30
 8009762:	d404      	bmi.n	800976e <f_printf+0xdc>
				while (j++ < w) putc_bfd(&pb, ' ');
 8009764:	4623      	mov	r3, r4
 8009766:	42bb      	cmp	r3, r7
 8009768:	f104 0401 	add.w	r4, r4, #1
 800976c:	d355      	bcc.n	800981a <f_printf+0x188>
 800976e:	f108 38ff 	add.w	r8, r8, #4294967295
			while (*p) putc_bfd(&pb, *p++);
 8009772:	f818 1f01 	ldrb.w	r1, [r8, #1]!
 8009776:	2900      	cmp	r1, #0
 8009778:	d154      	bne.n	8009824 <f_printf+0x192>
			while (j++ < w) putc_bfd(&pb, ' ');
 800977a:	42a7      	cmp	r7, r4
 800977c:	d856      	bhi.n	800982c <f_printf+0x19a>
{
 800977e:	462b      	mov	r3, r5
 8009780:	e794      	b.n	80096ac <f_printf+0x1a>
			r = 8; break;
 8009782:	f04f 0e08 	mov.w	lr, #8
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8009786:	f012 0f04 	tst.w	r2, #4
 800978a:	9800      	ldr	r0, [sp, #0]
 800978c:	d05f      	beq.n	800984e <f_printf+0x1bc>
 800978e:	1d04      	adds	r4, r0, #4
 8009790:	6800      	ldr	r0, [r0, #0]
 8009792:	9400      	str	r4, [sp, #0]
		if (d == 'D' && (v & 0x80000000)) {
 8009794:	2b44      	cmp	r3, #68	; 0x44
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8009796:	d104      	bne.n	80097a2 <f_printf+0x110>
		if (d == 'D' && (v & 0x80000000)) {
 8009798:	2800      	cmp	r0, #0
			v = 0 - v;
 800979a:	bfbc      	itt	lt
 800979c:	4240      	neglt	r0, r0
			f |= 8;
 800979e:	f042 0208 	orrlt.w	r2, r2, #8
 80097a2:	2978      	cmp	r1, #120	; 0x78
 80097a4:	bf0c      	ite	eq
 80097a6:	f04f 0827 	moveq.w	r8, #39	; 0x27
 80097aa:	f04f 0807 	movne.w	r8, #7
		i = 0;
 80097ae:	2100      	movs	r1, #0
			d = (TCHAR)(v % r); v /= r;
 80097b0:	fbb0 fcfe 	udiv	ip, r0, lr
 80097b4:	fb0e 041c 	mls	r4, lr, ip, r0
 80097b8:	b2e3      	uxtb	r3, r4
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80097ba:	2c09      	cmp	r4, #9
 80097bc:	bf84      	itt	hi
 80097be:	4443      	addhi	r3, r8
 80097c0:	b2db      	uxtbhi	r3, r3
			str[i++] = d + '0';
 80097c2:	3330      	adds	r3, #48	; 0x30
			d = (TCHAR)(v % r); v /= r;
 80097c4:	4660      	mov	r0, ip
			str[i++] = d + '0';
 80097c6:	1c4c      	adds	r4, r1, #1
 80097c8:	5473      	strb	r3, [r6, r1]
		} while (v && i < sizeof str / sizeof str[0]);
 80097ca:	f1bc 0f00 	cmp.w	ip, #0
 80097ce:	d002      	beq.n	80097d6 <f_printf+0x144>
 80097d0:	2c20      	cmp	r4, #32
 80097d2:	d142      	bne.n	800985a <f_printf+0x1c8>
 80097d4:	211f      	movs	r1, #31
		if (f & 8) str[i++] = '-';
 80097d6:	0710      	lsls	r0, r2, #28
 80097d8:	d505      	bpl.n	80097e6 <f_printf+0x154>
 80097da:	ab1c      	add	r3, sp, #112	; 0x70
 80097dc:	441c      	add	r4, r3
 80097de:	232d      	movs	r3, #45	; 0x2d
 80097e0:	f804 3c6c 	strb.w	r3, [r4, #-108]
 80097e4:	1c8c      	adds	r4, r1, #2
		j = i; d = (f & 1) ? '0' : ' ';
 80097e6:	f012 0f01 	tst.w	r2, #1
 80097ea:	bf14      	ite	ne
 80097ec:	f04f 0930 	movne.w	r9, #48	; 0x30
 80097f0:	f04f 0920 	moveq.w	r9, #32
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80097f4:	0793      	lsls	r3, r2, #30
		j = i; d = (f & 1) ? '0' : ' ';
 80097f6:	46a0      	mov	r8, r4
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 80097f8:	d536      	bpl.n	8009868 <f_printf+0x1d6>
		do {
			putc_bfd(&pb, str[--i]);
 80097fa:	3c01      	subs	r4, #1
 80097fc:	a809      	add	r0, sp, #36	; 0x24
 80097fe:	5d31      	ldrb	r1, [r6, r4]
 8009800:	f7ff fea5 	bl	800954e <putc_bfd>
		} while (i);
 8009804:	2c00      	cmp	r4, #0
 8009806:	d1f8      	bne.n	80097fa <f_printf+0x168>
		while (j++ < w) putc_bfd(&pb, d);
 8009808:	4547      	cmp	r7, r8
 800980a:	d9b8      	bls.n	800977e <f_printf+0xec>
 800980c:	4649      	mov	r1, r9
 800980e:	a809      	add	r0, sp, #36	; 0x24
 8009810:	f7ff fe9d 	bl	800954e <putc_bfd>
 8009814:	f108 0801 	add.w	r8, r8, #1
 8009818:	e7f6      	b.n	8009808 <f_printf+0x176>
				while (j++ < w) putc_bfd(&pb, ' ');
 800981a:	2120      	movs	r1, #32
 800981c:	a809      	add	r0, sp, #36	; 0x24
 800981e:	f7ff fe96 	bl	800954e <putc_bfd>
 8009822:	e79f      	b.n	8009764 <f_printf+0xd2>
			while (*p) putc_bfd(&pb, *p++);
 8009824:	a809      	add	r0, sp, #36	; 0x24
 8009826:	f7ff fe92 	bl	800954e <putc_bfd>
 800982a:	e7a2      	b.n	8009772 <f_printf+0xe0>
			while (j++ < w) putc_bfd(&pb, ' ');
 800982c:	2120      	movs	r1, #32
 800982e:	a809      	add	r0, sp, #36	; 0x24
 8009830:	f7ff fe8d 	bl	800954e <putc_bfd>
 8009834:	3401      	adds	r4, #1
 8009836:	e7a0      	b.n	800977a <f_printf+0xe8>
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8009838:	9b00      	ldr	r3, [sp, #0]
 800983a:	1d1a      	adds	r2, r3, #4
 800983c:	9200      	str	r2, [sp, #0]
 800983e:	7819      	ldrb	r1, [r3, #0]
 8009840:	e73b      	b.n	80096ba <f_printf+0x28>
			r = 16; break;
 8009842:	f04f 0e10 	mov.w	lr, #16
 8009846:	e79e      	b.n	8009786 <f_printf+0xf4>
			r = 10; break;
 8009848:	f04f 0e0a 	mov.w	lr, #10
 800984c:	e79b      	b.n	8009786 <f_printf+0xf4>
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800984e:	2b44      	cmp	r3, #68	; 0x44
 8009850:	f100 0304 	add.w	r3, r0, #4
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	6800      	ldr	r0, [r0, #0]
 8009858:	e79d      	b.n	8009796 <f_printf+0x104>
 800985a:	4621      	mov	r1, r4
 800985c:	e7a8      	b.n	80097b0 <f_printf+0x11e>
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800985e:	4649      	mov	r1, r9
 8009860:	a809      	add	r0, sp, #36	; 0x24
 8009862:	f7ff fe74 	bl	800954e <putc_bfd>
 8009866:	46d0      	mov	r8, sl
 8009868:	45b8      	cmp	r8, r7
 800986a:	f108 0a01 	add.w	sl, r8, #1
 800986e:	d3f6      	bcc.n	800985e <f_printf+0x1cc>
 8009870:	46d0      	mov	r8, sl
 8009872:	e7c2      	b.n	80097fa <f_printf+0x168>
	}

	va_end(arp);

	return putc_flush(&pb);
 8009874:	a809      	add	r0, sp, #36	; 0x24
 8009876:	f7ff fe8c 	bl	8009592 <putc_flush>
}
 800987a:	b01d      	add	sp, #116	; 0x74
 800987c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009880:	b003      	add	sp, #12
 8009882:	4770      	bx	lr

08009884 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009884:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8009886:	4b0f      	ldr	r3, [pc, #60]	; (80098c4 <FATFS_LinkDriverEx+0x40>)
 8009888:	7a5d      	ldrb	r5, [r3, #9]
 800988a:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 800988e:	b9b5      	cbnz	r5, 80098be <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009890:	7a5d      	ldrb	r5, [r3, #9]
 8009892:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8009894:	7a5d      	ldrb	r5, [r3, #9]
 8009896:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800989a:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 800989c:	7a58      	ldrb	r0, [r3, #9]
 800989e:	4418      	add	r0, r3
 80098a0:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 80098a2:	7a5a      	ldrb	r2, [r3, #9]
 80098a4:	b2d2      	uxtb	r2, r2
 80098a6:	1c50      	adds	r0, r2, #1
 80098a8:	b2c0      	uxtb	r0, r0
 80098aa:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80098ac:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80098ae:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80098b0:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80098b2:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 80098b4:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 80098b6:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80098b8:	70cc      	strb	r4, [r1, #3]
 80098ba:	4620      	mov	r0, r4
 80098bc:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 80098be:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 80098c0:	bd30      	pop	{r4, r5, pc}
 80098c2:	bf00      	nop
 80098c4:	2000078c 	.word	0x2000078c

080098c8 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 80098c8:	2200      	movs	r2, #0
 80098ca:	f7ff bfdb 	b.w	8009884 <FATFS_LinkDriverEx>

080098ce <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80098ce:	b513      	push	{r0, r1, r4, lr}

    int ret;

    osSemaphoreDef(SEM);
 80098d0:	a802      	add	r0, sp, #8
 80098d2:	2300      	movs	r3, #0
{
 80098d4:	460c      	mov	r4, r1
    osSemaphoreDef(SEM);
 80098d6:	f840 3d04 	str.w	r3, [r0, #-4]!
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 80098da:	2101      	movs	r1, #1
 80098dc:	f000 fcb1 	bl	800a242 <osSemaphoreCreate>
 80098e0:	6020      	str	r0, [r4, #0]
    ret = (*sobj != NULL);

    return ret;
}
 80098e2:	3000      	adds	r0, #0
 80098e4:	bf18      	it	ne
 80098e6:	2001      	movne	r0, #1
 80098e8:	b002      	add	sp, #8
 80098ea:	bd10      	pop	{r4, pc}

080098ec <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80098ec:	b508      	push	{r3, lr}
    osSemaphoreDelete (sobj);
 80098ee:	f000 fd1b 	bl	800a328 <osSemaphoreDelete>
    return 1;
}
 80098f2:	2001      	movs	r0, #1
 80098f4:	bd08      	pop	{r3, pc}

080098f6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80098f6:	b508      	push	{r3, lr}
  int ret = 0;

  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80098f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80098fc:	f000 fcb4 	bl	800a268 <osSemaphoreWait>
  {
    ret = 1;
  }

  return ret;
}
 8009900:	fab0 f080 	clz	r0, r0
 8009904:	0940      	lsrs	r0, r0, #5
 8009906:	bd08      	pop	{r3, pc}

08009908 <ff_rel_grant>:

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
  osSemaphoreRelease(sobj);
 8009908:	f000 bcd6 	b.w	800a2b8 <osSemaphoreRelease>

0800990c <SD_CheckStatus.isra.0>:
  SD_ioctl,
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 800990c:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 800990e:	4c06      	ldr	r4, [pc, #24]	; (8009928 <SD_CheckStatus.isra.0+0x1c>)
 8009910:	2301      	movs	r3, #1
 8009912:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009914:	f000 fc54 	bl	800a1c0 <BSP_SD_GetCardState>
 8009918:	4623      	mov	r3, r4
 800991a:	b918      	cbnz	r0, 8009924 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 800991c:	7822      	ldrb	r2, [r4, #0]
 800991e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009922:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8009924:	7818      	ldrb	r0, [r3, #0]
}
 8009926:	bd10      	pop	{r4, pc}
 8009928:	20000164 	.word	0x20000164

0800992c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800992c:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800992e:	4c05      	ldr	r4, [pc, #20]	; (8009944 <SD_initialize+0x18>)
 8009930:	2301      	movs	r3, #1
 8009932:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009934:	f000 f8e8 	bl	8009b08 <BSP_SD_Init>
 8009938:	b910      	cbnz	r0, 8009940 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 800993a:	f7ff ffe7 	bl	800990c <SD_CheckStatus.isra.0>
 800993e:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8009940:	7820      	ldrb	r0, [r4, #0]
}
 8009942:	bd10      	pop	{r4, pc}
 8009944:	20000164 	.word	0x20000164

08009948 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8009948:	f7ff bfe0 	b.w	800990c <SD_CheckStatus.isra.0>

0800994c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800994c:	b508      	push	{r3, lr}
 800994e:	4608      	mov	r0, r1
 8009950:	4611      	mov	r1, r2
 8009952:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8009954:	4b05      	ldr	r3, [pc, #20]	; (800996c <SD_read+0x20>)
 8009956:	f000 fb45 	bl	8009fe4 <BSP_SD_ReadBlocks>
 800995a:	b920      	cbnz	r0, 8009966 <SD_read+0x1a>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800995c:	f000 fc30 	bl	800a1c0 <BSP_SD_GetCardState>
 8009960:	2800      	cmp	r0, #0
 8009962:	d1fb      	bne.n	800995c <SD_read+0x10>
 8009964:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8009966:	2001      	movs	r0, #1
}
 8009968:	bd08      	pop	{r3, pc}
 800996a:	bf00      	nop
 800996c:	05f5e100 	.word	0x05f5e100

08009970 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009970:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009972:	4b12      	ldr	r3, [pc, #72]	; (80099bc <SD_ioctl+0x4c>)
 8009974:	781b      	ldrb	r3, [r3, #0]
 8009976:	07db      	lsls	r3, r3, #31
{
 8009978:	b090      	sub	sp, #64	; 0x40
 800997a:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800997c:	d41b      	bmi.n	80099b6 <SD_ioctl+0x46>

  switch (cmd)
 800997e:	2903      	cmp	r1, #3
 8009980:	d803      	bhi.n	800998a <SD_ioctl+0x1a>
 8009982:	e8df f001 	tbb	[pc, r1]
 8009986:	0510      	.short	0x0510
 8009988:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
	res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 800998a:	2004      	movs	r0, #4
  }

  return res;
}
 800998c:	b010      	add	sp, #64	; 0x40
 800998e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8009990:	4668      	mov	r0, sp
 8009992:	f000 f97f 	bl	8009c94 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	e004      	b.n	80099a6 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 800999c:	4668      	mov	r0, sp
 800999e:	f000 f979 	bl	8009c94 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80099a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099a4:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 80099a6:	2000      	movs	r0, #0
 80099a8:	e7f0      	b.n	800998c <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 80099aa:	4668      	mov	r0, sp
 80099ac:	f000 f972 	bl	8009c94 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80099b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099b2:	0a5b      	lsrs	r3, r3, #9
 80099b4:	e7f0      	b.n	8009998 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80099b6:	2003      	movs	r0, #3
 80099b8:	e7e8      	b.n	800998c <SD_ioctl+0x1c>
 80099ba:	bf00      	nop
 80099bc:	20000164 	.word	0x20000164

080099c0 <SD_write>:
{
 80099c0:	b508      	push	{r3, lr}
 80099c2:	4608      	mov	r0, r1
 80099c4:	4611      	mov	r1, r2
 80099c6:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80099c8:	4b05      	ldr	r3, [pc, #20]	; (80099e0 <SD_write+0x20>)
 80099ca:	f000 fb77 	bl	800a0bc <BSP_SD_WriteBlocks>
 80099ce:	b920      	cbnz	r0, 80099da <SD_write+0x1a>
    while(BSP_SD_GetCardState() != MSD_OK)
 80099d0:	f000 fbf6 	bl	800a1c0 <BSP_SD_GetCardState>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d1fb      	bne.n	80099d0 <SD_write+0x10>
 80099d8:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 80099da:	2001      	movs	r0, #1
}
 80099dc:	bd08      	pop	{r3, pc}
 80099de:	bf00      	nop
 80099e0:	05f5e100 	.word	0x05f5e100

080099e4 <SD_ReadData>:
  * @brief  Waits a data until a value different from SD_DUMMY_BITE
  * @param  None
  * @retval the value read
  */
uint8_t SD_ReadData(void)
{
 80099e4:	b510      	push	{r4, lr}
 80099e6:	2408      	movs	r4, #8
  uint8_t timeout = 0x08;
  uint8_t readvalue;
 
  /* Check if response is got or a timeout is happen */
  do {
    readvalue = SD_IO_WriteByte(SD_DUMMY_BYTE);
 80099e8:	20ff      	movs	r0, #255	; 0xff
 80099ea:	f7f9 fb85 	bl	80030f8 <SD_IO_WriteByte>
    timeout--;
    
  }while ((readvalue == SD_DUMMY_BYTE) && timeout);
 80099ee:	28ff      	cmp	r0, #255	; 0xff
 80099f0:	d103      	bne.n	80099fa <SD_ReadData+0x16>
 80099f2:	3c01      	subs	r4, #1
 80099f4:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80099f8:	d1f6      	bne.n	80099e8 <SD_ReadData+0x4>

  /* Right response got */
  return readvalue;
}
 80099fa:	bd10      	pop	{r4, pc}

080099fc <SD_SendCmd>:
{
 80099fc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  frame[0] = (Cmd | 0x40);         /* Construct byte 1 */
 8009a00:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8009a04:	f88d 1000 	strb.w	r1, [sp]
  frame[1] = (uint8_t)(Arg >> 24); /* Construct byte 2 */
 8009a08:	0e11      	lsrs	r1, r2, #24
 8009a0a:	f88d 1001 	strb.w	r1, [sp, #1]
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 8009a0e:	0c11      	lsrs	r1, r2, #16
  frame[5] = (Crc | 0x01);         /* Construct byte 6 */
 8009a10:	f043 0301 	orr.w	r3, r3, #1
{
 8009a14:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
  frame[2] = (uint8_t)(Arg >> 16); /* Construct byte 3 */
 8009a18:	f88d 1002 	strb.w	r1, [sp, #2]
{
 8009a1c:	4604      	mov	r4, r0
  frame[3] = (uint8_t)(Arg >> 8);  /* Construct byte 4 */
 8009a1e:	0a11      	lsrs	r1, r2, #8
  SD_IO_CSState(0);
 8009a20:	2000      	movs	r0, #0
  frame[3] = (uint8_t)(Arg >> 8);  /* Construct byte 4 */
 8009a22:	f88d 1003 	strb.w	r1, [sp, #3]
  frame[4] = (uint8_t)(Arg);       /* Construct byte 5 */
 8009a26:	f88d 2004 	strb.w	r2, [sp, #4]
  frame[5] = (Crc | 0x01);         /* Construct byte 6 */
 8009a2a:	f88d 3005 	strb.w	r3, [sp, #5]
  SD_IO_CSState(0);
 8009a2e:	f7f9 fb49 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteReadData(frame, frameout, SD_CMD_LENGTH); /* Send the Cmd bytes */
 8009a32:	2206      	movs	r2, #6
 8009a34:	a902      	add	r1, sp, #8
 8009a36:	4668      	mov	r0, sp
 8009a38:	f7f9 fb4e 	bl	80030d8 <SD_IO_WriteReadData>
  switch(Answer)
 8009a3c:	2d05      	cmp	r5, #5
 8009a3e:	d849      	bhi.n	8009ad4 <SD_SendCmd+0xd8>
 8009a40:	e8df f005 	tbb	[pc, r5]
 8009a44:	352c1403 	.word	0x352c1403
 8009a48:	3548      	.short	0x3548
    retr.r1 = SD_ReadData();
 8009a4a:	f7ff ffcb 	bl	80099e4 <SD_ReadData>
 8009a4e:	4680      	mov	r8, r0
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8009a50:	20ff      	movs	r0, #255	; 0xff
 8009a52:	4605      	mov	r5, r0
 8009a54:	4606      	mov	r6, r0
 8009a56:	4607      	mov	r7, r0
  return retr;
 8009a58:	7120      	strb	r0, [r4, #4]
}
 8009a5a:	4620      	mov	r0, r4
  return retr;
 8009a5c:	f884 8000 	strb.w	r8, [r4]
 8009a60:	7067      	strb	r7, [r4, #1]
 8009a62:	70a6      	strb	r6, [r4, #2]
 8009a64:	70e5      	strb	r5, [r4, #3]
}
 8009a66:	b004      	add	sp, #16
 8009a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    retr.r1 = SD_ReadData();
 8009a6c:	f7ff ffba 	bl	80099e4 <SD_ReadData>
 8009a70:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009a72:	20ff      	movs	r0, #255	; 0xff
 8009a74:	f7f9 fb40 	bl	80030f8 <SD_IO_WriteByte>
 8009a78:	4607      	mov	r7, r0
    SD_IO_CSState(1);
 8009a7a:	2001      	movs	r0, #1
 8009a7c:	f7f9 fb22 	bl	80030c4 <SD_IO_CSState>
    HAL_Delay(1);
 8009a80:	2001      	movs	r0, #1
 8009a82:	f7f9 fd69 	bl	8003558 <HAL_Delay>
    SD_IO_CSState(0);
 8009a86:	2000      	movs	r0, #0
 8009a88:	f7f9 fb1c 	bl	80030c4 <SD_IO_CSState>
    while (SD_IO_WriteByte(SD_DUMMY_BYTE) != 0xFF); 
 8009a8c:	20ff      	movs	r0, #255	; 0xff
 8009a8e:	f7f9 fb33 	bl	80030f8 <SD_IO_WriteByte>
 8009a92:	28ff      	cmp	r0, #255	; 0xff
 8009a94:	d1fa      	bne.n	8009a8c <SD_SendCmd+0x90>
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8009a96:	4605      	mov	r5, r0
 8009a98:	4606      	mov	r6, r0
    break;
 8009a9a:	e7dd      	b.n	8009a58 <SD_SendCmd+0x5c>
    retr.r1 = SD_ReadData();
 8009a9c:	f7ff ffa2 	bl	80099e4 <SD_ReadData>
 8009aa0:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009aa2:	20ff      	movs	r0, #255	; 0xff
 8009aa4:	f7f9 fb28 	bl	80030f8 <SD_IO_WriteByte>
 8009aa8:	4607      	mov	r7, r0
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8009aaa:	20ff      	movs	r0, #255	; 0xff
 8009aac:	e7f3      	b.n	8009a96 <SD_SendCmd+0x9a>
    retr.r1 = SD_ReadData();
 8009aae:	f7ff ff99 	bl	80099e4 <SD_ReadData>
 8009ab2:	4680      	mov	r8, r0
    retr.r2 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009ab4:	20ff      	movs	r0, #255	; 0xff
 8009ab6:	f7f9 fb1f 	bl	80030f8 <SD_IO_WriteByte>
 8009aba:	4607      	mov	r7, r0
    retr.r3 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009abc:	20ff      	movs	r0, #255	; 0xff
 8009abe:	f7f9 fb1b 	bl	80030f8 <SD_IO_WriteByte>
 8009ac2:	4606      	mov	r6, r0
    retr.r4 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009ac4:	20ff      	movs	r0, #255	; 0xff
 8009ac6:	f7f9 fb17 	bl	80030f8 <SD_IO_WriteByte>
 8009aca:	4605      	mov	r5, r0
    retr.r5 = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009acc:	20ff      	movs	r0, #255	; 0xff
 8009ace:	f7f9 fb13 	bl	80030f8 <SD_IO_WriteByte>
    break;
 8009ad2:	e7c1      	b.n	8009a58 <SD_SendCmd+0x5c>
  SD_CmdAnswer_typedef retr = {0xFF, 0xFF , 0xFF, 0xFF, 0xFF};
 8009ad4:	20ff      	movs	r0, #255	; 0xff
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	4606      	mov	r6, r0
 8009ada:	4607      	mov	r7, r0
 8009adc:	4680      	mov	r8, r0
 8009ade:	e7bb      	b.n	8009a58 <SD_SendCmd+0x5c>

08009ae0 <SD_WaitData.constprop.0>:
/**
  * @brief  Waits a data from the SD card
  * @param  data : Expected data from the SD card
  * @retval BSP_SD_OK or BSP_SD_TIMEOUT
  */
uint8_t SD_WaitData(uint8_t data)
 8009ae0:	b510      	push	{r4, lr}
{
  uint16_t timeout = 0xFFFF;
 8009ae2:	f64f 74ff 	movw	r4, #65535	; 0xffff
  uint8_t readvalue;
  
  /* Check if response is got or a timeout is happen */
  
  do {
    readvalue = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009ae6:	20ff      	movs	r0, #255	; 0xff
 8009ae8:	f7f9 fb06 	bl	80030f8 <SD_IO_WriteByte>
    timeout--;
 8009aec:	3c01      	subs	r4, #1
  }while ((readvalue != data) && timeout);
 8009aee:	28fe      	cmp	r0, #254	; 0xfe
    timeout--;
 8009af0:	b2a4      	uxth	r4, r4
  }while ((readvalue != data) && timeout);
 8009af2:	d003      	beq.n	8009afc <SD_WaitData.constprop.0+0x1c>
 8009af4:	2c00      	cmp	r4, #0
 8009af6:	d1f6      	bne.n	8009ae6 <SD_WaitData.constprop.0+0x6>

  if (timeout == 0)
  {
    /* After time out */
    return BSP_SD_TIMEOUT;
 8009af8:	2002      	movs	r0, #2
 8009afa:	bd10      	pop	{r4, pc}
  }

  /* Right response got */
  return BSP_SD_OK;
 8009afc:	2c00      	cmp	r4, #0
 8009afe:	bf0c      	ite	eq
 8009b00:	2002      	moveq	r0, #2
 8009b02:	2000      	movne	r0, #0
}
 8009b04:	bd10      	pop	{r4, pc}
	...

08009b08 <BSP_SD_Init>:
{ 
 8009b08:	b570      	push	{r4, r5, r6, lr}
 8009b0a:	b086      	sub	sp, #24
  SD_IO_Init();
 8009b0c:	f7f9 fb0a 	bl	8003124 <SD_IO_Init>
  SdStatus = SD_PRESENT;
 8009b10:	4b5e      	ldr	r3, [pc, #376]	; (8009c8c <BSP_SD_Init+0x184>)
 8009b12:	2201      	movs	r2, #1
 8009b14:	701a      	strb	r2, [r3, #0]
  __IO uint8_t counter = 0;
 8009b16:	2300      	movs	r3, #0
 8009b18:	f88d 300f 	strb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b1c:	461c      	mov	r4, r3
    counter++;
 8009b1e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b22:	9400      	str	r4, [sp, #0]
    counter++;
 8009b24:	3301      	adds	r3, #1
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b26:	2200      	movs	r2, #0
    counter++;
 8009b28:	b2db      	uxtb	r3, r3
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b2a:	4611      	mov	r1, r2
    counter++;
 8009b2c:	f88d 300f 	strb.w	r3, [sp, #15]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b30:	a804      	add	r0, sp, #16
 8009b32:	2395      	movs	r3, #149	; 0x95
 8009b34:	f7ff ff62 	bl	80099fc <SD_SendCmd>
    SD_IO_CSState(1);
 8009b38:	2001      	movs	r0, #1
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0, 0x95, SD_ANSWER_R1_EXPECTED);
 8009b3a:	f89d 6010 	ldrb.w	r6, [sp, #16]
    SD_IO_CSState(1);
 8009b3e:	f7f9 fac1 	bl	80030c4 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009b42:	20ff      	movs	r0, #255	; 0xff
 8009b44:	f7f9 fad8 	bl	80030f8 <SD_IO_WriteByte>
    if(counter >= SD_MAX_TRY)
 8009b48:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8009b4c:	2b63      	cmp	r3, #99	; 0x63
 8009b4e:	d903      	bls.n	8009b58 <BSP_SD_Init+0x50>
      return BSP_SD_ERROR;
 8009b50:	2401      	movs	r4, #1
}
 8009b52:	4620      	mov	r0, r4
 8009b54:	b006      	add	sp, #24
 8009b56:	bd70      	pop	{r4, r5, r6, pc}
  while(response.r1 != SD_R1_IN_IDLE_STATE);
 8009b58:	2e01      	cmp	r6, #1
 8009b5a:	d1e0      	bne.n	8009b1e <BSP_SD_Init+0x16>
  response = SD_SendCmd(SD_CMD_SEND_IF_COND, 0x1AA, 0x87, SD_ANSWER_R7_EXPECTED);
 8009b5c:	2305      	movs	r3, #5
 8009b5e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8009b62:	2108      	movs	r1, #8
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	a804      	add	r0, sp, #16
 8009b68:	2387      	movs	r3, #135	; 0x87
 8009b6a:	f7ff ff47 	bl	80099fc <SD_SendCmd>
 8009b6e:	f89d 5010 	ldrb.w	r5, [sp, #16]
  SD_IO_CSState(1);
 8009b72:	4630      	mov	r0, r6
 8009b74:	f7f9 faa6 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009b78:	20ff      	movs	r0, #255	; 0xff
 8009b7a:	f7f9 fabd 	bl	80030f8 <SD_IO_WriteByte>
  if((response.r1  & SD_R1_ILLEGAL_COMMAND) == SD_R1_ILLEGAL_COMMAND)
 8009b7e:	f015 0404 	ands.w	r4, r5, #4
 8009b82:	d022      	beq.n	8009bca <BSP_SD_Init+0xc2>
      response = SD_SendCmd(SD_CMD_APP_CMD, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009b84:	2400      	movs	r4, #0
 8009b86:	23ff      	movs	r3, #255	; 0xff
 8009b88:	2200      	movs	r2, #0
 8009b8a:	2137      	movs	r1, #55	; 0x37
 8009b8c:	a804      	add	r0, sp, #16
 8009b8e:	9400      	str	r4, [sp, #0]
 8009b90:	f7ff ff34 	bl	80099fc <SD_SendCmd>
      SD_IO_CSState(1);
 8009b94:	2001      	movs	r0, #1
 8009b96:	f7f9 fa95 	bl	80030c4 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009b9a:	20ff      	movs	r0, #255	; 0xff
 8009b9c:	f7f9 faac 	bl	80030f8 <SD_IO_WriteByte>
      response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009ba0:	23ff      	movs	r3, #255	; 0xff
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	2129      	movs	r1, #41	; 0x29
 8009ba6:	a804      	add	r0, sp, #16
 8009ba8:	9400      	str	r4, [sp, #0]
 8009baa:	f7ff ff27 	bl	80099fc <SD_SendCmd>
 8009bae:	f89d 5010 	ldrb.w	r5, [sp, #16]
      SD_IO_CSState(1);
 8009bb2:	2001      	movs	r0, #1
 8009bb4:	f7f9 fa86 	bl	80030c4 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009bb8:	20ff      	movs	r0, #255	; 0xff
 8009bba:	f7f9 fa9d 	bl	80030f8 <SD_IO_WriteByte>
    while(response.r1 == SD_R1_IN_IDLE_STATE);
 8009bbe:	2d01      	cmp	r5, #1
 8009bc0:	d0e1      	beq.n	8009b86 <BSP_SD_Init+0x7e>
    flag_SDHC = 0;
 8009bc2:	4b33      	ldr	r3, [pc, #204]	; (8009c90 <BSP_SD_Init+0x188>)
 8009bc4:	801c      	strh	r4, [r3, #0]
  return BSP_SD_OK; 
 8009bc6:	2400      	movs	r4, #0
 8009bc8:	e7c3      	b.n	8009b52 <BSP_SD_Init+0x4a>
  else if(response.r1 == SD_R1_IN_IDLE_STATE)
 8009bca:	2d01      	cmp	r5, #1
 8009bcc:	d1c0      	bne.n	8009b50 <BSP_SD_Init+0x48>
      response = SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009bce:	23ff      	movs	r3, #255	; 0xff
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2137      	movs	r1, #55	; 0x37
 8009bd4:	a804      	add	r0, sp, #16
 8009bd6:	9400      	str	r4, [sp, #0]
 8009bd8:	f7ff ff10 	bl	80099fc <SD_SendCmd>
      SD_IO_CSState(1);
 8009bdc:	2001      	movs	r0, #1
 8009bde:	f7f9 fa71 	bl	80030c4 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009be2:	20ff      	movs	r0, #255	; 0xff
 8009be4:	f7f9 fa88 	bl	80030f8 <SD_IO_WriteByte>
      response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x40000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009be8:	23ff      	movs	r3, #255	; 0xff
 8009bea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009bee:	2129      	movs	r1, #41	; 0x29
 8009bf0:	a804      	add	r0, sp, #16
 8009bf2:	9400      	str	r4, [sp, #0]
 8009bf4:	f7ff ff02 	bl	80099fc <SD_SendCmd>
 8009bf8:	f89d 5010 	ldrb.w	r5, [sp, #16]
      SD_IO_CSState(1);
 8009bfc:	2001      	movs	r0, #1
 8009bfe:	f7f9 fa61 	bl	80030c4 <SD_IO_CSState>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009c02:	20ff      	movs	r0, #255	; 0xff
 8009c04:	f7f9 fa78 	bl	80030f8 <SD_IO_WriteByte>
    while(response.r1 == SD_R1_IN_IDLE_STATE);
 8009c08:	2d01      	cmp	r5, #1
 8009c0a:	d0e0      	beq.n	8009bce <BSP_SD_Init+0xc6>
    if((response.r1 & SD_R1_ILLEGAL_COMMAND) == SD_R1_ILLEGAL_COMMAND)
 8009c0c:	076b      	lsls	r3, r5, #29
 8009c0e:	d418      	bmi.n	8009c42 <BSP_SD_Init+0x13a>
    response = SD_SendCmd(SD_CMD_READ_OCR, 0x00000000, 0xFF, SD_ANSWER_R3_EXPECTED);
 8009c10:	2303      	movs	r3, #3
 8009c12:	9300      	str	r3, [sp, #0]
 8009c14:	2200      	movs	r2, #0
 8009c16:	23ff      	movs	r3, #255	; 0xff
 8009c18:	213a      	movs	r1, #58	; 0x3a
 8009c1a:	a804      	add	r0, sp, #16
 8009c1c:	f7ff feee 	bl	80099fc <SD_SendCmd>
 8009c20:	f89d 4010 	ldrb.w	r4, [sp, #16]
    SD_IO_CSState(1);
 8009c24:	2001      	movs	r0, #1
 8009c26:	f7f9 fa4d 	bl	80030c4 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009c2a:	20ff      	movs	r0, #255	; 0xff
 8009c2c:	f7f9 fa64 	bl	80030f8 <SD_IO_WriteByte>
    if(response.r1 != SD_R1_NO_ERROR)
 8009c30:	2c00      	cmp	r4, #0
 8009c32:	d18d      	bne.n	8009b50 <BSP_SD_Init+0x48>
    flag_SDHC = (response.r2 & 0x40) >> 6;
 8009c34:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8009c38:	4a15      	ldr	r2, [pc, #84]	; (8009c90 <BSP_SD_Init+0x188>)
 8009c3a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009c3e:	8013      	strh	r3, [r2, #0]
 8009c40:	e787      	b.n	8009b52 <BSP_SD_Init+0x4a>
        response = SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009c42:	2500      	movs	r5, #0
 8009c44:	23ff      	movs	r3, #255	; 0xff
 8009c46:	2200      	movs	r2, #0
 8009c48:	2137      	movs	r1, #55	; 0x37
 8009c4a:	a804      	add	r0, sp, #16
 8009c4c:	9500      	str	r5, [sp, #0]
 8009c4e:	f7ff fed5 	bl	80099fc <SD_SendCmd>
 8009c52:	f89d 4010 	ldrb.w	r4, [sp, #16]
        SD_IO_CSState(1);
 8009c56:	2001      	movs	r0, #1
 8009c58:	f7f9 fa34 	bl	80030c4 <SD_IO_CSState>
        SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009c5c:	20ff      	movs	r0, #255	; 0xff
 8009c5e:	f7f9 fa4b 	bl	80030f8 <SD_IO_WriteByte>
        if(response.r1 != SD_R1_IN_IDLE_STATE)
 8009c62:	2c01      	cmp	r4, #1
 8009c64:	f47f af74 	bne.w	8009b50 <BSP_SD_Init+0x48>
        response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00000000, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009c68:	23ff      	movs	r3, #255	; 0xff
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	2129      	movs	r1, #41	; 0x29
 8009c6e:	a804      	add	r0, sp, #16
 8009c70:	9500      	str	r5, [sp, #0]
 8009c72:	f7ff fec3 	bl	80099fc <SD_SendCmd>
 8009c76:	f89d 6010 	ldrb.w	r6, [sp, #16]
        SD_IO_CSState(1);
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	f7f9 fa22 	bl	80030c4 <SD_IO_CSState>
        SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009c80:	20ff      	movs	r0, #255	; 0xff
 8009c82:	f7f9 fa39 	bl	80030f8 <SD_IO_WriteByte>
      while(response.r1 == SD_R1_IN_IDLE_STATE);        
 8009c86:	2e01      	cmp	r6, #1
 8009c88:	d0dc      	beq.n	8009c44 <BSP_SD_Init+0x13c>
 8009c8a:	e7c1      	b.n	8009c10 <BSP_SD_Init+0x108>
 8009c8c:	20000798 	.word	0x20000798
 8009c90:	2000079a 	.word	0x2000079a

08009c94 <BSP_SD_GetCardInfo>:
{
 8009c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c98:	b088      	sub	sp, #32
  response = SD_SendCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	23ff      	movs	r3, #255	; 0xff
{
 8009c9e:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SEND_CSD, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009ca0:	9200      	str	r2, [sp, #0]
 8009ca2:	2109      	movs	r1, #9
 8009ca4:	a802      	add	r0, sp, #8
 8009ca6:	f7ff fea9 	bl	80099fc <SD_SendCmd>
  if(response.r1 == SD_R1_NO_ERROR)
 8009caa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009cae:	b37b      	cbz	r3, 8009d10 <BSP_SD_GetCardInfo+0x7c>
  uint8_t retr = BSP_SD_ERROR;
 8009cb0:	2501      	movs	r5, #1
  SD_IO_CSState(1);
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	f7f9 fa06 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009cb8:	20ff      	movs	r0, #255	; 0xff
 8009cba:	f7f9 fa1d 	bl	80030f8 <SD_IO_WriteByte>
  response = SD_SendCmd(SD_CMD_SEND_CID, 0, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	23ff      	movs	r3, #255	; 0xff
 8009cc2:	9200      	str	r2, [sp, #0]
 8009cc4:	210a      	movs	r1, #10
 8009cc6:	a802      	add	r0, sp, #8
 8009cc8:	f7ff fe98 	bl	80099fc <SD_SendCmd>
  if(response.r1 == SD_R1_NO_ERROR)
 8009ccc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f000 8101 	beq.w	8009ed8 <BSP_SD_GetCardInfo+0x244>
  uint8_t retr = BSP_SD_ERROR;
 8009cd6:	2601      	movs	r6, #1
  SD_IO_CSState(1);
 8009cd8:	2001      	movs	r0, #1
 8009cda:	f7f9 f9f3 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009cde:	20ff      	movs	r0, #255	; 0xff
 8009ce0:	f7f9 fa0a 	bl	80030f8 <SD_IO_WriteByte>
  if(flag_SDHC == 1 )
 8009ce4:	4bbe      	ldr	r3, [pc, #760]	; (8009fe0 <BSP_SD_GetCardInfo+0x34c>)
 8009ce6:	881b      	ldrh	r3, [r3, #0]
  status|= SD_GetCIDRegister(&(pCardInfo->Cid));
 8009ce8:	4335      	orrs	r5, r6
  if(flag_SDHC == 1 )
 8009cea:	2b01      	cmp	r3, #1
  status|= SD_GetCIDRegister(&(pCardInfo->Cid));
 8009cec:	b2e8      	uxtb	r0, r5
  if(flag_SDHC == 1 )
 8009cee:	f040 8164 	bne.w	8009fba <BSP_SD_GetCardInfo+0x326>
    pCardInfo->LogBlockSize = 512;
 8009cf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cf6:	63e3      	str	r3, [r4, #60]	; 0x3c
    pCardInfo->CardBlockSize = 512;
 8009cf8:	6363      	str	r3, [r4, #52]	; 0x34
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v2.DeviceSize + 1) * 1024 * pCardInfo->LogBlockSize;
 8009cfa:	68a3      	ldr	r3, [r4, #8]
 8009cfc:	f3c3 1395 	ubfx	r3, r3, #6, #22
 8009d00:	3301      	adds	r3, #1
 8009d02:	04db      	lsls	r3, r3, #19
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8009d04:	6323      	str	r3, [r4, #48]	; 0x30
    pCardInfo->LogBlockNbr = (pCardInfo->CardCapacity) / (pCardInfo->LogBlockSize);
 8009d06:	0a5b      	lsrs	r3, r3, #9
 8009d08:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8009d0a:	b008      	add	sp, #32
 8009d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 8009d10:	f7ff fee6 	bl	8009ae0 <SD_WaitData.constprop.0>
 8009d14:	4605      	mov	r5, r0
 8009d16:	2800      	cmp	r0, #0
 8009d18:	d1ca      	bne.n	8009cb0 <BSP_SD_GetCardInfo+0x1c>
 8009d1a:	4606      	mov	r6, r0
        CSD_Tab[counter] = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009d1c:	af04      	add	r7, sp, #16
 8009d1e:	20ff      	movs	r0, #255	; 0xff
 8009d20:	f7f9 f9ea 	bl	80030f8 <SD_IO_WriteByte>
 8009d24:	55b8      	strb	r0, [r7, r6]
 8009d26:	3601      	adds	r6, #1
      for (counter = 0; counter < 16; counter++)
 8009d28:	2e10      	cmp	r6, #16
 8009d2a:	d1f8      	bne.n	8009d1e <BSP_SD_GetCardInfo+0x8a>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009d2c:	20ff      	movs	r0, #255	; 0xff
 8009d2e:	f7f9 f9e3 	bl	80030f8 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009d32:	20ff      	movs	r0, #255	; 0xff
 8009d34:	f7f9 f9e0 	bl	80030f8 <SD_IO_WriteByte>
      Csd->CSDStruct = (CSD_Tab[0] & 0xC0) >> 6;
 8009d38:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8009d3c:	7823      	ldrb	r3, [r4, #0]
 8009d3e:	0991      	lsrs	r1, r2, #6
 8009d40:	f361 0301 	bfi	r3, r1, #0, #2
      Csd->Reserved1 =  CSD_Tab[0] & 0x3F;
 8009d44:	f362 0387 	bfi	r3, r2, #2, #6
 8009d48:	7023      	strb	r3, [r4, #0]
      Csd->TAAC = CSD_Tab[1];
 8009d4a:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8009d4e:	7063      	strb	r3, [r4, #1]
      Csd->NSAC = CSD_Tab[2];
 8009d50:	f89d 3012 	ldrb.w	r3, [sp, #18]
      Csd->CardComdClasses = (CSD_Tab[4] << 4) | ((CSD_Tab[5] & 0xF0) >> 4);
 8009d54:	f89d 1015 	ldrb.w	r1, [sp, #21]
      Csd->NSAC = CSD_Tab[2];
 8009d58:	70a3      	strb	r3, [r4, #2]
      Csd->MaxBusClkFrec = CSD_Tab[3];
 8009d5a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8009d5e:	70e3      	strb	r3, [r4, #3]
      Csd->CardComdClasses = (CSD_Tab[4] << 4) | ((CSD_Tab[5] & 0xF0) >> 4);
 8009d60:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8009d64:	090a      	lsrs	r2, r1, #4
 8009d66:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 8009d6a:	88a3      	ldrh	r3, [r4, #4]
 8009d6c:	f362 030b 	bfi	r3, r2, #0, #12
 8009d70:	80a3      	strh	r3, [r4, #4]
      Csd->RdBlockLen = CSD_Tab[5] & 0x0F;
 8009d72:	0a1b      	lsrs	r3, r3, #8
 8009d74:	f361 1307 	bfi	r3, r1, #4, #4
 8009d78:	7163      	strb	r3, [r4, #5]
      Csd->PartBlockRead   = (CSD_Tab[6] & 0x80) >> 7;
 8009d7a:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009d7e:	79a2      	ldrb	r2, [r4, #6]
 8009d80:	09d9      	lsrs	r1, r3, #7
 8009d82:	f361 0200 	bfi	r2, r1, #0, #1
      Csd->WrBlockMisalign = (CSD_Tab[6] & 0x40) >> 6;
 8009d86:	1199      	asrs	r1, r3, #6
 8009d88:	f361 0241 	bfi	r2, r1, #1, #1
      Csd->RdBlockMisalign = (CSD_Tab[6] & 0x20) >> 5;
 8009d8c:	1159      	asrs	r1, r3, #5
 8009d8e:	f361 0282 	bfi	r2, r1, #2, #1
      Csd->DSRImpl         = (CSD_Tab[6] & 0x10) >> 4;
 8009d92:	1119      	asrs	r1, r3, #4
 8009d94:	f361 02c3 	bfi	r2, r1, #3, #1
 8009d98:	71a2      	strb	r2, [r4, #6]
      if(flag_SDHC == 0)
 8009d9a:	4a91      	ldr	r2, [pc, #580]	; (8009fe0 <BSP_SD_GetCardInfo+0x34c>)
 8009d9c:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8009da0:	8810      	ldrh	r0, [r2, #0]
 8009da2:	f89d 201a 	ldrb.w	r2, [sp, #26]
 8009da6:	2800      	cmp	r0, #0
 8009da8:	d17c      	bne.n	8009ea4 <BSP_SD_GetCardInfo+0x210>
        Csd->version.v1.Reserved1 = ((CSD_Tab[6] & 0x0C) >> 2);
 8009daa:	7a20      	ldrb	r0, [r4, #8]
 8009dac:	109e      	asrs	r6, r3, #2
 8009dae:	f366 0001 	bfi	r0, r6, #0, #2
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8009db2:	f89d 6018 	ldrb.w	r6, [sp, #24]
        Csd->version.v1.Reserved1 = ((CSD_Tab[6] & 0x0C) >> 2);
 8009db6:	7220      	strb	r0, [r4, #8]
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8009db8:	029b      	lsls	r3, r3, #10
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8009dba:	09b0      	lsrs	r0, r6, #6
 8009dbc:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8009dc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
                                    | ((CSD_Tab[8] & 0xC0) >> 6);
 8009dc4:	4319      	orrs	r1, r3
        Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03) << 10) 
 8009dc6:	8923      	ldrh	r3, [r4, #8]
 8009dc8:	f361 038d 	bfi	r3, r1, #2, #12
 8009dcc:	8123      	strh	r3, [r4, #8]
        Csd->version.v1.MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38) >> 3;
 8009dce:	7aa3      	ldrb	r3, [r4, #10]
 8009dd0:	10f1      	asrs	r1, r6, #3
 8009dd2:	f361 0302 	bfi	r3, r1, #0, #3
        Csd->version.v1.MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07);
 8009dd6:	f366 03c5 	bfi	r3, r6, #3, #3
 8009dda:	72a3      	strb	r3, [r4, #10]
        Csd->version.v1.MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0) >> 5;
 8009ddc:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8009de0:	7ae1      	ldrb	r1, [r4, #11]
 8009de2:	0958      	lsrs	r0, r3, #5
 8009de4:	f360 0102 	bfi	r1, r0, #0, #3
        Csd->version.v1.MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8009de8:	1098      	asrs	r0, r3, #2
 8009dea:	f360 01c5 	bfi	r1, r0, #3, #3
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8009dee:	005b      	lsls	r3, r3, #1
        Csd->version.v1.MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1C) >> 2;
 8009df0:	72e1      	strb	r1, [r4, #11]
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8009df2:	f003 0306 	and.w	r3, r3, #6
 8009df6:	7b21      	ldrb	r1, [r4, #12]
                                       |((CSD_Tab[10] & 0x80) >> 7);
 8009df8:	ea43 13d2 	orr.w	r3, r3, r2, lsr #7
        Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03) << 1)
 8009dfc:	f363 0102 	bfi	r1, r3, #0, #3
 8009e00:	7321      	strb	r1, [r4, #12]
      Csd->EraseSingleBlockEnable = (CSD_Tab[10] & 0x40) >> 6;
 8009e02:	7c23      	ldrb	r3, [r4, #16]
 8009e04:	1191      	asrs	r1, r2, #6
 8009e06:	f361 0300 	bfi	r3, r1, #0, #1
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8009e0a:	0052      	lsls	r2, r2, #1
                              |((CSD_Tab[11] & 0x80) >> 7);
 8009e0c:	f89d 101b 	ldrb.w	r1, [sp, #27]
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8009e10:	f002 027e 	and.w	r2, r2, #126	; 0x7e
                              |((CSD_Tab[11] & 0x80) >> 7);
 8009e14:	ea42 12d1 	orr.w	r2, r2, r1, lsr #7
      Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3F) << 1)
 8009e18:	f362 0347 	bfi	r3, r2, #1, #7
 8009e1c:	7423      	strb	r3, [r4, #16]
      Csd->WrProtectGrSize   = (CSD_Tab[11] & 0x7F);
 8009e1e:	7c62      	ldrb	r2, [r4, #17]
      Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8009e20:	f89d 301c 	ldrb.w	r3, [sp, #28]
      Csd->WrProtectGrSize   = (CSD_Tab[11] & 0x7F);
 8009e24:	f361 0206 	bfi	r2, r1, #0, #7
      Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80) >> 7;
 8009e28:	09d9      	lsrs	r1, r3, #7
 8009e2a:	f361 12c7 	bfi	r2, r1, #7, #1
 8009e2e:	7462      	strb	r2, [r4, #17]
      Csd->Reserved2         = (CSD_Tab[12] & 0x60) >> 5;
 8009e30:	7ca2      	ldrb	r2, [r4, #18]
 8009e32:	1159      	asrs	r1, r3, #5
 8009e34:	f361 0201 	bfi	r2, r1, #0, #2
      Csd->WrSpeedFact       = (CSD_Tab[12] & 0x1C) >> 2;
 8009e38:	1099      	asrs	r1, r3, #2
 8009e3a:	f361 0284 	bfi	r2, r1, #2, #3
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8009e3e:	009b      	lsls	r3, r3, #2
                              |((CSD_Tab[13] & 0xC0) >> 6);
 8009e40:	f89d 101d 	ldrb.w	r1, [sp, #29]
      Csd->WrSpeedFact       = (CSD_Tab[12] & 0x1C) >> 2;
 8009e44:	74a2      	strb	r2, [r4, #18]
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8009e46:	f003 030c 	and.w	r3, r3, #12
 8009e4a:	7ce2      	ldrb	r2, [r4, #19]
                              |((CSD_Tab[13] & 0xC0) >> 6);
 8009e4c:	ea43 1391 	orr.w	r3, r3, r1, lsr #6
      Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03) << 2)
 8009e50:	f363 0203 	bfi	r2, r3, #0, #4
      Csd->WriteBlockPartial = (CSD_Tab[13] & 0x20) >> 5;
 8009e54:	1148      	asrs	r0, r1, #5
 8009e56:	4613      	mov	r3, r2
 8009e58:	f360 1304 	bfi	r3, r0, #4, #1
      Csd->FileFormatGrouop  = (CSD_Tab[14] & 0x80) >> 7;
 8009e5c:	f89d 201e 	ldrb.w	r2, [sp, #30]
      Csd->WriteBlockPartial = (CSD_Tab[13] & 0x20) >> 5;
 8009e60:	74e3      	strb	r3, [r4, #19]
      Csd->Reserved3         = (CSD_Tab[13] & 0x1F);
 8009e62:	7d23      	ldrb	r3, [r4, #20]
 8009e64:	f361 0304 	bfi	r3, r1, #0, #5
      Csd->FileFormatGrouop  = (CSD_Tab[14] & 0x80) >> 7;
 8009e68:	09d1      	lsrs	r1, r2, #7
 8009e6a:	f361 1345 	bfi	r3, r1, #5, #1
      Csd->CopyFlag          = (CSD_Tab[14] & 0x40) >> 6;
 8009e6e:	1191      	asrs	r1, r2, #6
 8009e70:	f361 1386 	bfi	r3, r1, #6, #1
      Csd->PermWrProtect     = (CSD_Tab[14] & 0x20) >> 5;
 8009e74:	1151      	asrs	r1, r2, #5
 8009e76:	f361 13c7 	bfi	r3, r1, #7, #1
 8009e7a:	7523      	strb	r3, [r4, #20]
      Csd->TempWrProtect     = (CSD_Tab[14] & 0x10) >> 4;
 8009e7c:	7d63      	ldrb	r3, [r4, #21]
 8009e7e:	1111      	asrs	r1, r2, #4
 8009e80:	f361 0300 	bfi	r3, r1, #0, #1
      Csd->FileFormat        = (CSD_Tab[14] & 0x0C) >> 2;
 8009e84:	1091      	asrs	r1, r2, #2
 8009e86:	f361 0342 	bfi	r3, r1, #1, #2
      Csd->Reserved4         = (CSD_Tab[14] & 0x03);
 8009e8a:	f362 03c4 	bfi	r3, r2, #3, #2
      Csd->crc               = (CSD_Tab[15] & 0xFE) >> 1;
 8009e8e:	f89d 201f 	ldrb.w	r2, [sp, #31]
      Csd->Reserved4         = (CSD_Tab[14] & 0x03);
 8009e92:	7563      	strb	r3, [r4, #21]
      Csd->crc               = (CSD_Tab[15] & 0xFE) >> 1;
 8009e94:	7da3      	ldrb	r3, [r4, #22]
 8009e96:	0851      	lsrs	r1, r2, #1
 8009e98:	f361 0306 	bfi	r3, r1, #0, #7
      Csd->Reserved5         = (CSD_Tab[15] & 0x01);
 8009e9c:	f362 13c7 	bfi	r3, r2, #7, #1
 8009ea0:	75a3      	strb	r3, [r4, #22]
 8009ea2:	e706      	b.n	8009cb2 <BSP_SD_GetCardInfo+0x1e>
        Csd->version.v2.Reserved1 = ((CSD_Tab[6] & 0x0F) << 2) | ((CSD_Tab[7] & 0xC0) >> 6);
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	7a20      	ldrb	r0, [r4, #8]
 8009ea8:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8009eac:	ea43 1391 	orr.w	r3, r3, r1, lsr #6
 8009eb0:	f363 0005 	bfi	r0, r3, #0, #6
        Csd->version.v2.DeviceSize= ((CSD_Tab[7] & 0x3F) << 16) | (CSD_Tab[8] << 8) | CSD_Tab[9];    
 8009eb4:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        Csd->version.v2.Reserved1 = ((CSD_Tab[6] & 0x0F) << 2) | ((CSD_Tab[7] & 0xC0) >> 6);
 8009eb8:	7220      	strb	r0, [r4, #8]
        Csd->version.v2.DeviceSize= ((CSD_Tab[7] & 0x3F) << 16) | (CSD_Tab[8] << 8) | CSD_Tab[9];    
 8009eba:	ba5b      	rev16	r3, r3
 8009ebc:	0409      	lsls	r1, r1, #16
 8009ebe:	f401 117c 	and.w	r1, r1, #4128768	; 0x3f0000
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	430b      	orrs	r3, r1
 8009ec6:	68a1      	ldr	r1, [r4, #8]
 8009ec8:	f363 119b 	bfi	r1, r3, #6, #22
 8009ecc:	60a1      	str	r1, [r4, #8]
        Csd->version.v2.Reserved2 = ((CSD_Tab[10] & 0x80) >> 8);
 8009ece:	0e09      	lsrs	r1, r1, #24
 8009ed0:	f36f 1104 	bfc	r1, #4, #1
 8009ed4:	72e1      	strb	r1, [r4, #11]
 8009ed6:	e794      	b.n	8009e02 <BSP_SD_GetCardInfo+0x16e>
    if(SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 8009ed8:	f7ff fe02 	bl	8009ae0 <SD_WaitData.constprop.0>
 8009edc:	4606      	mov	r6, r0
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	f47f aef9 	bne.w	8009cd6 <BSP_SD_GetCardInfo+0x42>
 8009ee4:	4607      	mov	r7, r0
        CID_Tab[counter] = SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009ee6:	f10d 0810 	add.w	r8, sp, #16
 8009eea:	20ff      	movs	r0, #255	; 0xff
 8009eec:	f7f9 f904 	bl	80030f8 <SD_IO_WriteByte>
 8009ef0:	f808 0007 	strb.w	r0, [r8, r7]
      for (counter = 0; counter < 16; counter++)
 8009ef4:	3701      	adds	r7, #1
 8009ef6:	2f10      	cmp	r7, #16
 8009ef8:	d1f7      	bne.n	8009eea <BSP_SD_GetCardInfo+0x256>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009efa:	20ff      	movs	r0, #255	; 0xff
 8009efc:	f7f9 f8fc 	bl	80030f8 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 8009f00:	20ff      	movs	r0, #255	; 0xff
 8009f02:	f7f9 f8f9 	bl	80030f8 <SD_IO_WriteByte>
      Cid->ManufacturerID = CID_Tab[0];
 8009f06:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8009f0a:	7623      	strb	r3, [r4, #24]
      Cid->OEM_AppliID = CID_Tab[1] << 8;
 8009f0c:	f89d 3011 	ldrb.w	r3, [sp, #17]
      Cid->OEM_AppliID |= CID_Tab[2];
 8009f10:	f89d 2012 	ldrb.w	r2, [sp, #18]
      Cid->OEM_AppliID = CID_Tab[1] << 8;
 8009f14:	021b      	lsls	r3, r3, #8
 8009f16:	8363      	strh	r3, [r4, #26]
      Cid->OEM_AppliID |= CID_Tab[2];
 8009f18:	8b63      	ldrh	r3, [r4, #26]
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	8363      	strh	r3, [r4, #26]
      Cid->ProdName1 = CID_Tab[3] << 24;
 8009f20:	f89d 3013 	ldrb.w	r3, [sp, #19]
      Cid->ProdName1 |= CID_Tab[4] << 16;
 8009f24:	f89d 2014 	ldrb.w	r2, [sp, #20]
      Cid->ProdName1 = CID_Tab[3] << 24;
 8009f28:	061b      	lsls	r3, r3, #24
 8009f2a:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[4] << 16;
 8009f2c:	69e3      	ldr	r3, [r4, #28]
 8009f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f32:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[5] << 8;
 8009f34:	69e3      	ldr	r3, [r4, #28]
 8009f36:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8009f3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009f3e:	61e3      	str	r3, [r4, #28]
      Cid->ProdName1 |= CID_Tab[6];
 8009f40:	69e2      	ldr	r2, [r4, #28]
 8009f42:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	61e3      	str	r3, [r4, #28]
      Cid->ProdName2 = CID_Tab[7];
 8009f4a:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8009f4e:	f884 3020 	strb.w	r3, [r4, #32]
      Cid->ProdRev = CID_Tab[8];
 8009f52:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8009f56:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      Cid->ProdSN = CID_Tab[9] << 24;
 8009f5a:	f89d 3019 	ldrb.w	r3, [sp, #25]
      Cid->ProdSN |= CID_Tab[10] << 16;
 8009f5e:	f89d 201a 	ldrb.w	r2, [sp, #26]
      Cid->ProdSN = CID_Tab[9] << 24;
 8009f62:	061b      	lsls	r3, r3, #24
 8009f64:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[10] << 16;
 8009f66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f6c:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[11] << 8;
 8009f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f70:	f89d 201b 	ldrb.w	r2, [sp, #27]
 8009f74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8009f78:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->ProdSN |= CID_Tab[12];
 8009f7a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009f7c:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8009f80:	4313      	orrs	r3, r2
 8009f82:	6263      	str	r3, [r4, #36]	; 0x24
      Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8009f84:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8009f88:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8009f8c:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
      Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8009f90:	021b      	lsls	r3, r3, #8
 8009f92:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
      Cid->Reserved1 |= (CID_Tab[13] & 0xF0) >> 4;
 8009f96:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
      Cid->ManufactDate = (CID_Tab[13] & 0x0F) << 8;
 8009f9a:	8563      	strh	r3, [r4, #42]	; 0x2a
      Cid->ManufactDate |= CID_Tab[14];
 8009f9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009f9e:	f89d 201e 	ldrb.w	r2, [sp, #30]
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	8563      	strh	r3, [r4, #42]	; 0x2a
      Cid->CID_CRC = (CID_Tab[15] & 0xFE) >> 1;
 8009fa8:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8009fac:	085b      	lsrs	r3, r3, #1
 8009fae:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
      Cid->Reserved2 = 1;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8009fb8:	e68e      	b.n	8009cd8 <BSP_SD_GetCardInfo+0x44>
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8009fba:	8923      	ldrh	r3, [r4, #8]
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8009fbc:	7b22      	ldrb	r2, [r4, #12]
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8009fbe:	f3c3 038b 	ubfx	r3, r3, #2, #12
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8009fc2:	f002 0207 	and.w	r2, r2, #7
 8009fc6:	3202      	adds	r2, #2
    pCardInfo->CardCapacity = (pCardInfo->Csd.version.v1.DeviceSize + 1) ;
 8009fc8:	3301      	adds	r3, #1
    pCardInfo->CardCapacity *= (1 << (pCardInfo->Csd.version.v1.DeviceSizeMul + 2));
 8009fca:	4093      	lsls	r3, r2
    pCardInfo->LogBlockSize = 512;
 8009fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009fd0:	63e2      	str	r2, [r4, #60]	; 0x3c
    pCardInfo->CardBlockSize = 1 << (pCardInfo->Csd.RdBlockLen);
 8009fd2:	7962      	ldrb	r2, [r4, #5]
 8009fd4:	2101      	movs	r1, #1
 8009fd6:	0912      	lsrs	r2, r2, #4
 8009fd8:	4091      	lsls	r1, r2
 8009fda:	6361      	str	r1, [r4, #52]	; 0x34
    pCardInfo->CardCapacity *= pCardInfo->CardBlockSize;
 8009fdc:	4093      	lsls	r3, r2
 8009fde:	e691      	b.n	8009d04 <BSP_SD_GetCardInfo+0x70>
 8009fe0:	2000079a 	.word	0x2000079a

08009fe4 <BSP_SD_ReadBlocks>:
{
 8009fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009fe8:	2300      	movs	r3, #0
 8009fea:	9300      	str	r3, [sp, #0]
{
 8009fec:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009fee:	23ff      	movs	r3, #255	; 0xff
 8009ff0:	a802      	add	r0, sp, #8
{
 8009ff2:	4688      	mov	r8, r1
 8009ff4:	4617      	mov	r7, r2
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 8009ff6:	2110      	movs	r1, #16
 8009ff8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ffc:	f7ff fcfe 	bl	80099fc <SD_SendCmd>
 800a000:	f89d 5008 	ldrb.w	r5, [sp, #8]
  SD_IO_CSState(1);
 800a004:	2001      	movs	r0, #1
 800a006:	f7f9 f85d 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a00a:	20ff      	movs	r0, #255	; 0xff
 800a00c:	f7f9 f874 	bl	80030f8 <SD_IO_WriteByte>
  if ( response.r1 != SD_R1_NO_ERROR)
 800a010:	b115      	cbz	r5, 800a018 <BSP_SD_ReadBlocks+0x34>
  uint8_t *ptr = NULL;
 800a012:	2600      	movs	r6, #0
  uint8_t retr = BSP_SD_ERROR;
 800a014:	2501      	movs	r5, #1
 800a016:	e011      	b.n	800a03c <BSP_SD_ReadBlocks+0x58>
  ptr = pvPortMalloc(sizeof(uint8_t)*BlockSize);
 800a018:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a01c:	f000 f9ec 	bl	800a3f8 <pvPortMalloc>
  if( ptr == NULL )
 800a020:	4606      	mov	r6, r0
 800a022:	2800      	cmp	r0, #0
 800a024:	d0f5      	beq.n	800a012 <BSP_SD_ReadBlocks+0x2e>
  memset(ptr, SD_DUMMY_BYTE, sizeof(uint8_t)*BlockSize);
 800a026:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a02a:	21ff      	movs	r1, #255	; 0xff
 800a02c:	f001 fef7 	bl	800be1e <memset>
    response = SD_SendCmd(SD_CMD_READ_SINGLE_BLOCK, (ReadAddr + offset) * (flag_SDHC == 1 ? 1: BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 800a030:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800a0b8 <BSP_SD_ReadBlocks+0xd4>
 800a034:	eba8 0804 	sub.w	r8, r8, r4
 800a038:	46aa      	mov	sl, r5
  while (NumOfBlocks--)
 800a03a:	b96f      	cbnz	r7, 800a058 <BSP_SD_ReadBlocks+0x74>
  SD_IO_CSState(1);
 800a03c:	2001      	movs	r0, #1
 800a03e:	f7f9 f841 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a042:	20ff      	movs	r0, #255	; 0xff
 800a044:	f7f9 f858 	bl	80030f8 <SD_IO_WriteByte>
  if(ptr != NULL) vPortFree(ptr);
 800a048:	b116      	cbz	r6, 800a050 <BSP_SD_ReadBlocks+0x6c>
 800a04a:	4630      	mov	r0, r6
 800a04c:	f000 fa62 	bl	800a514 <vPortFree>
}
 800a050:	4628      	mov	r0, r5
 800a052:	b004      	add	sp, #16
 800a054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    response = SD_SendCmd(SD_CMD_READ_SINGLE_BLOCK, (ReadAddr + offset) * (flag_SDHC == 1 ? 1: BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 800a058:	f8b9 3000 	ldrh.w	r3, [r9]
 800a05c:	f8cd a000 	str.w	sl, [sp]
 800a060:	2b01      	cmp	r3, #1
 800a062:	bf14      	ite	ne
 800a064:	f44f 7100 	movne.w	r1, #512	; 0x200
 800a068:	2101      	moveq	r1, #1
 800a06a:	eb08 0204 	add.w	r2, r8, r4
 800a06e:	23ff      	movs	r3, #255	; 0xff
 800a070:	434a      	muls	r2, r1
 800a072:	a802      	add	r0, sp, #8
 800a074:	2111      	movs	r1, #17
 800a076:	f7ff fcc1 	bl	80099fc <SD_SendCmd>
    if ( response.r1 != SD_R1_NO_ERROR)
 800a07a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1c8      	bne.n	800a014 <BSP_SD_ReadBlocks+0x30>
    if (SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_SD_OK)
 800a082:	f7ff fd2d 	bl	8009ae0 <SD_WaitData.constprop.0>
 800a086:	3f01      	subs	r7, #1
 800a088:	2800      	cmp	r0, #0
 800a08a:	d1c3      	bne.n	800a014 <BSP_SD_ReadBlocks+0x30>
      SD_IO_WriteReadData(ptr, (uint8_t*)pData + offset, BlockSize);
 800a08c:	4621      	mov	r1, r4
 800a08e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a092:	4630      	mov	r0, r6
 800a094:	f7f9 f820 	bl	80030d8 <SD_IO_WriteReadData>
      SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a098:	20ff      	movs	r0, #255	; 0xff
 800a09a:	f7f9 f82d 	bl	80030f8 <SD_IO_WriteByte>
      SD_IO_WriteByte(SD_DUMMY_BYTE);      
 800a09e:	20ff      	movs	r0, #255	; 0xff
 800a0a0:	f7f9 f82a 	bl	80030f8 <SD_IO_WriteByte>
    SD_IO_CSState(1);
 800a0a4:	2001      	movs	r0, #1
 800a0a6:	f7f9 f80d 	bl	80030c4 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a0aa:	20ff      	movs	r0, #255	; 0xff
 800a0ac:	f7f9 f824 	bl	80030f8 <SD_IO_WriteByte>
 800a0b0:	f504 7400 	add.w	r4, r4, #512	; 0x200
 800a0b4:	e7c1      	b.n	800a03a <BSP_SD_ReadBlocks+0x56>
 800a0b6:	bf00      	nop
 800a0b8:	2000079a 	.word	0x2000079a

0800a0bc <BSP_SD_WriteBlocks>:
{
 800a0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c0:	b085      	sub	sp, #20
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	9300      	str	r3, [sp, #0]
{
 800a0c6:	4604      	mov	r4, r0
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 800a0c8:	23ff      	movs	r3, #255	; 0xff
 800a0ca:	a802      	add	r0, sp, #8
{
 800a0cc:	4688      	mov	r8, r1
 800a0ce:	4616      	mov	r6, r2
  response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, BlockSize, 0xFF, SD_ANSWER_R1_EXPECTED);
 800a0d0:	2110      	movs	r1, #16
 800a0d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0d6:	f7ff fc91 	bl	80099fc <SD_SendCmd>
 800a0da:	f89d 5008 	ldrb.w	r5, [sp, #8]
  SD_IO_CSState(1);
 800a0de:	2001      	movs	r0, #1
 800a0e0:	f7f8 fff0 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a0e4:	20ff      	movs	r0, #255	; 0xff
 800a0e6:	f7f9 f807 	bl	80030f8 <SD_IO_WriteByte>
  if ( response.r1 != SD_R1_NO_ERROR)
 800a0ea:	b155      	cbz	r5, 800a102 <BSP_SD_WriteBlocks+0x46>
  uint8_t retr = BSP_SD_ERROR;
 800a0ec:	2501      	movs	r5, #1
  SD_IO_CSState(1);    
 800a0ee:	2001      	movs	r0, #1
 800a0f0:	f7f8 ffe8 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a0f4:	20ff      	movs	r0, #255	; 0xff
 800a0f6:	f7f8 ffff 	bl	80030f8 <SD_IO_WriteByte>
}
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	b005      	add	sp, #20
 800a0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ptr = pvPortMalloc(sizeof(uint8_t)*BlockSize);
 800a102:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a106:	f000 f977 	bl	800a3f8 <pvPortMalloc>
  if (ptr == NULL)
 800a10a:	4607      	mov	r7, r0
 800a10c:	2800      	cmp	r0, #0
 800a10e:	d0ed      	beq.n	800a0ec <BSP_SD_WriteBlocks+0x30>
 800a110:	eba8 0804 	sub.w	r8, r8, r4
    response = SD_SendCmd(SD_CMD_WRITE_SINGLE_BLOCK, (WriteAddr + offset) * (flag_SDHC == 1 ? 1 : BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 800a114:	46ab      	mov	fp, r5
  while (NumOfBlocks--)
 800a116:	b91e      	cbnz	r6, 800a120 <BSP_SD_WriteBlocks+0x64>
  if(ptr != NULL) vPortFree(ptr);
 800a118:	4638      	mov	r0, r7
 800a11a:	f000 f9fb 	bl	800a514 <vPortFree>
 800a11e:	e7e6      	b.n	800a0ee <BSP_SD_WriteBlocks+0x32>
    response = SD_SendCmd(SD_CMD_WRITE_SINGLE_BLOCK, (WriteAddr + offset) * (flag_SDHC == 1 ? 1 : BlockSize), 0xFF, SD_ANSWER_R1_EXPECTED);
 800a120:	4b26      	ldr	r3, [pc, #152]	; (800a1bc <BSP_SD_WriteBlocks+0x100>)
 800a122:	881b      	ldrh	r3, [r3, #0]
 800a124:	f8cd b000 	str.w	fp, [sp]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	bf14      	ite	ne
 800a12c:	f44f 7100 	movne.w	r1, #512	; 0x200
 800a130:	2101      	moveq	r1, #1
 800a132:	eb08 0204 	add.w	r2, r8, r4
 800a136:	434a      	muls	r2, r1
 800a138:	23ff      	movs	r3, #255	; 0xff
 800a13a:	2118      	movs	r1, #24
 800a13c:	a802      	add	r0, sp, #8
 800a13e:	f7ff fc5d 	bl	80099fc <SD_SendCmd>
    if (response.r1 != SD_R1_NO_ERROR)
 800a142:	f89d 9008 	ldrb.w	r9, [sp, #8]
 800a146:	f1b9 0f00 	cmp.w	r9, #0
 800a14a:	d135      	bne.n	800a1b8 <BSP_SD_WriteBlocks+0xfc>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a14c:	20ff      	movs	r0, #255	; 0xff
 800a14e:	f7f8 ffd3 	bl	80030f8 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a152:	20ff      	movs	r0, #255	; 0xff
 800a154:	f7f8 ffd0 	bl	80030f8 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_TOKEN_START_DATA_SINGLE_BLOCK_WRITE);
 800a158:	20fe      	movs	r0, #254	; 0xfe
 800a15a:	f7f8 ffcd 	bl	80030f8 <SD_IO_WriteByte>
    SD_IO_WriteReadData((uint8_t*)pData + offset, ptr, BlockSize);
 800a15e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a162:	4639      	mov	r1, r7
 800a164:	4620      	mov	r0, r4
 800a166:	f7f8 ffb7 	bl	80030d8 <SD_IO_WriteReadData>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a16a:	20ff      	movs	r0, #255	; 0xff
 800a16c:	f7f8 ffc4 	bl	80030f8 <SD_IO_WriteByte>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a170:	20ff      	movs	r0, #255	; 0xff
 800a172:	f7f8 ffc1 	bl	80030f8 <SD_IO_WriteByte>
  dataresponse = SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a176:	20ff      	movs	r0, #255	; 0xff
 800a178:	f7f8 ffbe 	bl	80030f8 <SD_IO_WriteByte>
 800a17c:	4682      	mov	sl, r0
  SD_IO_WriteByte(SD_DUMMY_BYTE); /* read the busy response byte*/
 800a17e:	20ff      	movs	r0, #255	; 0xff
 800a180:	f7f8 ffba 	bl	80030f8 <SD_IO_WriteByte>
  switch (dataresponse & 0x1F)
 800a184:	f00a 031f 	and.w	r3, sl, #31
 800a188:	2b05      	cmp	r3, #5
 800a18a:	d115      	bne.n	800a1b8 <BSP_SD_WriteBlocks+0xfc>
    SD_IO_CSState(1);
 800a18c:	2001      	movs	r0, #1
 800a18e:	f7f8 ff99 	bl	80030c4 <SD_IO_CSState>
    SD_IO_CSState(0);
 800a192:	4648      	mov	r0, r9
 800a194:	f7f8 ff96 	bl	80030c4 <SD_IO_CSState>
    while (SD_IO_WriteByte(SD_DUMMY_BYTE) != 0xFF);
 800a198:	20ff      	movs	r0, #255	; 0xff
 800a19a:	f7f8 ffad 	bl	80030f8 <SD_IO_WriteByte>
 800a19e:	28ff      	cmp	r0, #255	; 0xff
 800a1a0:	4681      	mov	r9, r0
 800a1a2:	d1f9      	bne.n	800a198 <BSP_SD_WriteBlocks+0xdc>
    SD_IO_CSState(1);    
 800a1a4:	2001      	movs	r0, #1
 800a1a6:	f7f8 ff8d 	bl	80030c4 <SD_IO_CSState>
    SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a1aa:	4648      	mov	r0, r9
 800a1ac:	f7f8 ffa4 	bl	80030f8 <SD_IO_WriteByte>
 800a1b0:	3e01      	subs	r6, #1
 800a1b2:	f504 7400 	add.w	r4, r4, #512	; 0x200
 800a1b6:	e7ae      	b.n	800a116 <BSP_SD_WriteBlocks+0x5a>
  uint8_t retr = BSP_SD_ERROR;
 800a1b8:	2501      	movs	r5, #1
 800a1ba:	e7ad      	b.n	800a118 <BSP_SD_WriteBlocks+0x5c>
 800a1bc:	2000079a 	.word	0x2000079a

0800a1c0 <BSP_SD_GetCardState>:
{
 800a1c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  retr = SD_SendCmd(SD_CMD_SEND_STATUS, 0, 0xFF, SD_ANSWER_R2_EXPECTED);
 800a1c2:	2302      	movs	r3, #2
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	210d      	movs	r1, #13
 800a1c8:	9300      	str	r3, [sp, #0]
 800a1ca:	a802      	add	r0, sp, #8
 800a1cc:	23ff      	movs	r3, #255	; 0xff
 800a1ce:	f7ff fc15 	bl	80099fc <SD_SendCmd>
  SD_IO_CSState(1);    
 800a1d2:	2001      	movs	r0, #1
 800a1d4:	f7f8 ff76 	bl	80030c4 <SD_IO_CSState>
  SD_IO_WriteByte(SD_DUMMY_BYTE);
 800a1d8:	20ff      	movs	r0, #255	; 0xff
 800a1da:	f7f8 ff8d 	bl	80030f8 <SD_IO_WriteByte>
  if(( retr.r1 == SD_R1_NO_ERROR) && ( retr.r2 == SD_R2_NO_ERROR))
 800a1de:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a1e2:	b93b      	cbnz	r3, 800a1f4 <BSP_SD_GetCardState+0x34>
 800a1e4:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800a1e8:	3000      	adds	r0, #0
 800a1ea:	bf18      	it	ne
 800a1ec:	2001      	movne	r0, #1
}
 800a1ee:	b005      	add	sp, #20
 800a1f0:	f85d fb04 	ldr.w	pc, [sp], #4
 800a1f4:	2001      	movs	r0, #1
 800a1f6:	e7fa      	b.n	800a1ee <BSP_SD_GetCardState+0x2e>

0800a1f8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a1f8:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800a1fa:	f001 f801 	bl	800b200 <vTaskStartScheduler>
  
  return osOK;
}
 800a1fe:	2000      	movs	r0, #0
 800a200:	bd08      	pop	{r3, pc}

0800a202 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a202:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a204:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 800a208:	8a02      	ldrh	r2, [r0, #16]
{
 800a20a:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a20c:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 800a210:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800a212:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800a214:	bf14      	ite	ne
 800a216:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a218:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a21a:	a803      	add	r0, sp, #12
 800a21c:	9001      	str	r0, [sp, #4]
 800a21e:	9400      	str	r4, [sp, #0]
 800a220:	4628      	mov	r0, r5
 800a222:	f000 fe80 	bl	800af26 <xTaskCreate>
 800a226:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a228:	bf0c      	ite	eq
 800a22a:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 800a22c:	2000      	movne	r0, #0
}
 800a22e:	b005      	add	sp, #20
 800a230:	bd30      	pop	{r4, r5, pc}

0800a232 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a232:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a234:	2800      	cmp	r0, #0
 800a236:	bf08      	it	eq
 800a238:	2001      	moveq	r0, #1
 800a23a:	f000 ffad 	bl	800b198 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a23e:	2000      	movs	r0, #0
 800a240:	bd08      	pop	{r3, pc}

0800a242 <osSemaphoreCreate>:
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 800a242:	2901      	cmp	r1, #1
{ 
 800a244:	b510      	push	{r4, lr}
 800a246:	4608      	mov	r0, r1
  if (count == 1) {
 800a248:	d10c      	bne.n	800a264 <osSemaphoreCreate+0x22>
    vSemaphoreCreateBinary(sema);
 800a24a:	2203      	movs	r2, #3
 800a24c:	2100      	movs	r1, #0
 800a24e:	f000 fbef 	bl	800aa30 <xQueueGenericCreate>
 800a252:	4604      	mov	r4, r0
 800a254:	b120      	cbz	r0, 800a260 <osSemaphoreCreate+0x1e>
 800a256:	2300      	movs	r3, #0
 800a258:	461a      	mov	r2, r3
 800a25a:	4619      	mov	r1, r3
 800a25c:	f000 fc0c 	bl	800aa78 <xQueueGenericSend>
#else
    return NULL;
#endif
  }
#endif
}
 800a260:	4620      	mov	r0, r4
 800a262:	bd10      	pop	{r4, pc}
    return NULL;
 800a264:	2400      	movs	r4, #0
 800a266:	e7fb      	b.n	800a260 <osSemaphoreCreate+0x1e>

0800a268 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a268:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a26a:	2400      	movs	r4, #0
{
 800a26c:	460a      	mov	r2, r1
  portBASE_TYPE taskWoken = pdFALSE;  
 800a26e:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 800a270:	b1e8      	cbz	r0, 800a2ae <osSemaphoreWait+0x46>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a272:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 800a276:	b1a3      	cbz	r3, 800a2a2 <osSemaphoreWait+0x3a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a278:	aa01      	add	r2, sp, #4
 800a27a:	4621      	mov	r1, r4
 800a27c:	f000 fdca 	bl	800ae14 <xQueueReceiveFromISR>
 800a280:	2801      	cmp	r0, #1
 800a282:	d002      	beq.n	800a28a <osSemaphoreWait+0x22>
      return osErrorOS;
 800a284:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 800a286:	b002      	add	sp, #8
 800a288:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 800a28a:	9b01      	ldr	r3, [sp, #4]
 800a28c:	b13b      	cbz	r3, 800a29e <osSemaphoreWait+0x36>
 800a28e:	4b09      	ldr	r3, [pc, #36]	; (800a2b4 <osSemaphoreWait+0x4c>)
 800a290:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a294:	601a      	str	r2, [r3, #0]
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	f3bf 8f6f 	isb	sy
  return osOK;
 800a29e:	2000      	movs	r0, #0
 800a2a0:	e7f1      	b.n	800a286 <osSemaphoreWait+0x1e>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800a2a2:	4619      	mov	r1, r3
 800a2a4:	f000 fcf2 	bl	800ac8c <xQueueGenericReceive>
 800a2a8:	2801      	cmp	r0, #1
 800a2aa:	d1eb      	bne.n	800a284 <osSemaphoreWait+0x1c>
 800a2ac:	e7f7      	b.n	800a29e <osSemaphoreWait+0x36>
    return osErrorParameter;
 800a2ae:	2080      	movs	r0, #128	; 0x80
 800a2b0:	e7e9      	b.n	800a286 <osSemaphoreWait+0x1e>
 800a2b2:	bf00      	nop
 800a2b4:	e000ed04 	.word	0xe000ed04

0800a2b8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800a2b8:	b513      	push	{r0, r1, r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 800a2ba:	2400      	movs	r4, #0
 800a2bc:	9401      	str	r4, [sp, #4]
 800a2be:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 800a2c2:	b193      	cbz	r3, 800a2ea <osSemaphoreRelease+0x32>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a2c4:	a901      	add	r1, sp, #4
 800a2c6:	f000 fc8d 	bl	800abe4 <xQueueGiveFromISR>
 800a2ca:	2801      	cmp	r0, #1
 800a2cc:	d113      	bne.n	800a2f6 <osSemaphoreRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a2ce:	9b01      	ldr	r3, [sp, #4]
 800a2d0:	b913      	cbnz	r3, 800a2d8 <osSemaphoreRelease+0x20>
  osStatus result = osOK;
 800a2d2:	2000      	movs	r0, #0
      result = osErrorOS;
    }
  }
  
  return result;
}
 800a2d4:	b002      	add	sp, #8
 800a2d6:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 800a2d8:	4b08      	ldr	r3, [pc, #32]	; (800a2fc <osSemaphoreRelease+0x44>)
 800a2da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2de:	601a      	str	r2, [r3, #0]
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	f3bf 8f6f 	isb	sy
 800a2e8:	e7f3      	b.n	800a2d2 <osSemaphoreRelease+0x1a>
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	f000 fbc3 	bl	800aa78 <xQueueGenericSend>
 800a2f2:	2801      	cmp	r0, #1
 800a2f4:	d0ed      	beq.n	800a2d2 <osSemaphoreRelease+0x1a>
      result = osErrorOS;
 800a2f6:	20ff      	movs	r0, #255	; 0xff
 800a2f8:	e7ec      	b.n	800a2d4 <osSemaphoreRelease+0x1c>
 800a2fa:	bf00      	nop
 800a2fc:	e000ed04 	.word	0xe000ed04

0800a300 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800a300:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800a302:	f001 fb7f 	bl	800ba04 <xTaskGetSchedulerState>
 800a306:	2801      	cmp	r0, #1
 800a308:	d003      	beq.n	800a312 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800a30a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 800a30e:	f000 ba01 	b.w	800a714 <xPortSysTickHandler>
 800a312:	bd08      	pop	{r3, pc}

0800a314 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800a314:	b510      	push	{r4, lr}
 800a316:	f3ef 8405 	mrs	r4, IPSR
  if (inHandlerMode()) {
 800a31a:	b91c      	cbnz	r4, 800a324 <osMessageDelete+0x10>
    return osErrorISR;
  }

  vQueueDelete(queue_id);
 800a31c:	f000 fdf0 	bl	800af00 <vQueueDelete>

  return osOK; 
 800a320:	4620      	mov	r0, r4
 800a322:	bd10      	pop	{r4, pc}
    return osErrorISR;
 800a324:	2082      	movs	r0, #130	; 0x82
}
 800a326:	bd10      	pop	{r4, pc}

0800a328 <osSemaphoreDelete>:
 800a328:	f7ff bff4 	b.w	800a314 <osMessageDelete>

0800a32c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a32c:	f100 0308 	add.w	r3, r0, #8
 800a330:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a332:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a336:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a338:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a33a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a33c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a33e:	6003      	str	r3, [r0, #0]
 800a340:	4770      	bx	lr

0800a342 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a342:	2300      	movs	r3, #0
 800a344:	6103      	str	r3, [r0, #16]
 800a346:	4770      	bx	lr

0800a348 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800a348:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a34a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a34c:	689a      	ldr	r2, [r3, #8]
 800a34e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a350:	689a      	ldr	r2, [r3, #8]
 800a352:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a354:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800a356:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a358:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800a35a:	3301      	adds	r3, #1
 800a35c:	6003      	str	r3, [r0, #0]
 800a35e:	4770      	bx	lr

0800a360 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a360:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a362:	1c53      	adds	r3, r2, #1
{
 800a364:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 800a366:	d10a      	bne.n	800a37e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a368:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a36e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a370:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800a372:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800a374:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a376:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800a378:	3301      	adds	r3, #1
 800a37a:	6003      	str	r3, [r0, #0]
 800a37c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a37e:	f100 0308 	add.w	r3, r0, #8
 800a382:	685c      	ldr	r4, [r3, #4]
 800a384:	6825      	ldr	r5, [r4, #0]
 800a386:	42aa      	cmp	r2, r5
 800a388:	d3ef      	bcc.n	800a36a <vListInsert+0xa>
 800a38a:	4623      	mov	r3, r4
 800a38c:	e7f9      	b.n	800a382 <vListInsert+0x22>

0800a38e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a38e:	6841      	ldr	r1, [r0, #4]
 800a390:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a392:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a394:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a396:	6882      	ldr	r2, [r0, #8]
 800a398:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a39a:	6859      	ldr	r1, [r3, #4]
 800a39c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a39e:	bf08      	it	eq
 800a3a0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800a3a6:	6818      	ldr	r0, [r3, #0]
 800a3a8:	3801      	subs	r0, #1
 800a3aa:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800a3ac:	4770      	bx	lr
	...

0800a3b0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3b0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3b2:	4b0f      	ldr	r3, [pc, #60]	; (800a3f0 <prvInsertBlockIntoFreeList+0x40>)
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	4282      	cmp	r2, r0
 800a3b8:	d318      	bcc.n	800a3ec <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3ba:	685c      	ldr	r4, [r3, #4]
 800a3bc:	1919      	adds	r1, r3, r4
 800a3be:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3c0:	bf01      	itttt	eq
 800a3c2:	6841      	ldreq	r1, [r0, #4]
 800a3c4:	4618      	moveq	r0, r3
 800a3c6:	1909      	addeq	r1, r1, r4
 800a3c8:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3ca:	6844      	ldr	r4, [r0, #4]
 800a3cc:	1901      	adds	r1, r0, r4
 800a3ce:	428a      	cmp	r2, r1
 800a3d0:	d107      	bne.n	800a3e2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a3d2:	4908      	ldr	r1, [pc, #32]	; (800a3f4 <prvInsertBlockIntoFreeList+0x44>)
 800a3d4:	6809      	ldr	r1, [r1, #0]
 800a3d6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3d8:	bf1f      	itttt	ne
 800a3da:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a3dc:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3de:	1909      	addne	r1, r1, r4
 800a3e0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a3e2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a3e4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a3e6:	bf18      	it	ne
 800a3e8:	6018      	strne	r0, [r3, #0]
 800a3ea:	bd10      	pop	{r4, pc}
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	e7e1      	b.n	800a3b4 <prvInsertBlockIntoFreeList+0x4>
 800a3f0:	200227ac 	.word	0x200227ac
 800a3f4:	2000079c 	.word	0x2000079c

0800a3f8 <pvPortMalloc>:
{
 800a3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800a3fe:	f000 ff47 	bl	800b290 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800a402:	493e      	ldr	r1, [pc, #248]	; (800a4fc <pvPortMalloc+0x104>)
 800a404:	4d3e      	ldr	r5, [pc, #248]	; (800a500 <pvPortMalloc+0x108>)
 800a406:	680b      	ldr	r3, [r1, #0]
 800a408:	bb0b      	cbnz	r3, 800a44e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800a40a:	4a3e      	ldr	r2, [pc, #248]	; (800a504 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a40c:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a40e:	bf1f      	itttt	ne
 800a410:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a412:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a416:	f502 3308 	addne.w	r3, r2, #139264	; 0x22000
 800a41a:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a41c:	bf14      	ite	ne
 800a41e:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a420:	f44f 3308 	moveq.w	r3, #139264	; 0x22000
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a424:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800a426:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a428:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a42c:	4e36      	ldr	r6, [pc, #216]	; (800a508 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 800a42e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a430:	2000      	movs	r0, #0
 800a432:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a434:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 800a436:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a438:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a43a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a43c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a43e:	4b33      	ldr	r3, [pc, #204]	; (800a50c <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a440:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a442:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a444:	4b32      	ldr	r3, [pc, #200]	; (800a510 <pvPortMalloc+0x118>)
 800a446:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a448:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a44c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a44e:	682f      	ldr	r7, [r5, #0]
 800a450:	4227      	tst	r7, r4
 800a452:	d116      	bne.n	800a482 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 800a454:	2c00      	cmp	r4, #0
 800a456:	d041      	beq.n	800a4dc <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 800a458:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a45c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a45e:	bf1c      	itt	ne
 800a460:	f023 0307 	bicne.w	r3, r3, #7
 800a464:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a466:	b163      	cbz	r3, 800a482 <pvPortMalloc+0x8a>
 800a468:	4a29      	ldr	r2, [pc, #164]	; (800a510 <pvPortMalloc+0x118>)
 800a46a:	6816      	ldr	r6, [r2, #0]
 800a46c:	42b3      	cmp	r3, r6
 800a46e:	4690      	mov	r8, r2
 800a470:	d807      	bhi.n	800a482 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800a472:	4a25      	ldr	r2, [pc, #148]	; (800a508 <pvPortMalloc+0x110>)
 800a474:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a476:	6868      	ldr	r0, [r5, #4]
 800a478:	4283      	cmp	r3, r0
 800a47a:	d804      	bhi.n	800a486 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800a47c:	6809      	ldr	r1, [r1, #0]
 800a47e:	428d      	cmp	r5, r1
 800a480:	d107      	bne.n	800a492 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800a482:	2400      	movs	r4, #0
 800a484:	e02a      	b.n	800a4dc <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a486:	682c      	ldr	r4, [r5, #0]
 800a488:	2c00      	cmp	r4, #0
 800a48a:	d0f7      	beq.n	800a47c <pvPortMalloc+0x84>
 800a48c:	462a      	mov	r2, r5
 800a48e:	4625      	mov	r5, r4
 800a490:	e7f1      	b.n	800a476 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a492:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a494:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a496:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a498:	1ac2      	subs	r2, r0, r3
 800a49a:	2a10      	cmp	r2, #16
 800a49c:	d90f      	bls.n	800a4be <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a49e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4a0:	0741      	lsls	r1, r0, #29
 800a4a2:	d008      	beq.n	800a4b6 <pvPortMalloc+0xbe>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a8:	f383 8811 	msr	BASEPRI, r3
 800a4ac:	f3bf 8f6f 	isb	sy
 800a4b0:	f3bf 8f4f 	dsb	sy
 800a4b4:	e7fe      	b.n	800a4b4 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a4b6:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a4b8:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a4ba:	f7ff ff79 	bl	800a3b0 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a4be:	4913      	ldr	r1, [pc, #76]	; (800a50c <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a4c0:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a4c2:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a4c4:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a4c6:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a4c8:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800a4ca:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a4ce:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a4d2:	bf38      	it	cc
 800a4d4:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a4d6:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a4d8:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a4da:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 800a4dc:	f000 fee6 	bl	800b2ac <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4e0:	0763      	lsls	r3, r4, #29
 800a4e2:	d008      	beq.n	800a4f6 <pvPortMalloc+0xfe>
 800a4e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e8:	f383 8811 	msr	BASEPRI, r3
 800a4ec:	f3bf 8f6f 	isb	sy
 800a4f0:	f3bf 8f4f 	dsb	sy
 800a4f4:	e7fe      	b.n	800a4f4 <pvPortMalloc+0xfc>
}
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4fc:	2000079c 	.word	0x2000079c
 800a500:	200227a0 	.word	0x200227a0
 800a504:	200007a0 	.word	0x200007a0
 800a508:	200227ac 	.word	0x200227ac
 800a50c:	200227a8 	.word	0x200227a8
 800a510:	200227a4 	.word	0x200227a4

0800a514 <vPortFree>:
{
 800a514:	b510      	push	{r4, lr}
	if( pv != NULL )
 800a516:	4604      	mov	r4, r0
 800a518:	b370      	cbz	r0, 800a578 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a51a:	4a18      	ldr	r2, [pc, #96]	; (800a57c <vPortFree+0x68>)
 800a51c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a520:	6812      	ldr	r2, [r2, #0]
 800a522:	4213      	tst	r3, r2
 800a524:	d108      	bne.n	800a538 <vPortFree+0x24>
 800a526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a52a:	f383 8811 	msr	BASEPRI, r3
 800a52e:	f3bf 8f6f 	isb	sy
 800a532:	f3bf 8f4f 	dsb	sy
 800a536:	e7fe      	b.n	800a536 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a538:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800a53c:	b141      	cbz	r1, 800a550 <vPortFree+0x3c>
 800a53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	e7fe      	b.n	800a54e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a550:	ea23 0302 	bic.w	r3, r3, r2
 800a554:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800a558:	f000 fe9a 	bl	800b290 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a55c:	4a08      	ldr	r2, [pc, #32]	; (800a580 <vPortFree+0x6c>)
 800a55e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a562:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a564:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a568:	440b      	add	r3, r1
 800a56a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a56c:	f7ff ff20 	bl	800a3b0 <prvInsertBlockIntoFreeList>
}
 800a570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800a574:	f000 be9a 	b.w	800b2ac <xTaskResumeAll>
 800a578:	bd10      	pop	{r4, pc}
 800a57a:	bf00      	nop
 800a57c:	200227a0 	.word	0x200227a0
 800a580:	200227a4 	.word	0x200227a4

0800a584 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a584:	4b0a      	ldr	r3, [pc, #40]	; (800a5b0 <prvTaskExitError+0x2c>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	3301      	adds	r3, #1
 800a58a:	d008      	beq.n	800a59e <prvTaskExitError+0x1a>
 800a58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a590:	f383 8811 	msr	BASEPRI, r3
 800a594:	f3bf 8f6f 	isb	sy
 800a598:	f3bf 8f4f 	dsb	sy
 800a59c:	e7fe      	b.n	800a59c <prvTaskExitError+0x18>
 800a59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	e7fe      	b.n	800a5ae <prvTaskExitError+0x2a>
 800a5b0:	20000168 	.word	0x20000168

0800a5b4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a5b4:	4806      	ldr	r0, [pc, #24]	; (800a5d0 <prvPortStartFirstTask+0x1c>)
 800a5b6:	6800      	ldr	r0, [r0, #0]
 800a5b8:	6800      	ldr	r0, [r0, #0]
 800a5ba:	f380 8808 	msr	MSP, r0
 800a5be:	b662      	cpsie	i
 800a5c0:	b661      	cpsie	f
 800a5c2:	f3bf 8f4f 	dsb	sy
 800a5c6:	f3bf 8f6f 	isb	sy
 800a5ca:	df00      	svc	0
 800a5cc:	bf00      	nop
 800a5ce:	0000      	.short	0x0000
 800a5d0:	e000ed08 	.word	0xe000ed08

0800a5d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a5d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a5e4 <vPortEnableVFP+0x10>
 800a5d8:	6801      	ldr	r1, [r0, #0]
 800a5da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a5de:	6001      	str	r1, [r0, #0]
 800a5e0:	4770      	bx	lr
 800a5e2:	0000      	.short	0x0000
 800a5e4:	e000ed88 	.word	0xe000ed88

0800a5e8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a5e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a5ec:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5f0:	4b07      	ldr	r3, [pc, #28]	; (800a610 <pxPortInitialiseStack+0x28>)
 800a5f2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5f6:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a5fa:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5fe:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a602:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a606:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a60a:	3844      	subs	r0, #68	; 0x44
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	0800a585 	.word	0x0800a585
	...

0800a620 <SVC_Handler>:
	__asm volatile (
 800a620:	4b07      	ldr	r3, [pc, #28]	; (800a640 <pxCurrentTCBConst2>)
 800a622:	6819      	ldr	r1, [r3, #0]
 800a624:	6808      	ldr	r0, [r1, #0]
 800a626:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62a:	f380 8809 	msr	PSP, r0
 800a62e:	f3bf 8f6f 	isb	sy
 800a632:	f04f 0000 	mov.w	r0, #0
 800a636:	f380 8811 	msr	BASEPRI, r0
 800a63a:	4770      	bx	lr
 800a63c:	f3af 8000 	nop.w

0800a640 <pxCurrentTCBConst2>:
 800a640:	200227bc 	.word	0x200227bc

0800a644 <vPortEnterCritical>:
 800a644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a648:	f383 8811 	msr	BASEPRI, r3
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a654:	4a0a      	ldr	r2, [pc, #40]	; (800a680 <vPortEnterCritical+0x3c>)
 800a656:	6813      	ldr	r3, [r2, #0]
 800a658:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a65a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a65c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a65e:	d10d      	bne.n	800a67c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a660:	4b08      	ldr	r3, [pc, #32]	; (800a684 <vPortEnterCritical+0x40>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a668:	d008      	beq.n	800a67c <vPortEnterCritical+0x38>
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	e7fe      	b.n	800a67a <vPortEnterCritical+0x36>
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	20000168 	.word	0x20000168
 800a684:	e000ed04 	.word	0xe000ed04

0800a688 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a688:	4a08      	ldr	r2, [pc, #32]	; (800a6ac <vPortExitCritical+0x24>)
 800a68a:	6813      	ldr	r3, [r2, #0]
 800a68c:	b943      	cbnz	r3, 800a6a0 <vPortExitCritical+0x18>
 800a68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	e7fe      	b.n	800a69e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a6a0:	3b01      	subs	r3, #1
 800a6a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6a4:	b90b      	cbnz	r3, 800a6aa <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	4770      	bx	lr
 800a6ac:	20000168 	.word	0x20000168

0800a6b0 <PendSV_Handler>:
	__asm volatile
 800a6b0:	f3ef 8009 	mrs	r0, PSP
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	4b15      	ldr	r3, [pc, #84]	; (800a710 <pxCurrentTCBConst>)
 800a6ba:	681a      	ldr	r2, [r3, #0]
 800a6bc:	f01e 0f10 	tst.w	lr, #16
 800a6c0:	bf08      	it	eq
 800a6c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ca:	6010      	str	r0, [r2, #0]
 800a6cc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800a6d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a6d4:	f380 8811 	msr	BASEPRI, r0
 800a6d8:	f3bf 8f4f 	dsb	sy
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	f000 ff3c 	bl	800b55c <vTaskSwitchContext>
 800a6e4:	f04f 0000 	mov.w	r0, #0
 800a6e8:	f380 8811 	msr	BASEPRI, r0
 800a6ec:	bc08      	pop	{r3}
 800a6ee:	6819      	ldr	r1, [r3, #0]
 800a6f0:	6808      	ldr	r0, [r1, #0]
 800a6f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6f6:	f01e 0f10 	tst.w	lr, #16
 800a6fa:	bf08      	it	eq
 800a6fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a700:	f380 8809 	msr	PSP, r0
 800a704:	f3bf 8f6f 	isb	sy
 800a708:	4770      	bx	lr
 800a70a:	bf00      	nop
 800a70c:	f3af 8000 	nop.w

0800a710 <pxCurrentTCBConst>:
 800a710:	200227bc 	.word	0x200227bc

0800a714 <xPortSysTickHandler>:
{
 800a714:	b508      	push	{r3, lr}
	__asm volatile
 800a716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a71a:	f383 8811 	msr	BASEPRI, r3
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a726:	f000 fe5d 	bl	800b3e4 <xTaskIncrementTick>
 800a72a:	b118      	cbz	r0, 800a734 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a72c:	4b03      	ldr	r3, [pc, #12]	; (800a73c <xPortSysTickHandler+0x28>)
 800a72e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a732:	601a      	str	r2, [r3, #0]
	__asm volatile
 800a734:	2300      	movs	r3, #0
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	bd08      	pop	{r3, pc}
 800a73c:	e000ed04 	.word	0xe000ed04

0800a740 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a740:	4b06      	ldr	r3, [pc, #24]	; (800a75c <vPortSetupTimerInterrupt+0x1c>)
 800a742:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	fbb3 f3f2 	udiv	r3, r3, r2
 800a74c:	4a04      	ldr	r2, [pc, #16]	; (800a760 <vPortSetupTimerInterrupt+0x20>)
 800a74e:	3b01      	subs	r3, #1
 800a750:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a752:	4b04      	ldr	r3, [pc, #16]	; (800a764 <vPortSetupTimerInterrupt+0x24>)
 800a754:	2207      	movs	r2, #7
 800a756:	601a      	str	r2, [r3, #0]
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	20000008 	.word	0x20000008
 800a760:	e000e014 	.word	0xe000e014
 800a764:	e000e010 	.word	0xe000e010

0800a768 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a768:	4b31      	ldr	r3, [pc, #196]	; (800a830 <xPortStartScheduler+0xc8>)
 800a76a:	4a32      	ldr	r2, [pc, #200]	; (800a834 <xPortStartScheduler+0xcc>)
{
 800a76c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a76e:	6819      	ldr	r1, [r3, #0]
 800a770:	4291      	cmp	r1, r2
 800a772:	d108      	bne.n	800a786 <xPortStartScheduler+0x1e>
	__asm volatile
 800a774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a778:	f383 8811 	msr	BASEPRI, r3
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	f3bf 8f4f 	dsb	sy
 800a784:	e7fe      	b.n	800a784 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	4b2b      	ldr	r3, [pc, #172]	; (800a838 <xPortStartScheduler+0xd0>)
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d108      	bne.n	800a7a0 <xPortStartScheduler+0x38>
 800a78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	e7fe      	b.n	800a79e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7a0:	4b26      	ldr	r3, [pc, #152]	; (800a83c <xPortStartScheduler+0xd4>)
 800a7a2:	781a      	ldrb	r2, [r3, #0]
 800a7a4:	b2d2      	uxtb	r2, r2
 800a7a6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a7a8:	22ff      	movs	r2, #255	; 0xff
 800a7aa:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7ac:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a7ae:	4a24      	ldr	r2, [pc, #144]	; (800a840 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a7b6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a7ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a7be:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a7c0:	4b20      	ldr	r3, [pc, #128]	; (800a844 <xPortStartScheduler+0xdc>)
 800a7c2:	2207      	movs	r2, #7
 800a7c4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800a7cc:	0600      	lsls	r0, r0, #24
 800a7ce:	f102 34ff 	add.w	r4, r2, #4294967295
 800a7d2:	d423      	bmi.n	800a81c <xPortStartScheduler+0xb4>
 800a7d4:	b101      	cbz	r1, 800a7d8 <xPortStartScheduler+0x70>
 800a7d6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7dc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a7e0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7e2:	9b01      	ldr	r3, [sp, #4]
 800a7e4:	4a15      	ldr	r2, [pc, #84]	; (800a83c <xPortStartScheduler+0xd4>)
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7ea:	4b17      	ldr	r3, [pc, #92]	; (800a848 <xPortStartScheduler+0xe0>)
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800a7f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7f4:	681a      	ldr	r2, [r3, #0]
 800a7f6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800a7fa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800a7fc:	f7ff ffa0 	bl	800a740 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a800:	4b12      	ldr	r3, [pc, #72]	; (800a84c <xPortStartScheduler+0xe4>)
 800a802:	2200      	movs	r2, #0
 800a804:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 800a806:	f7ff fee5 	bl	800a5d4 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a80a:	4a11      	ldr	r2, [pc, #68]	; (800a850 <xPortStartScheduler+0xe8>)
 800a80c:	6813      	ldr	r3, [r2, #0]
 800a80e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a812:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800a814:	f7ff fece 	bl	800a5b4 <prvPortStartFirstTask>
	prvTaskExitError();
 800a818:	f7ff feb4 	bl	800a584 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a81c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a820:	0052      	lsls	r2, r2, #1
 800a822:	b2d2      	uxtb	r2, r2
 800a824:	f88d 2003 	strb.w	r2, [sp, #3]
 800a828:	2101      	movs	r1, #1
 800a82a:	4622      	mov	r2, r4
 800a82c:	e7cc      	b.n	800a7c8 <xPortStartScheduler+0x60>
 800a82e:	bf00      	nop
 800a830:	e000ed00 	.word	0xe000ed00
 800a834:	410fc271 	.word	0x410fc271
 800a838:	410fc270 	.word	0x410fc270
 800a83c:	e000e400 	.word	0xe000e400
 800a840:	200227b4 	.word	0x200227b4
 800a844:	200227b8 	.word	0x200227b8
 800a848:	e000ed20 	.word	0xe000ed20
 800a84c:	20000168 	.word	0x20000168
 800a850:	e000ef34 	.word	0xe000ef34

0800a854 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800a854:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a858:	2b0f      	cmp	r3, #15
 800a85a:	d90e      	bls.n	800a87a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a85c:	4a10      	ldr	r2, [pc, #64]	; (800a8a0 <vPortValidateInterruptPriority+0x4c>)
 800a85e:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a860:	4a10      	ldr	r2, [pc, #64]	; (800a8a4 <vPortValidateInterruptPriority+0x50>)
 800a862:	7812      	ldrb	r2, [r2, #0]
 800a864:	429a      	cmp	r2, r3
 800a866:	d908      	bls.n	800a87a <vPortValidateInterruptPriority+0x26>
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	e7fe      	b.n	800a878 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a87a:	4b0b      	ldr	r3, [pc, #44]	; (800a8a8 <vPortValidateInterruptPriority+0x54>)
 800a87c:	4a0b      	ldr	r2, [pc, #44]	; (800a8ac <vPortValidateInterruptPriority+0x58>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	6812      	ldr	r2, [r2, #0]
 800a882:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a886:	4293      	cmp	r3, r2
 800a888:	d908      	bls.n	800a89c <vPortValidateInterruptPriority+0x48>
 800a88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88e:	f383 8811 	msr	BASEPRI, r3
 800a892:	f3bf 8f6f 	isb	sy
 800a896:	f3bf 8f4f 	dsb	sy
 800a89a:	e7fe      	b.n	800a89a <vPortValidateInterruptPriority+0x46>
 800a89c:	4770      	bx	lr
 800a89e:	bf00      	nop
 800a8a0:	e000e3f0 	.word	0xe000e3f0
 800a8a4:	200227b4 	.word	0x200227b4
 800a8a8:	e000ed0c 	.word	0xe000ed0c
 800a8ac:	200227b8 	.word	0x200227b8

0800a8b0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a8b0:	b570      	push	{r4, r5, r6, lr}
 800a8b2:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a8b4:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8b6:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800a8b8:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a8ba:	b942      	cbnz	r2, 800a8ce <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8bc:	6805      	ldr	r5, [r0, #0]
 800a8be:	b99d      	cbnz	r5, 800a8e8 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a8c0:	6840      	ldr	r0, [r0, #4]
 800a8c2:	f001 f933 	bl	800bb2c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800a8c6:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800a8c8:	3601      	adds	r6, #1
 800a8ca:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 800a8cc:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800a8ce:	b96d      	cbnz	r5, 800a8ec <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a8d0:	6880      	ldr	r0, [r0, #8]
 800a8d2:	f001 fa99 	bl	800be08 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a8d6:	68a3      	ldr	r3, [r4, #8]
 800a8d8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a8da:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a8dc:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a8de:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d301      	bcc.n	800a8e8 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a8e4:	6823      	ldr	r3, [r4, #0]
 800a8e6:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	e7ed      	b.n	800a8c8 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ec:	68c0      	ldr	r0, [r0, #12]
 800a8ee:	f001 fa8b 	bl	800be08 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a8f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a8f4:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a8f6:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a8f8:	425b      	negs	r3, r3
 800a8fa:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a8fc:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a8fe:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a900:	bf3e      	ittt	cc
 800a902:	6862      	ldrcc	r2, [r4, #4]
 800a904:	189b      	addcc	r3, r3, r2
 800a906:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800a908:	2d02      	cmp	r5, #2
 800a90a:	d1ed      	bne.n	800a8e8 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a90c:	b10e      	cbz	r6, 800a912 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 800a90e:	3e01      	subs	r6, #1
 800a910:	e7ea      	b.n	800a8e8 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 800a912:	4630      	mov	r0, r6
 800a914:	e7d8      	b.n	800a8c8 <prvCopyDataToQueue+0x18>

0800a916 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a916:	4603      	mov	r3, r0
 800a918:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a91a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 800a91c:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a91e:	b162      	cbz	r2, 800a93a <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a920:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a922:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a924:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a926:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a928:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a92a:	bf24      	itt	cs
 800a92c:	6819      	ldrcs	r1, [r3, #0]
 800a92e:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a930:	68d9      	ldr	r1, [r3, #12]
	}
}
 800a932:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a936:	f001 ba67 	b.w	800be08 <memcpy>
}
 800a93a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a93e:	4770      	bx	lr

0800a940 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a940:	b570      	push	{r4, r5, r6, lr}
 800a942:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a944:	f7ff fe7e 	bl	800a644 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a948:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a94c:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 800a950:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a952:	2d00      	cmp	r5, #0
 800a954:	dc14      	bgt.n	800a980 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a956:	23ff      	movs	r3, #255	; 0xff
 800a958:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a95c:	f7ff fe94 	bl	800a688 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a960:	f7ff fe70 	bl	800a644 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a964:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a968:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 800a96c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a96e:	2d00      	cmp	r5, #0
 800a970:	dc12      	bgt.n	800a998 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a972:	23ff      	movs	r3, #255	; 0xff
 800a974:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 800a978:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800a97c:	f7ff be84 	b.w	800a688 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a982:	2b00      	cmp	r3, #0
 800a984:	d0e7      	beq.n	800a956 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a986:	4630      	mov	r0, r6
 800a988:	f000 fe82 	bl	800b690 <xTaskRemoveFromEventList>
 800a98c:	b108      	cbz	r0, 800a992 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 800a98e:	f000 ff63 	bl	800b858 <vTaskMissedYield>
 800a992:	3d01      	subs	r5, #1
 800a994:	b26d      	sxtb	r5, r5
 800a996:	e7dc      	b.n	800a952 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a998:	6923      	ldr	r3, [r4, #16]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d0e9      	beq.n	800a972 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f000 fe76 	bl	800b690 <xTaskRemoveFromEventList>
 800a9a4:	b108      	cbz	r0, 800a9aa <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800a9a6:	f000 ff57 	bl	800b858 <vTaskMissedYield>
 800a9aa:	3d01      	subs	r5, #1
 800a9ac:	b26d      	sxtb	r5, r5
 800a9ae:	e7de      	b.n	800a96e <prvUnlockQueue+0x2e>

0800a9b0 <xQueueGenericReset>:
{
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800a9b4:	4604      	mov	r4, r0
 800a9b6:	b940      	cbnz	r0, 800a9ca <xQueueGenericReset+0x1a>
 800a9b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	e7fe      	b.n	800a9c8 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 800a9ca:	f7ff fe3b 	bl	800a644 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a9ce:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800a9d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a9d2:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a9d4:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a9d6:	4343      	muls	r3, r0
 800a9d8:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a9da:	1a1b      	subs	r3, r3, r0
 800a9dc:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a9de:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a9e0:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a9e2:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800a9e4:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a9e6:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800a9e8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a9ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 800a9f0:	b995      	cbnz	r5, 800aa18 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a9f2:	6923      	ldr	r3, [r4, #16]
 800a9f4:	b163      	cbz	r3, 800aa10 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9f6:	f104 0010 	add.w	r0, r4, #16
 800a9fa:	f000 fe49 	bl	800b690 <xTaskRemoveFromEventList>
 800a9fe:	b138      	cbz	r0, 800aa10 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 800aa00:	4b0a      	ldr	r3, [pc, #40]	; (800aa2c <xQueueGenericReset+0x7c>)
 800aa02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa06:	601a      	str	r2, [r3, #0]
 800aa08:	f3bf 8f4f 	dsb	sy
 800aa0c:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800aa10:	f7ff fe3a 	bl	800a688 <vPortExitCritical>
}
 800aa14:	2001      	movs	r0, #1
 800aa16:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aa18:	f104 0010 	add.w	r0, r4, #16
 800aa1c:	f7ff fc86 	bl	800a32c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aa20:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800aa24:	f7ff fc82 	bl	800a32c <vListInitialise>
 800aa28:	e7f2      	b.n	800aa10 <xQueueGenericReset+0x60>
 800aa2a:	bf00      	nop
 800aa2c:	e000ed04 	.word	0xe000ed04

0800aa30 <xQueueGenericCreate>:
	{
 800aa30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa32:	460d      	mov	r5, r1
 800aa34:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aa36:	4606      	mov	r6, r0
 800aa38:	b940      	cbnz	r0, 800aa4c <xQueueGenericCreate+0x1c>
 800aa3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3e:	f383 8811 	msr	BASEPRI, r3
 800aa42:	f3bf 8f6f 	isb	sy
 800aa46:	f3bf 8f4f 	dsb	sy
 800aa4a:	e7fe      	b.n	800aa4a <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa4c:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800aa4e:	3050      	adds	r0, #80	; 0x50
 800aa50:	f7ff fcd2 	bl	800a3f8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800aa54:	4604      	mov	r4, r0
 800aa56:	b148      	cbz	r0, 800aa6c <xQueueGenericCreate+0x3c>
	if( uxItemSize == ( UBaseType_t ) 0 )
 800aa58:	b955      	cbnz	r5, 800aa70 <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800aa5a:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800aa5c:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800aa5e:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800aa60:	2101      	movs	r1, #1
 800aa62:	4620      	mov	r0, r4
 800aa64:	f7ff ffa4 	bl	800a9b0 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800aa68:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800aa70:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800aa74:	6003      	str	r3, [r0, #0]
 800aa76:	e7f1      	b.n	800aa5c <xQueueGenericCreate+0x2c>

0800aa78 <xQueueGenericSend>:
{
 800aa78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa7c:	4689      	mov	r9, r1
 800aa7e:	9201      	str	r2, [sp, #4]
 800aa80:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800aa82:	4604      	mov	r4, r0
 800aa84:	b940      	cbnz	r0, 800aa98 <xQueueGenericSend+0x20>
 800aa86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa8a:	f383 8811 	msr	BASEPRI, r3
 800aa8e:	f3bf 8f6f 	isb	sy
 800aa92:	f3bf 8f4f 	dsb	sy
 800aa96:	e7fe      	b.n	800aa96 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa98:	2900      	cmp	r1, #0
 800aa9a:	f040 8088 	bne.w	800abae <xQueueGenericSend+0x136>
 800aa9e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f000 8084 	beq.w	800abae <xQueueGenericSend+0x136>
 800aaa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaaa:	f383 8811 	msr	BASEPRI, r3
 800aaae:	f3bf 8f6f 	isb	sy
 800aab2:	f3bf 8f4f 	dsb	sy
 800aab6:	e7fe      	b.n	800aab6 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aab8:	9e01      	ldr	r6, [sp, #4]
 800aaba:	2e00      	cmp	r6, #0
 800aabc:	f000 8082 	beq.w	800abc4 <xQueueGenericSend+0x14c>
 800aac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac4:	f383 8811 	msr	BASEPRI, r3
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	e7fe      	b.n	800aad0 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 800aad2:	9d01      	ldr	r5, [sp, #4]
 800aad4:	b91d      	cbnz	r5, 800aade <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 800aad6:	f7ff fdd7 	bl	800a688 <vPortExitCritical>
			return errQUEUE_FULL;
 800aada:	2000      	movs	r0, #0
 800aadc:	e058      	b.n	800ab90 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 800aade:	b916      	cbnz	r6, 800aae6 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 800aae0:	a802      	add	r0, sp, #8
 800aae2:	f000 fe37 	bl	800b754 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800aae6:	f7ff fdcf 	bl	800a688 <vPortExitCritical>
		vTaskSuspendAll();
 800aaea:	f000 fbd1 	bl	800b290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aaee:	f7ff fda9 	bl	800a644 <vPortEnterCritical>
 800aaf2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800aaf6:	2bff      	cmp	r3, #255	; 0xff
 800aaf8:	bf08      	it	eq
 800aafa:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800aafe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ab02:	2bff      	cmp	r3, #255	; 0xff
 800ab04:	bf08      	it	eq
 800ab06:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800ab0a:	f7ff fdbd 	bl	800a688 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab0e:	a901      	add	r1, sp, #4
 800ab10:	a802      	add	r0, sp, #8
 800ab12:	f000 fe43 	bl	800b79c <xTaskCheckForTimeOut>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d143      	bne.n	800aba2 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ab1a:	f7ff fd93 	bl	800a644 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ab1e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ab20:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800ab22:	f7ff fdb1 	bl	800a688 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab26:	42ae      	cmp	r6, r5
 800ab28:	d135      	bne.n	800ab96 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab2a:	9901      	ldr	r1, [sp, #4]
 800ab2c:	f104 0010 	add.w	r0, r4, #16
 800ab30:	f000 fd8a 	bl	800b648 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab34:	4620      	mov	r0, r4
 800ab36:	f7ff ff03 	bl	800a940 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab3a:	f000 fbb7 	bl	800b2ac <xTaskResumeAll>
 800ab3e:	b938      	cbnz	r0, 800ab50 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 800ab40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ab44:	f8ca 3000 	str.w	r3, [sl]
 800ab48:	f3bf 8f4f 	dsb	sy
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800ab52:	f7ff fd77 	bl	800a644 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800ab58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d301      	bcc.n	800ab62 <xQueueGenericSend+0xea>
 800ab5e:	2f02      	cmp	r7, #2
 800ab60:	d1b7      	bne.n	800aad2 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab62:	463a      	mov	r2, r7
 800ab64:	4649      	mov	r1, r9
 800ab66:	4620      	mov	r0, r4
 800ab68:	f7ff fea2 	bl	800a8b0 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab6e:	b11b      	cbz	r3, 800ab78 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab70:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ab74:	f000 fd8c 	bl	800b690 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 800ab78:	b138      	cbz	r0, 800ab8a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800ab7a:	4b19      	ldr	r3, [pc, #100]	; (800abe0 <xQueueGenericSend+0x168>)
 800ab7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab80:	601a      	str	r2, [r3, #0]
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800ab8a:	f7ff fd7d 	bl	800a688 <vPortExitCritical>
				return pdPASS;
 800ab8e:	2001      	movs	r0, #1
}
 800ab90:	b004      	add	sp, #16
 800ab92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800ab96:	4620      	mov	r0, r4
 800ab98:	f7ff fed2 	bl	800a940 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab9c:	f000 fb86 	bl	800b2ac <xTaskResumeAll>
 800aba0:	e7d6      	b.n	800ab50 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 800aba2:	4620      	mov	r0, r4
 800aba4:	f7ff fecc 	bl	800a940 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aba8:	f000 fb80 	bl	800b2ac <xTaskResumeAll>
 800abac:	e795      	b.n	800aada <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800abae:	2f02      	cmp	r7, #2
 800abb0:	d102      	bne.n	800abb8 <xQueueGenericSend+0x140>
 800abb2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d10a      	bne.n	800abce <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800abb8:	f000 ff24 	bl	800ba04 <xTaskGetSchedulerState>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	f43f af7b 	beq.w	800aab8 <xQueueGenericSend+0x40>
 800abc2:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 800abc4:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 800abc8:	f8df a014 	ldr.w	sl, [pc, #20]	; 800abe0 <xQueueGenericSend+0x168>
 800abcc:	e7c1      	b.n	800ab52 <xQueueGenericSend+0xda>
 800abce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	e7fe      	b.n	800abde <xQueueGenericSend+0x166>
 800abe0:	e000ed04 	.word	0xe000ed04

0800abe4 <xQueueGiveFromISR>:
{
 800abe4:	b570      	push	{r4, r5, r6, lr}
 800abe6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800abe8:	4604      	mov	r4, r0
 800abea:	b940      	cbnz	r0, 800abfe <xQueueGiveFromISR+0x1a>
 800abec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf0:	f383 8811 	msr	BASEPRI, r3
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	e7fe      	b.n	800abfc <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 800abfe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800ac00:	b143      	cbz	r3, 800ac14 <xQueueGiveFromISR+0x30>
 800ac02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac06:	f383 8811 	msr	BASEPRI, r3
 800ac0a:	f3bf 8f6f 	isb	sy
 800ac0e:	f3bf 8f4f 	dsb	sy
 800ac12:	e7fe      	b.n	800ac12 <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800ac14:	6803      	ldr	r3, [r0, #0]
 800ac16:	b90b      	cbnz	r3, 800ac1c <xQueueGiveFromISR+0x38>
 800ac18:	6843      	ldr	r3, [r0, #4]
 800ac1a:	bb73      	cbnz	r3, 800ac7a <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac1c:	f7ff fe1a 	bl	800a854 <vPortValidateInterruptPriority>
	__asm volatile
 800ac20:	f3ef 8611 	mrs	r6, BASEPRI
 800ac24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac28:	f383 8811 	msr	BASEPRI, r3
 800ac2c:	f3bf 8f6f 	isb	sy
 800ac30:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac34:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ac36:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d301      	bcc.n	800ac40 <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	e014      	b.n	800ac6a <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac40:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800ac44:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac46:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800ac48:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 800ac4a:	1c5a      	adds	r2, r3, #1
 800ac4c:	d110      	bne.n	800ac70 <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac50:	b90b      	cbnz	r3, 800ac56 <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 800ac52:	2001      	movs	r0, #1
 800ac54:	e009      	b.n	800ac6a <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac56:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ac5a:	f000 fd19 	bl	800b690 <xTaskRemoveFromEventList>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	d0f7      	beq.n	800ac52 <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 800ac62:	2d00      	cmp	r5, #0
 800ac64:	d0f5      	beq.n	800ac52 <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ac66:	2001      	movs	r0, #1
 800ac68:	6028      	str	r0, [r5, #0]
	__asm volatile
 800ac6a:	f386 8811 	msr	BASEPRI, r6
}
 800ac6e:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ac70:	3301      	adds	r3, #1
 800ac72:	b25b      	sxtb	r3, r3
 800ac74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac78:	e7eb      	b.n	800ac52 <xQueueGiveFromISR+0x6e>
	__asm volatile
 800ac7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac7e:	f383 8811 	msr	BASEPRI, r3
 800ac82:	f3bf 8f6f 	isb	sy
 800ac86:	f3bf 8f4f 	dsb	sy
 800ac8a:	e7fe      	b.n	800ac8a <xQueueGiveFromISR+0xa6>

0800ac8c <xQueueGenericReceive>:
{
 800ac8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac90:	4688      	mov	r8, r1
 800ac92:	9201      	str	r2, [sp, #4]
 800ac94:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 800ac96:	4604      	mov	r4, r0
 800ac98:	b940      	cbnz	r0, 800acac <xQueueGenericReceive+0x20>
 800ac9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac9e:	f383 8811 	msr	BASEPRI, r3
 800aca2:	f3bf 8f6f 	isb	sy
 800aca6:	f3bf 8f4f 	dsb	sy
 800acaa:	e7fe      	b.n	800acaa <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800acac:	2900      	cmp	r1, #0
 800acae:	f040 80a5 	bne.w	800adfc <xQueueGenericReceive+0x170>
 800acb2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	f000 80a1 	beq.w	800adfc <xQueueGenericReceive+0x170>
 800acba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acbe:	f383 8811 	msr	BASEPRI, r3
 800acc2:	f3bf 8f6f 	isb	sy
 800acc6:	f3bf 8f4f 	dsb	sy
 800acca:	e7fe      	b.n	800acca <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800accc:	9e01      	ldr	r6, [sp, #4]
 800acce:	2e00      	cmp	r6, #0
 800acd0:	f000 809a 	beq.w	800ae08 <xQueueGenericReceive+0x17c>
 800acd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd8:	f383 8811 	msr	BASEPRI, r3
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f3bf 8f4f 	dsb	sy
 800ace4:	e7fe      	b.n	800ace4 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ace6:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800ace8:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800acea:	2b00      	cmp	r3, #0
 800acec:	d06d      	beq.n	800adca <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800acee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800acf2:	e05f      	b.n	800adb4 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 800acf4:	9d01      	ldr	r5, [sp, #4]
 800acf6:	b91d      	cbnz	r5, 800ad00 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 800acf8:	f7ff fcc6 	bl	800a688 <vPortExitCritical>
				return errQUEUE_EMPTY;
 800acfc:	4628      	mov	r0, r5
 800acfe:	e067      	b.n	800add0 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 800ad00:	b916      	cbnz	r6, 800ad08 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 800ad02:	a802      	add	r0, sp, #8
 800ad04:	f000 fd26 	bl	800b754 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800ad08:	f7ff fcbe 	bl	800a688 <vPortExitCritical>
		vTaskSuspendAll();
 800ad0c:	f000 fac0 	bl	800b290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ad10:	f7ff fc98 	bl	800a644 <vPortEnterCritical>
 800ad14:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ad18:	2bff      	cmp	r3, #255	; 0xff
 800ad1a:	bf08      	it	eq
 800ad1c:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 800ad20:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ad24:	2bff      	cmp	r3, #255	; 0xff
 800ad26:	bf08      	it	eq
 800ad28:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 800ad2c:	f7ff fcac 	bl	800a688 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ad30:	a901      	add	r1, sp, #4
 800ad32:	a802      	add	r0, sp, #8
 800ad34:	f000 fd32 	bl	800b79c <xTaskCheckForTimeOut>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	d152      	bne.n	800ade2 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 800ad3c:	f7ff fc82 	bl	800a644 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ad40:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800ad42:	f7ff fca1 	bl	800a688 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad46:	2d00      	cmp	r5, #0
 800ad48:	d145      	bne.n	800add6 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad4a:	6823      	ldr	r3, [r4, #0]
 800ad4c:	b933      	cbnz	r3, 800ad5c <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 800ad4e:	f7ff fc79 	bl	800a644 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800ad52:	6860      	ldr	r0, [r4, #4]
 800ad54:	f000 fe74 	bl	800ba40 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800ad58:	f7ff fc96 	bl	800a688 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad5c:	9901      	ldr	r1, [sp, #4]
 800ad5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800ad62:	f000 fc71 	bl	800b648 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ad66:	4620      	mov	r0, r4
 800ad68:	f7ff fdea 	bl	800a940 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ad6c:	f000 fa9e 	bl	800b2ac <xTaskResumeAll>
 800ad70:	b938      	cbnz	r0, 800ad82 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 800ad72:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ad76:	f8ca 3000 	str.w	r3, [sl]
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800ad84:	f7ff fc5e 	bl	800a644 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad88:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad8a:	2d00      	cmp	r5, #0
 800ad8c:	d0b2      	beq.n	800acf4 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad8e:	4641      	mov	r1, r8
 800ad90:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800ad92:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad94:	f7ff fdbf 	bl	800a916 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 800ad98:	f1b9 0f00 	cmp.w	r9, #0
 800ad9c:	d1a3      	bne.n	800ace6 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad9e:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800ada0:	3d01      	subs	r5, #1
 800ada2:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ada4:	b913      	cbnz	r3, 800adac <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800ada6:	f000 ff45 	bl	800bc34 <pvTaskIncrementMutexHeldCount>
 800adaa:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adac:	6923      	ldr	r3, [r4, #16]
 800adae:	b163      	cbz	r3, 800adca <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adb0:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adb4:	f000 fc6c 	bl	800b690 <xTaskRemoveFromEventList>
 800adb8:	b138      	cbz	r0, 800adca <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 800adba:	4b15      	ldr	r3, [pc, #84]	; (800ae10 <xQueueGenericReceive+0x184>)
 800adbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adc0:	601a      	str	r2, [r3, #0]
 800adc2:	f3bf 8f4f 	dsb	sy
 800adc6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800adca:	f7ff fc5d 	bl	800a688 <vPortExitCritical>
				return pdPASS;
 800adce:	2001      	movs	r0, #1
}
 800add0:	b004      	add	sp, #16
 800add2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800add6:	4620      	mov	r0, r4
 800add8:	f7ff fdb2 	bl	800a940 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800addc:	f000 fa66 	bl	800b2ac <xTaskResumeAll>
 800ade0:	e7cf      	b.n	800ad82 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 800ade2:	4620      	mov	r0, r4
 800ade4:	f7ff fdac 	bl	800a940 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ade8:	f000 fa60 	bl	800b2ac <xTaskResumeAll>
	taskENTER_CRITICAL();
 800adec:	f7ff fc2a 	bl	800a644 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800adf0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 800adf2:	f7ff fc49 	bl	800a688 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adf6:	2d00      	cmp	r5, #0
 800adf8:	d1c3      	bne.n	800ad82 <xQueueGenericReceive+0xf6>
 800adfa:	e77f      	b.n	800acfc <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800adfc:	f000 fe02 	bl	800ba04 <xTaskGetSchedulerState>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	f43f af63 	beq.w	800accc <xQueueGenericReceive+0x40>
 800ae06:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 800ae08:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 800ae0a:	f8df a004 	ldr.w	sl, [pc, #4]	; 800ae10 <xQueueGenericReceive+0x184>
 800ae0e:	e7b9      	b.n	800ad84 <xQueueGenericReceive+0xf8>
 800ae10:	e000ed04 	.word	0xe000ed04

0800ae14 <xQueueReceiveFromISR>:
{
 800ae14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae18:	4689      	mov	r9, r1
 800ae1a:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 800ae1c:	4605      	mov	r5, r0
 800ae1e:	b940      	cbnz	r0, 800ae32 <xQueueReceiveFromISR+0x1e>
 800ae20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	e7fe      	b.n	800ae30 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae32:	bb71      	cbnz	r1, 800ae92 <xQueueReceiveFromISR+0x7e>
 800ae34:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800ae36:	b363      	cbz	r3, 800ae92 <xQueueReceiveFromISR+0x7e>
 800ae38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae3c:	f383 8811 	msr	BASEPRI, r3
 800ae40:	f3bf 8f6f 	isb	sy
 800ae44:	f3bf 8f4f 	dsb	sy
 800ae48:	e7fe      	b.n	800ae48 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 800ae4a:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ae4e:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 800ae50:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ae52:	4628      	mov	r0, r5
 800ae54:	f7ff fd5f 	bl	800a916 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800ae58:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 800ae5a:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800ae5c:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 800ae5e:	d113      	bne.n	800ae88 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae60:	692b      	ldr	r3, [r5, #16]
 800ae62:	b90b      	cbnz	r3, 800ae68 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 800ae64:	2001      	movs	r0, #1
 800ae66:	e00b      	b.n	800ae80 <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae68:	f105 0010 	add.w	r0, r5, #16
 800ae6c:	f000 fc10 	bl	800b690 <xTaskRemoveFromEventList>
 800ae70:	2800      	cmp	r0, #0
 800ae72:	d0f7      	beq.n	800ae64 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 800ae74:	f1b8 0f00 	cmp.w	r8, #0
 800ae78:	d0f4      	beq.n	800ae64 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ae7a:	2001      	movs	r0, #1
 800ae7c:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 800ae80:	f387 8811 	msr	BASEPRI, r7
}
 800ae84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ae88:	3601      	adds	r6, #1
 800ae8a:	b276      	sxtb	r6, r6
 800ae8c:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 800ae90:	e7e8      	b.n	800ae64 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ae92:	f7ff fcdf 	bl	800a854 <vPortValidateInterruptPriority>
	__asm volatile
 800ae96:	f3ef 8711 	mrs	r7, BASEPRI
 800ae9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae9e:	f383 8811 	msr	BASEPRI, r3
 800aea2:	f3bf 8f6f 	isb	sy
 800aea6:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aeaa:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aeac:	2c00      	cmp	r4, #0
 800aeae:	d1cc      	bne.n	800ae4a <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	e7e5      	b.n	800ae80 <xQueueReceiveFromISR+0x6c>

0800aeb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800aeb4:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aeb6:	4a07      	ldr	r2, [pc, #28]	; (800aed4 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aeb8:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800aeba:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800aebe:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 800aec2:	b91d      	cbnz	r5, 800aecc <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aec4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800aec8:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800aeca:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aecc:	3301      	adds	r3, #1
 800aece:	2b08      	cmp	r3, #8
 800aed0:	d1f3      	bne.n	800aeba <vQueueAddToRegistry+0x6>
 800aed2:	bd30      	pop	{r4, r5, pc}
 800aed4:	20024040 	.word	0x20024040

0800aed8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800aed8:	b510      	push	{r4, lr}

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aeda:	4a08      	ldr	r2, [pc, #32]	; (800aefc <vQueueUnregisterQueue+0x24>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aedc:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800aede:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800aee2:	684c      	ldr	r4, [r1, #4]
 800aee4:	4284      	cmp	r4, r0
 800aee6:	d104      	bne.n	800aef2 <vQueueUnregisterQueue+0x1a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800aee8:	2000      	movs	r0, #0
 800aeea:	f842 0033 	str.w	r0, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800aeee:	6048      	str	r0, [r1, #4]
				break;
 800aef0:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aef2:	3301      	adds	r3, #1
 800aef4:	2b08      	cmp	r3, #8
 800aef6:	d1f2      	bne.n	800aede <vQueueUnregisterQueue+0x6>
 800aef8:	bd10      	pop	{r4, pc}
 800aefa:	bf00      	nop
 800aefc:	20024040 	.word	0x20024040

0800af00 <vQueueDelete>:
{
 800af00:	b510      	push	{r4, lr}
	configASSERT( pxQueue );
 800af02:	4604      	mov	r4, r0
 800af04:	b940      	cbnz	r0, 800af18 <vQueueDelete+0x18>
	__asm volatile
 800af06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af0a:	f383 8811 	msr	BASEPRI, r3
 800af0e:	f3bf 8f6f 	isb	sy
 800af12:	f3bf 8f4f 	dsb	sy
 800af16:	e7fe      	b.n	800af16 <vQueueDelete+0x16>
		vQueueUnregisterQueue( pxQueue );
 800af18:	f7ff ffde 	bl	800aed8 <vQueueUnregisterQueue>
		vPortFree( pxQueue );
 800af1c:	4620      	mov	r0, r4
}
 800af1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vPortFree( pxQueue );
 800af22:	f7ff baf7 	b.w	800a514 <vPortFree>

0800af26 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800af26:	b580      	push	{r7, lr}
 800af28:	b08c      	sub	sp, #48	; 0x30
 800af2a:	af04      	add	r7, sp, #16
 800af2c:	60f8      	str	r0, [r7, #12]
 800af2e:	60b9      	str	r1, [r7, #8]
 800af30:	603b      	str	r3, [r7, #0]
 800af32:	4613      	mov	r3, r2
 800af34:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af36:	88fb      	ldrh	r3, [r7, #6]
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	4618      	mov	r0, r3
 800af3c:	f7ff fa5c 	bl	800a3f8 <pvPortMalloc>
 800af40:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d00e      	beq.n	800af66 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800af48:	2060      	movs	r0, #96	; 0x60
 800af4a:	f7ff fa55 	bl	800a3f8 <pvPortMalloc>
 800af4e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d003      	beq.n	800af5e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	631a      	str	r2, [r3, #48]	; 0x30
 800af5c:	e005      	b.n	800af6a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800af5e:	6978      	ldr	r0, [r7, #20]
 800af60:	f7ff fad8 	bl	800a514 <vPortFree>
 800af64:	e001      	b.n	800af6a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800af66:	2300      	movs	r3, #0
 800af68:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800af6a:	69fb      	ldr	r3, [r7, #28]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d013      	beq.n	800af98 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af70:	88fa      	ldrh	r2, [r7, #6]
 800af72:	2300      	movs	r3, #0
 800af74:	9303      	str	r3, [sp, #12]
 800af76:	69fb      	ldr	r3, [r7, #28]
 800af78:	9302      	str	r3, [sp, #8]
 800af7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af7c:	9301      	str	r3, [sp, #4]
 800af7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af80:	9300      	str	r3, [sp, #0]
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	68b9      	ldr	r1, [r7, #8]
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f000 f80e 	bl	800afa8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af8c:	69f8      	ldr	r0, [r7, #28]
 800af8e:	f000 f895 	bl	800b0bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af92:	2301      	movs	r3, #1
 800af94:	61bb      	str	r3, [r7, #24]
 800af96:	e002      	b.n	800af9e <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af98:	f04f 33ff 	mov.w	r3, #4294967295
 800af9c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af9e:	69bb      	ldr	r3, [r7, #24]
	}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3720      	adds	r7, #32
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b088      	sub	sp, #32
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
 800afb4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800afb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	461a      	mov	r2, r3
 800afc0:	21a5      	movs	r1, #165	; 0xa5
 800afc2:	f000 ff2c 	bl	800be1e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800afc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800afd0:	3b01      	subs	r3, #1
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	4413      	add	r3, r2
 800afd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	f023 0307 	bic.w	r3, r3, #7
 800afde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800afe0:	69bb      	ldr	r3, [r7, #24]
 800afe2:	f003 0307 	and.w	r3, r3, #7
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d009      	beq.n	800affe <prvInitialiseNewTask+0x56>
 800afea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afee:	f383 8811 	msr	BASEPRI, r3
 800aff2:	f3bf 8f6f 	isb	sy
 800aff6:	f3bf 8f4f 	dsb	sy
 800affa:	617b      	str	r3, [r7, #20]
 800affc:	e7fe      	b.n	800affc <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800affe:	2300      	movs	r3, #0
 800b000:	61fb      	str	r3, [r7, #28]
 800b002:	e012      	b.n	800b02a <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b004:	68ba      	ldr	r2, [r7, #8]
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	4413      	add	r3, r2
 800b00a:	7819      	ldrb	r1, [r3, #0]
 800b00c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	4413      	add	r3, r2
 800b012:	3334      	adds	r3, #52	; 0x34
 800b014:	460a      	mov	r2, r1
 800b016:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b018:	68ba      	ldr	r2, [r7, #8]
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	4413      	add	r3, r2
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d006      	beq.n	800b032 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b024:	69fb      	ldr	r3, [r7, #28]
 800b026:	3301      	adds	r3, #1
 800b028:	61fb      	str	r3, [r7, #28]
 800b02a:	69fb      	ldr	r3, [r7, #28]
 800b02c:	2b0f      	cmp	r3, #15
 800b02e:	d9e9      	bls.n	800b004 <prvInitialiseNewTask+0x5c>
 800b030:	e000      	b.n	800b034 <prvInitialiseNewTask+0x8c>
		{
			break;
 800b032:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b036:	2200      	movs	r2, #0
 800b038:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b03e:	2b06      	cmp	r3, #6
 800b040:	d901      	bls.n	800b046 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b042:	2306      	movs	r3, #6
 800b044:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b04a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b050:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b054:	2200      	movs	r2, #0
 800b056:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b05a:	3304      	adds	r3, #4
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7ff f970 	bl	800a342 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b064:	3318      	adds	r3, #24
 800b066:	4618      	mov	r0, r3
 800b068:	f7ff f96b 	bl	800a342 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b070:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b074:	f1c3 0207 	rsb	r2, r3, #7
 800b078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b080:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800b082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b084:	2200      	movs	r2, #0
 800b086:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b08a:	2200      	movs	r2, #0
 800b08c:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b090:	2200      	movs	r2, #0
 800b092:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b096:	683a      	ldr	r2, [r7, #0]
 800b098:	68f9      	ldr	r1, [r7, #12]
 800b09a:	69b8      	ldr	r0, [r7, #24]
 800b09c:	f7ff faa4 	bl	800a5e8 <pxPortInitialiseStack>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d002      	beq.n	800b0b2 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b0b2:	bf00      	nop
 800b0b4:	3720      	adds	r7, #32
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
	...

0800b0bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b082      	sub	sp, #8
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b0c4:	f7ff fabe 	bl	800a644 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b0c8:	4b2c      	ldr	r3, [pc, #176]	; (800b17c <prvAddNewTaskToReadyList+0xc0>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	4a2b      	ldr	r2, [pc, #172]	; (800b17c <prvAddNewTaskToReadyList+0xc0>)
 800b0d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b0d2:	4b2b      	ldr	r3, [pc, #172]	; (800b180 <prvAddNewTaskToReadyList+0xc4>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d109      	bne.n	800b0ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b0da:	4a29      	ldr	r2, [pc, #164]	; (800b180 <prvAddNewTaskToReadyList+0xc4>)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b0e0:	4b26      	ldr	r3, [pc, #152]	; (800b17c <prvAddNewTaskToReadyList+0xc0>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d110      	bne.n	800b10a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b0e8:	f000 fbda 	bl	800b8a0 <prvInitialiseTaskLists>
 800b0ec:	e00d      	b.n	800b10a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b0ee:	4b25      	ldr	r3, [pc, #148]	; (800b184 <prvAddNewTaskToReadyList+0xc8>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d109      	bne.n	800b10a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b0f6:	4b22      	ldr	r3, [pc, #136]	; (800b180 <prvAddNewTaskToReadyList+0xc4>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b100:	429a      	cmp	r2, r3
 800b102:	d802      	bhi.n	800b10a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b104:	4a1e      	ldr	r2, [pc, #120]	; (800b180 <prvAddNewTaskToReadyList+0xc4>)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b10a:	4b1f      	ldr	r3, [pc, #124]	; (800b188 <prvAddNewTaskToReadyList+0xcc>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	3301      	adds	r3, #1
 800b110:	4a1d      	ldr	r2, [pc, #116]	; (800b188 <prvAddNewTaskToReadyList+0xcc>)
 800b112:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b114:	4b1c      	ldr	r3, [pc, #112]	; (800b188 <prvAddNewTaskToReadyList+0xcc>)
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b120:	2201      	movs	r2, #1
 800b122:	409a      	lsls	r2, r3
 800b124:	4b19      	ldr	r3, [pc, #100]	; (800b18c <prvAddNewTaskToReadyList+0xd0>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4313      	orrs	r3, r2
 800b12a:	4a18      	ldr	r2, [pc, #96]	; (800b18c <prvAddNewTaskToReadyList+0xd0>)
 800b12c:	6013      	str	r3, [r2, #0]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b132:	4613      	mov	r3, r2
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	4413      	add	r3, r2
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	4a15      	ldr	r2, [pc, #84]	; (800b190 <prvAddNewTaskToReadyList+0xd4>)
 800b13c:	441a      	add	r2, r3
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	3304      	adds	r3, #4
 800b142:	4619      	mov	r1, r3
 800b144:	4610      	mov	r0, r2
 800b146:	f7ff f8ff 	bl	800a348 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b14a:	f7ff fa9d 	bl	800a688 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b14e:	4b0d      	ldr	r3, [pc, #52]	; (800b184 <prvAddNewTaskToReadyList+0xc8>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00e      	beq.n	800b174 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b156:	4b0a      	ldr	r3, [pc, #40]	; (800b180 <prvAddNewTaskToReadyList+0xc4>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b160:	429a      	cmp	r2, r3
 800b162:	d207      	bcs.n	800b174 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b164:	4b0b      	ldr	r3, [pc, #44]	; (800b194 <prvAddNewTaskToReadyList+0xd8>)
 800b166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	f3bf 8f4f 	dsb	sy
 800b170:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b174:	bf00      	nop
 800b176:	3708      	adds	r7, #8
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}
 800b17c:	200228bc 	.word	0x200228bc
 800b180:	200227bc 	.word	0x200227bc
 800b184:	200228c8 	.word	0x200228c8
 800b188:	200228d8 	.word	0x200228d8
 800b18c:	200228c4 	.word	0x200228c4
 800b190:	200227c0 	.word	0x200227c0
 800b194:	e000ed04 	.word	0xe000ed04

0800b198 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d016      	beq.n	800b1d8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b1aa:	4b13      	ldr	r3, [pc, #76]	; (800b1f8 <vTaskDelay+0x60>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d009      	beq.n	800b1c6 <vTaskDelay+0x2e>
 800b1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b6:	f383 8811 	msr	BASEPRI, r3
 800b1ba:	f3bf 8f6f 	isb	sy
 800b1be:	f3bf 8f4f 	dsb	sy
 800b1c2:	60bb      	str	r3, [r7, #8]
 800b1c4:	e7fe      	b.n	800b1c4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800b1c6:	f000 f863 	bl	800b290 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b1ca:	2100      	movs	r1, #0
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 fd45 	bl	800bc5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b1d2:	f000 f86b 	bl	800b2ac <xTaskResumeAll>
 800b1d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d107      	bne.n	800b1ee <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800b1de:	4b07      	ldr	r3, [pc, #28]	; (800b1fc <vTaskDelay+0x64>)
 800b1e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1e4:	601a      	str	r2, [r3, #0]
 800b1e6:	f3bf 8f4f 	dsb	sy
 800b1ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b1ee:	bf00      	nop
 800b1f0:	3710      	adds	r7, #16
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	200228e4 	.word	0x200228e4
 800b1fc:	e000ed04 	.word	0xe000ed04

0800b200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b086      	sub	sp, #24
 800b204:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800b206:	4b1c      	ldr	r3, [pc, #112]	; (800b278 <vTaskStartScheduler+0x78>)
 800b208:	9301      	str	r3, [sp, #4]
 800b20a:	2300      	movs	r3, #0
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	2300      	movs	r3, #0
 800b210:	2280      	movs	r2, #128	; 0x80
 800b212:	491a      	ldr	r1, [pc, #104]	; (800b27c <vTaskStartScheduler+0x7c>)
 800b214:	481a      	ldr	r0, [pc, #104]	; (800b280 <vTaskStartScheduler+0x80>)
 800b216:	f7ff fe86 	bl	800af26 <xTaskCreate>
 800b21a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d117      	bne.n	800b252 <vTaskStartScheduler+0x52>
 800b222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b226:	f383 8811 	msr	BASEPRI, r3
 800b22a:	f3bf 8f6f 	isb	sy
 800b22e:	f3bf 8f4f 	dsb	sy
 800b232:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b234:	4b13      	ldr	r3, [pc, #76]	; (800b284 <vTaskStartScheduler+0x84>)
 800b236:	f04f 32ff 	mov.w	r2, #4294967295
 800b23a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b23c:	4b12      	ldr	r3, [pc, #72]	; (800b288 <vTaskStartScheduler+0x88>)
 800b23e:	2201      	movs	r2, #1
 800b240:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b242:	4b12      	ldr	r3, [pc, #72]	; (800b28c <vTaskStartScheduler+0x8c>)
 800b244:	2200      	movs	r2, #0
 800b246:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800b248:	f7f7 f824 	bl	8002294 <SetupRunTimeStatsTimer>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b24c:	f7ff fa8c 	bl	800a768 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b250:	e00d      	b.n	800b26e <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b258:	d109      	bne.n	800b26e <vTaskStartScheduler+0x6e>
 800b25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	607b      	str	r3, [r7, #4]
 800b26c:	e7fe      	b.n	800b26c <vTaskStartScheduler+0x6c>
}
 800b26e:	bf00      	nop
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	200228e0 	.word	0x200228e0
 800b27c:	0800fa08 	.word	0x0800fa08
 800b280:	0800b871 	.word	0x0800b871
 800b284:	200228dc 	.word	0x200228dc
 800b288:	200228c8 	.word	0x200228c8
 800b28c:	200228c0 	.word	0x200228c0

0800b290 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b290:	b480      	push	{r7}
 800b292:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b294:	4b04      	ldr	r3, [pc, #16]	; (800b2a8 <vTaskSuspendAll+0x18>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	3301      	adds	r3, #1
 800b29a:	4a03      	ldr	r2, [pc, #12]	; (800b2a8 <vTaskSuspendAll+0x18>)
 800b29c:	6013      	str	r3, [r2, #0]
}
 800b29e:	bf00      	nop
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a6:	4770      	bx	lr
 800b2a8:	200228e4 	.word	0x200228e4

0800b2ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b2ba:	4b41      	ldr	r3, [pc, #260]	; (800b3c0 <xTaskResumeAll+0x114>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d109      	bne.n	800b2d6 <xTaskResumeAll+0x2a>
 800b2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c6:	f383 8811 	msr	BASEPRI, r3
 800b2ca:	f3bf 8f6f 	isb	sy
 800b2ce:	f3bf 8f4f 	dsb	sy
 800b2d2:	603b      	str	r3, [r7, #0]
 800b2d4:	e7fe      	b.n	800b2d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b2d6:	f7ff f9b5 	bl	800a644 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b2da:	4b39      	ldr	r3, [pc, #228]	; (800b3c0 <xTaskResumeAll+0x114>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	3b01      	subs	r3, #1
 800b2e0:	4a37      	ldr	r2, [pc, #220]	; (800b3c0 <xTaskResumeAll+0x114>)
 800b2e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2e4:	4b36      	ldr	r3, [pc, #216]	; (800b3c0 <xTaskResumeAll+0x114>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d161      	bne.n	800b3b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b2ec:	4b35      	ldr	r3, [pc, #212]	; (800b3c4 <xTaskResumeAll+0x118>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d05d      	beq.n	800b3b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b2f4:	e02e      	b.n	800b354 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b2f6:	4b34      	ldr	r3, [pc, #208]	; (800b3c8 <xTaskResumeAll+0x11c>)
 800b2f8:	68db      	ldr	r3, [r3, #12]
 800b2fa:	68db      	ldr	r3, [r3, #12]
 800b2fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	3318      	adds	r3, #24
 800b302:	4618      	mov	r0, r3
 800b304:	f7ff f843 	bl	800a38e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	3304      	adds	r3, #4
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7ff f83e 	bl	800a38e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b316:	2201      	movs	r2, #1
 800b318:	409a      	lsls	r2, r3
 800b31a:	4b2c      	ldr	r3, [pc, #176]	; (800b3cc <xTaskResumeAll+0x120>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4313      	orrs	r3, r2
 800b320:	4a2a      	ldr	r2, [pc, #168]	; (800b3cc <xTaskResumeAll+0x120>)
 800b322:	6013      	str	r3, [r2, #0]
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b328:	4613      	mov	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	4a27      	ldr	r2, [pc, #156]	; (800b3d0 <xTaskResumeAll+0x124>)
 800b332:	441a      	add	r2, r3
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	3304      	adds	r3, #4
 800b338:	4619      	mov	r1, r3
 800b33a:	4610      	mov	r0, r2
 800b33c:	f7ff f804 	bl	800a348 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b344:	4b23      	ldr	r3, [pc, #140]	; (800b3d4 <xTaskResumeAll+0x128>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d302      	bcc.n	800b354 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800b34e:	4b22      	ldr	r3, [pc, #136]	; (800b3d8 <xTaskResumeAll+0x12c>)
 800b350:	2201      	movs	r2, #1
 800b352:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b354:	4b1c      	ldr	r3, [pc, #112]	; (800b3c8 <xTaskResumeAll+0x11c>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1cc      	bne.n	800b2f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d001      	beq.n	800b366 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b362:	f000 fb29 	bl	800b9b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b366:	4b1d      	ldr	r3, [pc, #116]	; (800b3dc <xTaskResumeAll+0x130>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d010      	beq.n	800b394 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b372:	f000 f837 	bl	800b3e4 <xTaskIncrementTick>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d002      	beq.n	800b382 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800b37c:	4b16      	ldr	r3, [pc, #88]	; (800b3d8 <xTaskResumeAll+0x12c>)
 800b37e:	2201      	movs	r2, #1
 800b380:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	3b01      	subs	r3, #1
 800b386:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1f1      	bne.n	800b372 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800b38e:	4b13      	ldr	r3, [pc, #76]	; (800b3dc <xTaskResumeAll+0x130>)
 800b390:	2200      	movs	r2, #0
 800b392:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b394:	4b10      	ldr	r3, [pc, #64]	; (800b3d8 <xTaskResumeAll+0x12c>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d009      	beq.n	800b3b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b39c:	2301      	movs	r3, #1
 800b39e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b3a0:	4b0f      	ldr	r3, [pc, #60]	; (800b3e0 <xTaskResumeAll+0x134>)
 800b3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3a6:	601a      	str	r2, [r3, #0]
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3b0:	f7ff f96a 	bl	800a688 <vPortExitCritical>

	return xAlreadyYielded;
 800b3b4:	68bb      	ldr	r3, [r7, #8]
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3710      	adds	r7, #16
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}
 800b3be:	bf00      	nop
 800b3c0:	200228e4 	.word	0x200228e4
 800b3c4:	200228bc 	.word	0x200228bc
 800b3c8:	2002287c 	.word	0x2002287c
 800b3cc:	200228c4 	.word	0x200228c4
 800b3d0:	200227c0 	.word	0x200227c0
 800b3d4:	200227bc 	.word	0x200227bc
 800b3d8:	200228d0 	.word	0x200228d0
 800b3dc:	200228cc 	.word	0x200228cc
 800b3e0:	e000ed04 	.word	0xe000ed04

0800b3e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b086      	sub	sp, #24
 800b3e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3ee:	4b50      	ldr	r3, [pc, #320]	; (800b530 <xTaskIncrementTick+0x14c>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f040 808c 	bne.w	800b510 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800b3f8:	4b4e      	ldr	r3, [pc, #312]	; (800b534 <xTaskIncrementTick+0x150>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b400:	4a4c      	ldr	r2, [pc, #304]	; (800b534 <xTaskIncrementTick+0x150>)
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800b406:	693b      	ldr	r3, [r7, #16]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d11f      	bne.n	800b44c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b40c:	4b4a      	ldr	r3, [pc, #296]	; (800b538 <xTaskIncrementTick+0x154>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d009      	beq.n	800b42a <xTaskIncrementTick+0x46>
 800b416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	603b      	str	r3, [r7, #0]
 800b428:	e7fe      	b.n	800b428 <xTaskIncrementTick+0x44>
 800b42a:	4b43      	ldr	r3, [pc, #268]	; (800b538 <xTaskIncrementTick+0x154>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	60fb      	str	r3, [r7, #12]
 800b430:	4b42      	ldr	r3, [pc, #264]	; (800b53c <xTaskIncrementTick+0x158>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	4a40      	ldr	r2, [pc, #256]	; (800b538 <xTaskIncrementTick+0x154>)
 800b436:	6013      	str	r3, [r2, #0]
 800b438:	4a40      	ldr	r2, [pc, #256]	; (800b53c <xTaskIncrementTick+0x158>)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6013      	str	r3, [r2, #0]
 800b43e:	4b40      	ldr	r3, [pc, #256]	; (800b540 <xTaskIncrementTick+0x15c>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3301      	adds	r3, #1
 800b444:	4a3e      	ldr	r2, [pc, #248]	; (800b540 <xTaskIncrementTick+0x15c>)
 800b446:	6013      	str	r3, [r2, #0]
 800b448:	f000 fab6 	bl	800b9b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b44c:	4b3d      	ldr	r3, [pc, #244]	; (800b544 <xTaskIncrementTick+0x160>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	693a      	ldr	r2, [r7, #16]
 800b452:	429a      	cmp	r2, r3
 800b454:	d34d      	bcc.n	800b4f2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b456:	4b38      	ldr	r3, [pc, #224]	; (800b538 <xTaskIncrementTick+0x154>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d101      	bne.n	800b464 <xTaskIncrementTick+0x80>
 800b460:	2301      	movs	r3, #1
 800b462:	e000      	b.n	800b466 <xTaskIncrementTick+0x82>
 800b464:	2300      	movs	r3, #0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d004      	beq.n	800b474 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b46a:	4b36      	ldr	r3, [pc, #216]	; (800b544 <xTaskIncrementTick+0x160>)
 800b46c:	f04f 32ff 	mov.w	r2, #4294967295
 800b470:	601a      	str	r2, [r3, #0]
					break;
 800b472:	e03e      	b.n	800b4f2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b474:	4b30      	ldr	r3, [pc, #192]	; (800b538 <xTaskIncrementTick+0x154>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	68db      	ldr	r3, [r3, #12]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b484:	693a      	ldr	r2, [r7, #16]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d203      	bcs.n	800b494 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b48c:	4a2d      	ldr	r2, [pc, #180]	; (800b544 <xTaskIncrementTick+0x160>)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6013      	str	r3, [r2, #0]
						break;
 800b492:	e02e      	b.n	800b4f2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	3304      	adds	r3, #4
 800b498:	4618      	mov	r0, r3
 800b49a:	f7fe ff78 	bl	800a38e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d004      	beq.n	800b4b0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	3318      	adds	r3, #24
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fe ff6f 	bl	800a38e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	409a      	lsls	r2, r3
 800b4b8:	4b23      	ldr	r3, [pc, #140]	; (800b548 <xTaskIncrementTick+0x164>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	4a22      	ldr	r2, [pc, #136]	; (800b548 <xTaskIncrementTick+0x164>)
 800b4c0:	6013      	str	r3, [r2, #0]
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4c6:	4613      	mov	r3, r2
 800b4c8:	009b      	lsls	r3, r3, #2
 800b4ca:	4413      	add	r3, r2
 800b4cc:	009b      	lsls	r3, r3, #2
 800b4ce:	4a1f      	ldr	r2, [pc, #124]	; (800b54c <xTaskIncrementTick+0x168>)
 800b4d0:	441a      	add	r2, r3
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	3304      	adds	r3, #4
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	4610      	mov	r0, r2
 800b4da:	f7fe ff35 	bl	800a348 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4e2:	4b1b      	ldr	r3, [pc, #108]	; (800b550 <xTaskIncrementTick+0x16c>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d3b4      	bcc.n	800b456 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4f0:	e7b1      	b.n	800b456 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b4f2:	4b17      	ldr	r3, [pc, #92]	; (800b550 <xTaskIncrementTick+0x16c>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4f8:	4914      	ldr	r1, [pc, #80]	; (800b54c <xTaskIncrementTick+0x168>)
 800b4fa:	4613      	mov	r3, r2
 800b4fc:	009b      	lsls	r3, r3, #2
 800b4fe:	4413      	add	r3, r2
 800b500:	009b      	lsls	r3, r3, #2
 800b502:	440b      	add	r3, r1
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d907      	bls.n	800b51a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800b50a:	2301      	movs	r3, #1
 800b50c:	617b      	str	r3, [r7, #20]
 800b50e:	e004      	b.n	800b51a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b510:	4b10      	ldr	r3, [pc, #64]	; (800b554 <xTaskIncrementTick+0x170>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	3301      	adds	r3, #1
 800b516:	4a0f      	ldr	r2, [pc, #60]	; (800b554 <xTaskIncrementTick+0x170>)
 800b518:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b51a:	4b0f      	ldr	r3, [pc, #60]	; (800b558 <xTaskIncrementTick+0x174>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d001      	beq.n	800b526 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800b522:	2301      	movs	r3, #1
 800b524:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b526:	697b      	ldr	r3, [r7, #20]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3718      	adds	r7, #24
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	200228e4 	.word	0x200228e4
 800b534:	200228c0 	.word	0x200228c0
 800b538:	20022874 	.word	0x20022874
 800b53c:	20022878 	.word	0x20022878
 800b540:	200228d4 	.word	0x200228d4
 800b544:	200228dc 	.word	0x200228dc
 800b548:	200228c4 	.word	0x200228c4
 800b54c:	200227c0 	.word	0x200227c0
 800b550:	200227bc 	.word	0x200227bc
 800b554:	200228cc 	.word	0x200228cc
 800b558:	200228d0 	.word	0x200228d0

0800b55c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b562:	4b32      	ldr	r3, [pc, #200]	; (800b62c <vTaskSwitchContext+0xd0>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d003      	beq.n	800b572 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b56a:	4b31      	ldr	r3, [pc, #196]	; (800b630 <vTaskSwitchContext+0xd4>)
 800b56c:	2201      	movs	r2, #1
 800b56e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b570:	e057      	b.n	800b622 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 800b572:	4b2f      	ldr	r3, [pc, #188]	; (800b630 <vTaskSwitchContext+0xd4>)
 800b574:	2200      	movs	r2, #0
 800b576:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800b578:	f7f6 fe86 	bl	8002288 <GetRunTimeStatsValue>
 800b57c:	4602      	mov	r2, r0
 800b57e:	4b2d      	ldr	r3, [pc, #180]	; (800b634 <vTaskSwitchContext+0xd8>)
 800b580:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800b582:	4b2c      	ldr	r3, [pc, #176]	; (800b634 <vTaskSwitchContext+0xd8>)
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	4b2c      	ldr	r3, [pc, #176]	; (800b638 <vTaskSwitchContext+0xdc>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d909      	bls.n	800b5a2 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800b58e:	4b2b      	ldr	r3, [pc, #172]	; (800b63c <vTaskSwitchContext+0xe0>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b594:	4a27      	ldr	r2, [pc, #156]	; (800b634 <vTaskSwitchContext+0xd8>)
 800b596:	6810      	ldr	r0, [r2, #0]
 800b598:	4a27      	ldr	r2, [pc, #156]	; (800b638 <vTaskSwitchContext+0xdc>)
 800b59a:	6812      	ldr	r2, [r2, #0]
 800b59c:	1a82      	subs	r2, r0, r2
 800b59e:	440a      	add	r2, r1
 800b5a0:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 800b5a2:	4b24      	ldr	r3, [pc, #144]	; (800b634 <vTaskSwitchContext+0xd8>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	4a24      	ldr	r2, [pc, #144]	; (800b638 <vTaskSwitchContext+0xdc>)
 800b5a8:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b5aa:	4b25      	ldr	r3, [pc, #148]	; (800b640 <vTaskSwitchContext+0xe4>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	fab3 f383 	clz	r3, r3
 800b5b6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b5b8:	7afb      	ldrb	r3, [r7, #11]
 800b5ba:	f1c3 031f 	rsb	r3, r3, #31
 800b5be:	617b      	str	r3, [r7, #20]
 800b5c0:	4920      	ldr	r1, [pc, #128]	; (800b644 <vTaskSwitchContext+0xe8>)
 800b5c2:	697a      	ldr	r2, [r7, #20]
 800b5c4:	4613      	mov	r3, r2
 800b5c6:	009b      	lsls	r3, r3, #2
 800b5c8:	4413      	add	r3, r2
 800b5ca:	009b      	lsls	r3, r3, #2
 800b5cc:	440b      	add	r3, r1
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d109      	bne.n	800b5e8 <vTaskSwitchContext+0x8c>
	__asm volatile
 800b5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d8:	f383 8811 	msr	BASEPRI, r3
 800b5dc:	f3bf 8f6f 	isb	sy
 800b5e0:	f3bf 8f4f 	dsb	sy
 800b5e4:	607b      	str	r3, [r7, #4]
 800b5e6:	e7fe      	b.n	800b5e6 <vTaskSwitchContext+0x8a>
 800b5e8:	697a      	ldr	r2, [r7, #20]
 800b5ea:	4613      	mov	r3, r2
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	4413      	add	r3, r2
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	4a14      	ldr	r2, [pc, #80]	; (800b644 <vTaskSwitchContext+0xe8>)
 800b5f4:	4413      	add	r3, r2
 800b5f6:	613b      	str	r3, [r7, #16]
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	605a      	str	r2, [r3, #4]
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	685a      	ldr	r2, [r3, #4]
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	3308      	adds	r3, #8
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d104      	bne.n	800b618 <vTaskSwitchContext+0xbc>
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	685a      	ldr	r2, [r3, #4]
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	605a      	str	r2, [r3, #4]
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	4a07      	ldr	r2, [pc, #28]	; (800b63c <vTaskSwitchContext+0xe0>)
 800b620:	6013      	str	r3, [r2, #0]
}
 800b622:	bf00      	nop
 800b624:	3718      	adds	r7, #24
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
 800b62a:	bf00      	nop
 800b62c:	200228e4 	.word	0x200228e4
 800b630:	200228d0 	.word	0x200228d0
 800b634:	200228ec 	.word	0x200228ec
 800b638:	200228e8 	.word	0x200228e8
 800b63c:	200227bc 	.word	0x200227bc
 800b640:	200228c4 	.word	0x200228c4
 800b644:	200227c0 	.word	0x200227c0

0800b648 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b084      	sub	sp, #16
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d109      	bne.n	800b66c <vTaskPlaceOnEventList+0x24>
 800b658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b65c:	f383 8811 	msr	BASEPRI, r3
 800b660:	f3bf 8f6f 	isb	sy
 800b664:	f3bf 8f4f 	dsb	sy
 800b668:	60fb      	str	r3, [r7, #12]
 800b66a:	e7fe      	b.n	800b66a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b66c:	4b07      	ldr	r3, [pc, #28]	; (800b68c <vTaskPlaceOnEventList+0x44>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	3318      	adds	r3, #24
 800b672:	4619      	mov	r1, r3
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f7fe fe73 	bl	800a360 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b67a:	2101      	movs	r1, #1
 800b67c:	6838      	ldr	r0, [r7, #0]
 800b67e:	f000 faed 	bl	800bc5c <prvAddCurrentTaskToDelayedList>
}
 800b682:	bf00      	nop
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
 800b68a:	bf00      	nop
 800b68c:	200227bc 	.word	0x200227bc

0800b690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b086      	sub	sp, #24
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d109      	bne.n	800b6ba <xTaskRemoveFromEventList+0x2a>
 800b6a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6aa:	f383 8811 	msr	BASEPRI, r3
 800b6ae:	f3bf 8f6f 	isb	sy
 800b6b2:	f3bf 8f4f 	dsb	sy
 800b6b6:	60fb      	str	r3, [r7, #12]
 800b6b8:	e7fe      	b.n	800b6b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	3318      	adds	r3, #24
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7fe fe65 	bl	800a38e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6c4:	4b1d      	ldr	r3, [pc, #116]	; (800b73c <xTaskRemoveFromEventList+0xac>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d11c      	bne.n	800b706 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	3304      	adds	r3, #4
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f7fe fe5c 	bl	800a38e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6da:	2201      	movs	r2, #1
 800b6dc:	409a      	lsls	r2, r3
 800b6de:	4b18      	ldr	r3, [pc, #96]	; (800b740 <xTaskRemoveFromEventList+0xb0>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	4a16      	ldr	r2, [pc, #88]	; (800b740 <xTaskRemoveFromEventList+0xb0>)
 800b6e6:	6013      	str	r3, [r2, #0]
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4a13      	ldr	r2, [pc, #76]	; (800b744 <xTaskRemoveFromEventList+0xb4>)
 800b6f6:	441a      	add	r2, r3
 800b6f8:	693b      	ldr	r3, [r7, #16]
 800b6fa:	3304      	adds	r3, #4
 800b6fc:	4619      	mov	r1, r3
 800b6fe:	4610      	mov	r0, r2
 800b700:	f7fe fe22 	bl	800a348 <vListInsertEnd>
 800b704:	e005      	b.n	800b712 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	3318      	adds	r3, #24
 800b70a:	4619      	mov	r1, r3
 800b70c:	480e      	ldr	r0, [pc, #56]	; (800b748 <xTaskRemoveFromEventList+0xb8>)
 800b70e:	f7fe fe1b 	bl	800a348 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b716:	4b0d      	ldr	r3, [pc, #52]	; (800b74c <xTaskRemoveFromEventList+0xbc>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b71c:	429a      	cmp	r2, r3
 800b71e:	d905      	bls.n	800b72c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b720:	2301      	movs	r3, #1
 800b722:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b724:	4b0a      	ldr	r3, [pc, #40]	; (800b750 <xTaskRemoveFromEventList+0xc0>)
 800b726:	2201      	movs	r2, #1
 800b728:	601a      	str	r2, [r3, #0]
 800b72a:	e001      	b.n	800b730 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800b72c:	2300      	movs	r3, #0
 800b72e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b730:	697b      	ldr	r3, [r7, #20]
}
 800b732:	4618      	mov	r0, r3
 800b734:	3718      	adds	r7, #24
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	200228e4 	.word	0x200228e4
 800b740:	200228c4 	.word	0x200228c4
 800b744:	200227c0 	.word	0x200227c0
 800b748:	2002287c 	.word	0x2002287c
 800b74c:	200227bc 	.word	0x200227bc
 800b750:	200228d0 	.word	0x200228d0

0800b754 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d109      	bne.n	800b776 <vTaskSetTimeOutState+0x22>
 800b762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b766:	f383 8811 	msr	BASEPRI, r3
 800b76a:	f3bf 8f6f 	isb	sy
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	60fb      	str	r3, [r7, #12]
 800b774:	e7fe      	b.n	800b774 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b776:	4b07      	ldr	r3, [pc, #28]	; (800b794 <vTaskSetTimeOutState+0x40>)
 800b778:	681a      	ldr	r2, [r3, #0]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b77e:	4b06      	ldr	r3, [pc, #24]	; (800b798 <vTaskSetTimeOutState+0x44>)
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	605a      	str	r2, [r3, #4]
}
 800b786:	bf00      	nop
 800b788:	3714      	adds	r7, #20
 800b78a:	46bd      	mov	sp, r7
 800b78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b790:	4770      	bx	lr
 800b792:	bf00      	nop
 800b794:	200228d4 	.word	0x200228d4
 800b798:	200228c0 	.word	0x200228c0

0800b79c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b086      	sub	sp, #24
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d109      	bne.n	800b7c0 <xTaskCheckForTimeOut+0x24>
 800b7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b0:	f383 8811 	msr	BASEPRI, r3
 800b7b4:	f3bf 8f6f 	isb	sy
 800b7b8:	f3bf 8f4f 	dsb	sy
 800b7bc:	60fb      	str	r3, [r7, #12]
 800b7be:	e7fe      	b.n	800b7be <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d109      	bne.n	800b7da <xTaskCheckForTimeOut+0x3e>
 800b7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ca:	f383 8811 	msr	BASEPRI, r3
 800b7ce:	f3bf 8f6f 	isb	sy
 800b7d2:	f3bf 8f4f 	dsb	sy
 800b7d6:	60bb      	str	r3, [r7, #8]
 800b7d8:	e7fe      	b.n	800b7d8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800b7da:	f7fe ff33 	bl	800a644 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b7de:	4b1c      	ldr	r3, [pc, #112]	; (800b850 <xTaskCheckForTimeOut+0xb4>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ec:	d102      	bne.n	800b7f4 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	617b      	str	r3, [r7, #20]
 800b7f2:	e026      	b.n	800b842 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681a      	ldr	r2, [r3, #0]
 800b7f8:	4b16      	ldr	r3, [pc, #88]	; (800b854 <xTaskCheckForTimeOut+0xb8>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d007      	beq.n	800b810 <xTaskCheckForTimeOut+0x74>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	685a      	ldr	r2, [r3, #4]
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	429a      	cmp	r2, r3
 800b808:	d802      	bhi.n	800b810 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b80a:	2301      	movs	r3, #1
 800b80c:	617b      	str	r3, [r7, #20]
 800b80e:	e018      	b.n	800b842 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	693a      	ldr	r2, [r7, #16]
 800b816:	1ad2      	subs	r2, r2, r3
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d20e      	bcs.n	800b83e <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	681a      	ldr	r2, [r3, #0]
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6859      	ldr	r1, [r3, #4]
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	1acb      	subs	r3, r1, r3
 800b82c:	441a      	add	r2, r3
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f7ff ff8e 	bl	800b754 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800b838:	2300      	movs	r3, #0
 800b83a:	617b      	str	r3, [r7, #20]
 800b83c:	e001      	b.n	800b842 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800b83e:	2301      	movs	r3, #1
 800b840:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800b842:	f7fe ff21 	bl	800a688 <vPortExitCritical>

	return xReturn;
 800b846:	697b      	ldr	r3, [r7, #20]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3718      	adds	r7, #24
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	200228c0 	.word	0x200228c0
 800b854:	200228d4 	.word	0x200228d4

0800b858 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b858:	b480      	push	{r7}
 800b85a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b85c:	4b03      	ldr	r3, [pc, #12]	; (800b86c <vTaskMissedYield+0x14>)
 800b85e:	2201      	movs	r2, #1
 800b860:	601a      	str	r2, [r3, #0]
}
 800b862:	bf00      	nop
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr
 800b86c:	200228d0 	.word	0x200228d0

0800b870 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b082      	sub	sp, #8
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b878:	f000 f852 	bl	800b920 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b87c:	4b06      	ldr	r3, [pc, #24]	; (800b898 <prvIdleTask+0x28>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	2b01      	cmp	r3, #1
 800b882:	d9f9      	bls.n	800b878 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b884:	4b05      	ldr	r3, [pc, #20]	; (800b89c <prvIdleTask+0x2c>)
 800b886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b88a:	601a      	str	r2, [r3, #0]
 800b88c:	f3bf 8f4f 	dsb	sy
 800b890:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b894:	e7f0      	b.n	800b878 <prvIdleTask+0x8>
 800b896:	bf00      	nop
 800b898:	200227c0 	.word	0x200227c0
 800b89c:	e000ed04 	.word	0xe000ed04

0800b8a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b082      	sub	sp, #8
 800b8a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	607b      	str	r3, [r7, #4]
 800b8aa:	e00c      	b.n	800b8c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	4413      	add	r3, r2
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	4a12      	ldr	r2, [pc, #72]	; (800b900 <prvInitialiseTaskLists+0x60>)
 800b8b8:	4413      	add	r3, r2
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f7fe fd36 	bl	800a32c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	607b      	str	r3, [r7, #4]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b06      	cmp	r3, #6
 800b8ca:	d9ef      	bls.n	800b8ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b8cc:	480d      	ldr	r0, [pc, #52]	; (800b904 <prvInitialiseTaskLists+0x64>)
 800b8ce:	f7fe fd2d 	bl	800a32c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b8d2:	480d      	ldr	r0, [pc, #52]	; (800b908 <prvInitialiseTaskLists+0x68>)
 800b8d4:	f7fe fd2a 	bl	800a32c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b8d8:	480c      	ldr	r0, [pc, #48]	; (800b90c <prvInitialiseTaskLists+0x6c>)
 800b8da:	f7fe fd27 	bl	800a32c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b8de:	480c      	ldr	r0, [pc, #48]	; (800b910 <prvInitialiseTaskLists+0x70>)
 800b8e0:	f7fe fd24 	bl	800a32c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b8e4:	480b      	ldr	r0, [pc, #44]	; (800b914 <prvInitialiseTaskLists+0x74>)
 800b8e6:	f7fe fd21 	bl	800a32c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b8ea:	4b0b      	ldr	r3, [pc, #44]	; (800b918 <prvInitialiseTaskLists+0x78>)
 800b8ec:	4a05      	ldr	r2, [pc, #20]	; (800b904 <prvInitialiseTaskLists+0x64>)
 800b8ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b8f0:	4b0a      	ldr	r3, [pc, #40]	; (800b91c <prvInitialiseTaskLists+0x7c>)
 800b8f2:	4a05      	ldr	r2, [pc, #20]	; (800b908 <prvInitialiseTaskLists+0x68>)
 800b8f4:	601a      	str	r2, [r3, #0]
}
 800b8f6:	bf00      	nop
 800b8f8:	3708      	adds	r7, #8
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	200227c0 	.word	0x200227c0
 800b904:	2002284c 	.word	0x2002284c
 800b908:	20022860 	.word	0x20022860
 800b90c:	2002287c 	.word	0x2002287c
 800b910:	20022890 	.word	0x20022890
 800b914:	200228a8 	.word	0x200228a8
 800b918:	20022874 	.word	0x20022874
 800b91c:	20022878 	.word	0x20022878

0800b920 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b926:	e028      	b.n	800b97a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800b928:	f7ff fcb2 	bl	800b290 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800b92c:	4b17      	ldr	r3, [pc, #92]	; (800b98c <prvCheckTasksWaitingTermination+0x6c>)
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	2b00      	cmp	r3, #0
 800b932:	bf0c      	ite	eq
 800b934:	2301      	moveq	r3, #1
 800b936:	2300      	movne	r3, #0
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800b93c:	f7ff fcb6 	bl	800b2ac <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d119      	bne.n	800b97a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800b946:	f7fe fe7d 	bl	800a644 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b94a:	4b10      	ldr	r3, [pc, #64]	; (800b98c <prvCheckTasksWaitingTermination+0x6c>)
 800b94c:	68db      	ldr	r3, [r3, #12]
 800b94e:	68db      	ldr	r3, [r3, #12]
 800b950:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	3304      	adds	r3, #4
 800b956:	4618      	mov	r0, r3
 800b958:	f7fe fd19 	bl	800a38e <uxListRemove>
					--uxCurrentNumberOfTasks;
 800b95c:	4b0c      	ldr	r3, [pc, #48]	; (800b990 <prvCheckTasksWaitingTermination+0x70>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	3b01      	subs	r3, #1
 800b962:	4a0b      	ldr	r2, [pc, #44]	; (800b990 <prvCheckTasksWaitingTermination+0x70>)
 800b964:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800b966:	4b0b      	ldr	r3, [pc, #44]	; (800b994 <prvCheckTasksWaitingTermination+0x74>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	3b01      	subs	r3, #1
 800b96c:	4a09      	ldr	r2, [pc, #36]	; (800b994 <prvCheckTasksWaitingTermination+0x74>)
 800b96e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800b970:	f7fe fe8a 	bl	800a688 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800b974:	6838      	ldr	r0, [r7, #0]
 800b976:	f000 f80f 	bl	800b998 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b97a:	4b06      	ldr	r3, [pc, #24]	; (800b994 <prvCheckTasksWaitingTermination+0x74>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d1d2      	bne.n	800b928 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b982:	bf00      	nop
 800b984:	3708      	adds	r7, #8
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	20022890 	.word	0x20022890
 800b990:	200228bc 	.word	0x200228bc
 800b994:	200228a4 	.word	0x200228a4

0800b998 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f7fe fdb5 	bl	800a514 <vPortFree>
			vPortFree( pxTCB );
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f7fe fdb2 	bl	800a514 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b9b0:	bf00      	nop
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b083      	sub	sp, #12
 800b9bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9be:	4b0f      	ldr	r3, [pc, #60]	; (800b9fc <prvResetNextTaskUnblockTime+0x44>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d101      	bne.n	800b9cc <prvResetNextTaskUnblockTime+0x14>
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	e000      	b.n	800b9ce <prvResetNextTaskUnblockTime+0x16>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d004      	beq.n	800b9dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b9d2:	4b0b      	ldr	r3, [pc, #44]	; (800ba00 <prvResetNextTaskUnblockTime+0x48>)
 800b9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b9da:	e008      	b.n	800b9ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b9dc:	4b07      	ldr	r3, [pc, #28]	; (800b9fc <prvResetNextTaskUnblockTime+0x44>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	68db      	ldr	r3, [r3, #12]
 800b9e2:	68db      	ldr	r3, [r3, #12]
 800b9e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	4a05      	ldr	r2, [pc, #20]	; (800ba00 <prvResetNextTaskUnblockTime+0x48>)
 800b9ec:	6013      	str	r3, [r2, #0]
}
 800b9ee:	bf00      	nop
 800b9f0:	370c      	adds	r7, #12
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr
 800b9fa:	bf00      	nop
 800b9fc:	20022874 	.word	0x20022874
 800ba00:	200228dc 	.word	0x200228dc

0800ba04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ba04:	b480      	push	{r7}
 800ba06:	b083      	sub	sp, #12
 800ba08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ba0a:	4b0b      	ldr	r3, [pc, #44]	; (800ba38 <xTaskGetSchedulerState+0x34>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d102      	bne.n	800ba18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ba12:	2301      	movs	r3, #1
 800ba14:	607b      	str	r3, [r7, #4]
 800ba16:	e008      	b.n	800ba2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba18:	4b08      	ldr	r3, [pc, #32]	; (800ba3c <xTaskGetSchedulerState+0x38>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d102      	bne.n	800ba26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ba20:	2302      	movs	r3, #2
 800ba22:	607b      	str	r3, [r7, #4]
 800ba24:	e001      	b.n	800ba2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ba26:	2300      	movs	r3, #0
 800ba28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ba2a:	687b      	ldr	r3, [r7, #4]
	}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	200228c8 	.word	0x200228c8
 800ba3c:	200228e4 	.word	0x200228e4

0800ba40 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d062      	beq.n	800bb18 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba56:	4b32      	ldr	r3, [pc, #200]	; (800bb20 <vTaskPriorityInherit+0xe0>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d25b      	bcs.n	800bb18 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	699b      	ldr	r3, [r3, #24]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	db06      	blt.n	800ba76 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba68:	4b2d      	ldr	r3, [pc, #180]	; (800bb20 <vTaskPriorityInherit+0xe0>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba6e:	f1c3 0207 	rsb	r2, r3, #7
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	6959      	ldr	r1, [r3, #20]
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba7e:	4613      	mov	r3, r2
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	4413      	add	r3, r2
 800ba84:	009b      	lsls	r3, r3, #2
 800ba86:	4a27      	ldr	r2, [pc, #156]	; (800bb24 <vTaskPriorityInherit+0xe4>)
 800ba88:	4413      	add	r3, r2
 800ba8a:	4299      	cmp	r1, r3
 800ba8c:	d101      	bne.n	800ba92 <vTaskPriorityInherit+0x52>
 800ba8e:	2301      	movs	r3, #1
 800ba90:	e000      	b.n	800ba94 <vTaskPriorityInherit+0x54>
 800ba92:	2300      	movs	r3, #0
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d03a      	beq.n	800bb0e <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	3304      	adds	r3, #4
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7fe fc76 	bl	800a38e <uxListRemove>
 800baa2:	4603      	mov	r3, r0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d115      	bne.n	800bad4 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baac:	491d      	ldr	r1, [pc, #116]	; (800bb24 <vTaskPriorityInherit+0xe4>)
 800baae:	4613      	mov	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	4413      	add	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	440b      	add	r3, r1
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10a      	bne.n	800bad4 <vTaskPriorityInherit+0x94>
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac2:	2201      	movs	r2, #1
 800bac4:	fa02 f303 	lsl.w	r3, r2, r3
 800bac8:	43da      	mvns	r2, r3
 800baca:	4b17      	ldr	r3, [pc, #92]	; (800bb28 <vTaskPriorityInherit+0xe8>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	4013      	ands	r3, r2
 800bad0:	4a15      	ldr	r2, [pc, #84]	; (800bb28 <vTaskPriorityInherit+0xe8>)
 800bad2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bad4:	4b12      	ldr	r3, [pc, #72]	; (800bb20 <vTaskPriorityInherit+0xe0>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bae2:	2201      	movs	r2, #1
 800bae4:	409a      	lsls	r2, r3
 800bae6:	4b10      	ldr	r3, [pc, #64]	; (800bb28 <vTaskPriorityInherit+0xe8>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4313      	orrs	r3, r2
 800baec:	4a0e      	ldr	r2, [pc, #56]	; (800bb28 <vTaskPriorityInherit+0xe8>)
 800baee:	6013      	str	r3, [r2, #0]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baf4:	4613      	mov	r3, r2
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	4413      	add	r3, r2
 800bafa:	009b      	lsls	r3, r3, #2
 800bafc:	4a09      	ldr	r2, [pc, #36]	; (800bb24 <vTaskPriorityInherit+0xe4>)
 800bafe:	441a      	add	r2, r3
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	3304      	adds	r3, #4
 800bb04:	4619      	mov	r1, r3
 800bb06:	4610      	mov	r0, r2
 800bb08:	f7fe fc1e 	bl	800a348 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb0c:	e004      	b.n	800bb18 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bb0e:	4b04      	ldr	r3, [pc, #16]	; (800bb20 <vTaskPriorityInherit+0xe0>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800bb18:	bf00      	nop
 800bb1a:	3710      	adds	r7, #16
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}
 800bb20:	200227bc 	.word	0x200227bc
 800bb24:	200227c0 	.word	0x200227c0
 800bb28:	200228c4 	.word	0x200228c4

0800bb2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b086      	sub	sp, #24
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d06c      	beq.n	800bc1c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bb42:	4b39      	ldr	r3, [pc, #228]	; (800bc28 <xTaskPriorityDisinherit+0xfc>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	693a      	ldr	r2, [r7, #16]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d009      	beq.n	800bb60 <xTaskPriorityDisinherit+0x34>
 800bb4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb50:	f383 8811 	msr	BASEPRI, r3
 800bb54:	f3bf 8f6f 	isb	sy
 800bb58:	f3bf 8f4f 	dsb	sy
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	e7fe      	b.n	800bb5e <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d109      	bne.n	800bb7c <xTaskPriorityDisinherit+0x50>
 800bb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6c:	f383 8811 	msr	BASEPRI, r3
 800bb70:	f3bf 8f6f 	isb	sy
 800bb74:	f3bf 8f4f 	dsb	sy
 800bb78:	60bb      	str	r3, [r7, #8]
 800bb7a:	e7fe      	b.n	800bb7a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb80:	1e5a      	subs	r2, r3, #1
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d044      	beq.n	800bc1c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d140      	bne.n	800bc1c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	3304      	adds	r3, #4
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7fe fbf5 	bl	800a38e <uxListRemove>
 800bba4:	4603      	mov	r3, r0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d115      	bne.n	800bbd6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbae:	491f      	ldr	r1, [pc, #124]	; (800bc2c <xTaskPriorityDisinherit+0x100>)
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	440b      	add	r3, r1
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d10a      	bne.n	800bbd6 <xTaskPriorityDisinherit+0xaa>
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	fa02 f303 	lsl.w	r3, r2, r3
 800bbca:	43da      	mvns	r2, r3
 800bbcc:	4b18      	ldr	r3, [pc, #96]	; (800bc30 <xTaskPriorityDisinherit+0x104>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	4013      	ands	r3, r2
 800bbd2:	4a17      	ldr	r2, [pc, #92]	; (800bc30 <xTaskPriorityDisinherit+0x104>)
 800bbd4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbe2:	f1c3 0207 	rsb	r2, r3, #7
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbee:	2201      	movs	r2, #1
 800bbf0:	409a      	lsls	r2, r3
 800bbf2:	4b0f      	ldr	r3, [pc, #60]	; (800bc30 <xTaskPriorityDisinherit+0x104>)
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	4a0d      	ldr	r2, [pc, #52]	; (800bc30 <xTaskPriorityDisinherit+0x104>)
 800bbfa:	6013      	str	r3, [r2, #0]
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc00:	4613      	mov	r3, r2
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	4413      	add	r3, r2
 800bc06:	009b      	lsls	r3, r3, #2
 800bc08:	4a08      	ldr	r2, [pc, #32]	; (800bc2c <xTaskPriorityDisinherit+0x100>)
 800bc0a:	441a      	add	r2, r3
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	4619      	mov	r1, r3
 800bc12:	4610      	mov	r0, r2
 800bc14:	f7fe fb98 	bl	800a348 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bc18:	2301      	movs	r3, #1
 800bc1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc1c:	697b      	ldr	r3, [r7, #20]
	}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3718      	adds	r7, #24
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	200227bc 	.word	0x200227bc
 800bc2c:	200227c0 	.word	0x200227c0
 800bc30:	200228c4 	.word	0x200228c4

0800bc34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800bc34:	b480      	push	{r7}
 800bc36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bc38:	4b07      	ldr	r3, [pc, #28]	; (800bc58 <pvTaskIncrementMutexHeldCount+0x24>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d004      	beq.n	800bc4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800bc40:	4b05      	ldr	r3, [pc, #20]	; (800bc58 <pvTaskIncrementMutexHeldCount+0x24>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bc46:	3201      	adds	r2, #1
 800bc48:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800bc4a:	4b03      	ldr	r3, [pc, #12]	; (800bc58 <pvTaskIncrementMutexHeldCount+0x24>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
	}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	46bd      	mov	sp, r7
 800bc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc56:	4770      	bx	lr
 800bc58:	200227bc 	.word	0x200227bc

0800bc5c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b084      	sub	sp, #16
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bc66:	4b29      	ldr	r3, [pc, #164]	; (800bd0c <prvAddCurrentTaskToDelayedList+0xb0>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc6c:	4b28      	ldr	r3, [pc, #160]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	3304      	adds	r3, #4
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7fe fb8b 	bl	800a38e <uxListRemove>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10b      	bne.n	800bc96 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800bc7e:	4b24      	ldr	r3, [pc, #144]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc84:	2201      	movs	r2, #1
 800bc86:	fa02 f303 	lsl.w	r3, r2, r3
 800bc8a:	43da      	mvns	r2, r3
 800bc8c:	4b21      	ldr	r3, [pc, #132]	; (800bd14 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4013      	ands	r3, r2
 800bc92:	4a20      	ldr	r2, [pc, #128]	; (800bd14 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bc94:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc9c:	d10a      	bne.n	800bcb4 <prvAddCurrentTaskToDelayedList+0x58>
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d007      	beq.n	800bcb4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bca4:	4b1a      	ldr	r3, [pc, #104]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	3304      	adds	r3, #4
 800bcaa:	4619      	mov	r1, r3
 800bcac:	481a      	ldr	r0, [pc, #104]	; (800bd18 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bcae:	f7fe fb4b 	bl	800a348 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bcb2:	e026      	b.n	800bd02 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bcb4:	68fa      	ldr	r2, [r7, #12]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	4413      	add	r3, r2
 800bcba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bcbc:	4b14      	ldr	r3, [pc, #80]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	68ba      	ldr	r2, [r7, #8]
 800bcc2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bcc4:	68ba      	ldr	r2, [r7, #8]
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d209      	bcs.n	800bce0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bccc:	4b13      	ldr	r3, [pc, #76]	; (800bd1c <prvAddCurrentTaskToDelayedList+0xc0>)
 800bcce:	681a      	ldr	r2, [r3, #0]
 800bcd0:	4b0f      	ldr	r3, [pc, #60]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	3304      	adds	r3, #4
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	4610      	mov	r0, r2
 800bcda:	f7fe fb41 	bl	800a360 <vListInsert>
}
 800bcde:	e010      	b.n	800bd02 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bce0:	4b0f      	ldr	r3, [pc, #60]	; (800bd20 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bce2:	681a      	ldr	r2, [r3, #0]
 800bce4:	4b0a      	ldr	r3, [pc, #40]	; (800bd10 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	3304      	adds	r3, #4
 800bcea:	4619      	mov	r1, r3
 800bcec:	4610      	mov	r0, r2
 800bcee:	f7fe fb37 	bl	800a360 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bcf2:	4b0c      	ldr	r3, [pc, #48]	; (800bd24 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68ba      	ldr	r2, [r7, #8]
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d202      	bcs.n	800bd02 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bcfc:	4a09      	ldr	r2, [pc, #36]	; (800bd24 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	6013      	str	r3, [r2, #0]
}
 800bd02:	bf00      	nop
 800bd04:	3710      	adds	r7, #16
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	200228c0 	.word	0x200228c0
 800bd10:	200227bc 	.word	0x200227bc
 800bd14:	200228c4 	.word	0x200228c4
 800bd18:	200228a8 	.word	0x200228a8
 800bd1c:	20022878 	.word	0x20022878
 800bd20:	20022874 	.word	0x20022874
 800bd24:	200228dc 	.word	0x200228dc

0800bd28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800bd28:	f8df d034 	ldr.w	sp, [pc, #52]	; 800bd60 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800bd2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bd2e:	e003      	b.n	800bd38 <LoopCopyDataInit>

0800bd30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bd30:	4b0c      	ldr	r3, [pc, #48]	; (800bd64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800bd32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bd34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bd36:	3104      	adds	r1, #4

0800bd38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800bd38:	480b      	ldr	r0, [pc, #44]	; (800bd68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800bd3a:	4b0c      	ldr	r3, [pc, #48]	; (800bd6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800bd3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800bd3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800bd40:	d3f6      	bcc.n	800bd30 <CopyDataInit>
  ldr  r2, =_sbss
 800bd42:	4a0b      	ldr	r2, [pc, #44]	; (800bd70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800bd44:	e002      	b.n	800bd4c <LoopFillZerobss>

0800bd46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800bd46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800bd48:	f842 3b04 	str.w	r3, [r2], #4

0800bd4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800bd4c:	4b09      	ldr	r3, [pc, #36]	; (800bd74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800bd4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bd50:	d3f9      	bcc.n	800bd46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800bd52:	f7f6 fdc1 	bl	80028d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800bd56:	f000 f811 	bl	800bd7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800bd5a:	f7f6 fa47 	bl	80021ec <main>
  bx  lr    
 800bd5e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800bd60:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800bd64:	08010050 	.word	0x08010050
  ldr  r0, =_sdata
 800bd68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bd6c:	20000340 	.word	0x20000340
  ldr  r2, =_sbss
 800bd70:	20000340 	.word	0x20000340
  ldr  r3, = _ebss
 800bd74:	20024084 	.word	0x20024084

0800bd78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bd78:	e7fe      	b.n	800bd78 <ADC_IRQHandler>
	...

0800bd7c <__libc_init_array>:
 800bd7c:	b570      	push	{r4, r5, r6, lr}
 800bd7e:	4e0d      	ldr	r6, [pc, #52]	; (800bdb4 <__libc_init_array+0x38>)
 800bd80:	4c0d      	ldr	r4, [pc, #52]	; (800bdb8 <__libc_init_array+0x3c>)
 800bd82:	1ba4      	subs	r4, r4, r6
 800bd84:	10a4      	asrs	r4, r4, #2
 800bd86:	2500      	movs	r5, #0
 800bd88:	42a5      	cmp	r5, r4
 800bd8a:	d109      	bne.n	800bda0 <__libc_init_array+0x24>
 800bd8c:	4e0b      	ldr	r6, [pc, #44]	; (800bdbc <__libc_init_array+0x40>)
 800bd8e:	4c0c      	ldr	r4, [pc, #48]	; (800bdc0 <__libc_init_array+0x44>)
 800bd90:	f003 fdf2 	bl	800f978 <_init>
 800bd94:	1ba4      	subs	r4, r4, r6
 800bd96:	10a4      	asrs	r4, r4, #2
 800bd98:	2500      	movs	r5, #0
 800bd9a:	42a5      	cmp	r5, r4
 800bd9c:	d105      	bne.n	800bdaa <__libc_init_array+0x2e>
 800bd9e:	bd70      	pop	{r4, r5, r6, pc}
 800bda0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bda4:	4798      	blx	r3
 800bda6:	3501      	adds	r5, #1
 800bda8:	e7ee      	b.n	800bd88 <__libc_init_array+0xc>
 800bdaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bdae:	4798      	blx	r3
 800bdb0:	3501      	adds	r5, #1
 800bdb2:	e7f2      	b.n	800bd9a <__libc_init_array+0x1e>
 800bdb4:	08010048 	.word	0x08010048
 800bdb8:	08010048 	.word	0x08010048
 800bdbc:	08010048 	.word	0x08010048
 800bdc0:	0801004c 	.word	0x0801004c

0800bdc4 <malloc>:
 800bdc4:	4b02      	ldr	r3, [pc, #8]	; (800bdd0 <malloc+0xc>)
 800bdc6:	4601      	mov	r1, r0
 800bdc8:	6818      	ldr	r0, [r3, #0]
 800bdca:	f000 b87f 	b.w	800becc <_malloc_r>
 800bdce:	bf00      	nop
 800bdd0:	200002d8 	.word	0x200002d8

0800bdd4 <free>:
 800bdd4:	4b02      	ldr	r3, [pc, #8]	; (800bde0 <free+0xc>)
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	6818      	ldr	r0, [r3, #0]
 800bdda:	f000 b829 	b.w	800be30 <_free_r>
 800bdde:	bf00      	nop
 800bde0:	200002d8 	.word	0x200002d8

0800bde4 <__ascii_mbtowc>:
 800bde4:	b082      	sub	sp, #8
 800bde6:	b901      	cbnz	r1, 800bdea <__ascii_mbtowc+0x6>
 800bde8:	a901      	add	r1, sp, #4
 800bdea:	b142      	cbz	r2, 800bdfe <__ascii_mbtowc+0x1a>
 800bdec:	b14b      	cbz	r3, 800be02 <__ascii_mbtowc+0x1e>
 800bdee:	7813      	ldrb	r3, [r2, #0]
 800bdf0:	600b      	str	r3, [r1, #0]
 800bdf2:	7812      	ldrb	r2, [r2, #0]
 800bdf4:	1c10      	adds	r0, r2, #0
 800bdf6:	bf18      	it	ne
 800bdf8:	2001      	movne	r0, #1
 800bdfa:	b002      	add	sp, #8
 800bdfc:	4770      	bx	lr
 800bdfe:	4610      	mov	r0, r2
 800be00:	e7fb      	b.n	800bdfa <__ascii_mbtowc+0x16>
 800be02:	f06f 0001 	mvn.w	r0, #1
 800be06:	e7f8      	b.n	800bdfa <__ascii_mbtowc+0x16>

0800be08 <memcpy>:
 800be08:	b510      	push	{r4, lr}
 800be0a:	1e43      	subs	r3, r0, #1
 800be0c:	440a      	add	r2, r1
 800be0e:	4291      	cmp	r1, r2
 800be10:	d100      	bne.n	800be14 <memcpy+0xc>
 800be12:	bd10      	pop	{r4, pc}
 800be14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be1c:	e7f7      	b.n	800be0e <memcpy+0x6>

0800be1e <memset>:
 800be1e:	4402      	add	r2, r0
 800be20:	4603      	mov	r3, r0
 800be22:	4293      	cmp	r3, r2
 800be24:	d100      	bne.n	800be28 <memset+0xa>
 800be26:	4770      	bx	lr
 800be28:	f803 1b01 	strb.w	r1, [r3], #1
 800be2c:	e7f9      	b.n	800be22 <memset+0x4>
	...

0800be30 <_free_r>:
 800be30:	b538      	push	{r3, r4, r5, lr}
 800be32:	4605      	mov	r5, r0
 800be34:	2900      	cmp	r1, #0
 800be36:	d045      	beq.n	800bec4 <_free_r+0x94>
 800be38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be3c:	1f0c      	subs	r4, r1, #4
 800be3e:	2b00      	cmp	r3, #0
 800be40:	bfb8      	it	lt
 800be42:	18e4      	addlt	r4, r4, r3
 800be44:	f001 fbb8 	bl	800d5b8 <__malloc_lock>
 800be48:	4a1f      	ldr	r2, [pc, #124]	; (800bec8 <_free_r+0x98>)
 800be4a:	6813      	ldr	r3, [r2, #0]
 800be4c:	4610      	mov	r0, r2
 800be4e:	b933      	cbnz	r3, 800be5e <_free_r+0x2e>
 800be50:	6063      	str	r3, [r4, #4]
 800be52:	6014      	str	r4, [r2, #0]
 800be54:	4628      	mov	r0, r5
 800be56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be5a:	f001 bbae 	b.w	800d5ba <__malloc_unlock>
 800be5e:	42a3      	cmp	r3, r4
 800be60:	d90c      	bls.n	800be7c <_free_r+0x4c>
 800be62:	6821      	ldr	r1, [r4, #0]
 800be64:	1862      	adds	r2, r4, r1
 800be66:	4293      	cmp	r3, r2
 800be68:	bf04      	itt	eq
 800be6a:	681a      	ldreq	r2, [r3, #0]
 800be6c:	685b      	ldreq	r3, [r3, #4]
 800be6e:	6063      	str	r3, [r4, #4]
 800be70:	bf04      	itt	eq
 800be72:	1852      	addeq	r2, r2, r1
 800be74:	6022      	streq	r2, [r4, #0]
 800be76:	6004      	str	r4, [r0, #0]
 800be78:	e7ec      	b.n	800be54 <_free_r+0x24>
 800be7a:	4613      	mov	r3, r2
 800be7c:	685a      	ldr	r2, [r3, #4]
 800be7e:	b10a      	cbz	r2, 800be84 <_free_r+0x54>
 800be80:	42a2      	cmp	r2, r4
 800be82:	d9fa      	bls.n	800be7a <_free_r+0x4a>
 800be84:	6819      	ldr	r1, [r3, #0]
 800be86:	1858      	adds	r0, r3, r1
 800be88:	42a0      	cmp	r0, r4
 800be8a:	d10b      	bne.n	800bea4 <_free_r+0x74>
 800be8c:	6820      	ldr	r0, [r4, #0]
 800be8e:	4401      	add	r1, r0
 800be90:	1858      	adds	r0, r3, r1
 800be92:	4282      	cmp	r2, r0
 800be94:	6019      	str	r1, [r3, #0]
 800be96:	d1dd      	bne.n	800be54 <_free_r+0x24>
 800be98:	6810      	ldr	r0, [r2, #0]
 800be9a:	6852      	ldr	r2, [r2, #4]
 800be9c:	605a      	str	r2, [r3, #4]
 800be9e:	4401      	add	r1, r0
 800bea0:	6019      	str	r1, [r3, #0]
 800bea2:	e7d7      	b.n	800be54 <_free_r+0x24>
 800bea4:	d902      	bls.n	800beac <_free_r+0x7c>
 800bea6:	230c      	movs	r3, #12
 800bea8:	602b      	str	r3, [r5, #0]
 800beaa:	e7d3      	b.n	800be54 <_free_r+0x24>
 800beac:	6820      	ldr	r0, [r4, #0]
 800beae:	1821      	adds	r1, r4, r0
 800beb0:	428a      	cmp	r2, r1
 800beb2:	bf04      	itt	eq
 800beb4:	6811      	ldreq	r1, [r2, #0]
 800beb6:	6852      	ldreq	r2, [r2, #4]
 800beb8:	6062      	str	r2, [r4, #4]
 800beba:	bf04      	itt	eq
 800bebc:	1809      	addeq	r1, r1, r0
 800bebe:	6021      	streq	r1, [r4, #0]
 800bec0:	605c      	str	r4, [r3, #4]
 800bec2:	e7c7      	b.n	800be54 <_free_r+0x24>
 800bec4:	bd38      	pop	{r3, r4, r5, pc}
 800bec6:	bf00      	nop
 800bec8:	200228f0 	.word	0x200228f0

0800becc <_malloc_r>:
 800becc:	b570      	push	{r4, r5, r6, lr}
 800bece:	1ccd      	adds	r5, r1, #3
 800bed0:	f025 0503 	bic.w	r5, r5, #3
 800bed4:	3508      	adds	r5, #8
 800bed6:	2d0c      	cmp	r5, #12
 800bed8:	bf38      	it	cc
 800beda:	250c      	movcc	r5, #12
 800bedc:	2d00      	cmp	r5, #0
 800bede:	4606      	mov	r6, r0
 800bee0:	db01      	blt.n	800bee6 <_malloc_r+0x1a>
 800bee2:	42a9      	cmp	r1, r5
 800bee4:	d903      	bls.n	800beee <_malloc_r+0x22>
 800bee6:	230c      	movs	r3, #12
 800bee8:	6033      	str	r3, [r6, #0]
 800beea:	2000      	movs	r0, #0
 800beec:	bd70      	pop	{r4, r5, r6, pc}
 800beee:	f001 fb63 	bl	800d5b8 <__malloc_lock>
 800bef2:	4a23      	ldr	r2, [pc, #140]	; (800bf80 <_malloc_r+0xb4>)
 800bef4:	6814      	ldr	r4, [r2, #0]
 800bef6:	4621      	mov	r1, r4
 800bef8:	b991      	cbnz	r1, 800bf20 <_malloc_r+0x54>
 800befa:	4c22      	ldr	r4, [pc, #136]	; (800bf84 <_malloc_r+0xb8>)
 800befc:	6823      	ldr	r3, [r4, #0]
 800befe:	b91b      	cbnz	r3, 800bf08 <_malloc_r+0x3c>
 800bf00:	4630      	mov	r0, r6
 800bf02:	f000 fcad 	bl	800c860 <_sbrk_r>
 800bf06:	6020      	str	r0, [r4, #0]
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f000 fca8 	bl	800c860 <_sbrk_r>
 800bf10:	1c43      	adds	r3, r0, #1
 800bf12:	d126      	bne.n	800bf62 <_malloc_r+0x96>
 800bf14:	230c      	movs	r3, #12
 800bf16:	6033      	str	r3, [r6, #0]
 800bf18:	4630      	mov	r0, r6
 800bf1a:	f001 fb4e 	bl	800d5ba <__malloc_unlock>
 800bf1e:	e7e4      	b.n	800beea <_malloc_r+0x1e>
 800bf20:	680b      	ldr	r3, [r1, #0]
 800bf22:	1b5b      	subs	r3, r3, r5
 800bf24:	d41a      	bmi.n	800bf5c <_malloc_r+0x90>
 800bf26:	2b0b      	cmp	r3, #11
 800bf28:	d90f      	bls.n	800bf4a <_malloc_r+0x7e>
 800bf2a:	600b      	str	r3, [r1, #0]
 800bf2c:	50cd      	str	r5, [r1, r3]
 800bf2e:	18cc      	adds	r4, r1, r3
 800bf30:	4630      	mov	r0, r6
 800bf32:	f001 fb42 	bl	800d5ba <__malloc_unlock>
 800bf36:	f104 000b 	add.w	r0, r4, #11
 800bf3a:	1d23      	adds	r3, r4, #4
 800bf3c:	f020 0007 	bic.w	r0, r0, #7
 800bf40:	1ac3      	subs	r3, r0, r3
 800bf42:	d01b      	beq.n	800bf7c <_malloc_r+0xb0>
 800bf44:	425a      	negs	r2, r3
 800bf46:	50e2      	str	r2, [r4, r3]
 800bf48:	bd70      	pop	{r4, r5, r6, pc}
 800bf4a:	428c      	cmp	r4, r1
 800bf4c:	bf0d      	iteet	eq
 800bf4e:	6863      	ldreq	r3, [r4, #4]
 800bf50:	684b      	ldrne	r3, [r1, #4]
 800bf52:	6063      	strne	r3, [r4, #4]
 800bf54:	6013      	streq	r3, [r2, #0]
 800bf56:	bf18      	it	ne
 800bf58:	460c      	movne	r4, r1
 800bf5a:	e7e9      	b.n	800bf30 <_malloc_r+0x64>
 800bf5c:	460c      	mov	r4, r1
 800bf5e:	6849      	ldr	r1, [r1, #4]
 800bf60:	e7ca      	b.n	800bef8 <_malloc_r+0x2c>
 800bf62:	1cc4      	adds	r4, r0, #3
 800bf64:	f024 0403 	bic.w	r4, r4, #3
 800bf68:	42a0      	cmp	r0, r4
 800bf6a:	d005      	beq.n	800bf78 <_malloc_r+0xac>
 800bf6c:	1a21      	subs	r1, r4, r0
 800bf6e:	4630      	mov	r0, r6
 800bf70:	f000 fc76 	bl	800c860 <_sbrk_r>
 800bf74:	3001      	adds	r0, #1
 800bf76:	d0cd      	beq.n	800bf14 <_malloc_r+0x48>
 800bf78:	6025      	str	r5, [r4, #0]
 800bf7a:	e7d9      	b.n	800bf30 <_malloc_r+0x64>
 800bf7c:	bd70      	pop	{r4, r5, r6, pc}
 800bf7e:	bf00      	nop
 800bf80:	200228f0 	.word	0x200228f0
 800bf84:	200228f4 	.word	0x200228f4

0800bf88 <__cvt>:
 800bf88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf8c:	ec55 4b10 	vmov	r4, r5, d0
 800bf90:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800bf92:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bf96:	2d00      	cmp	r5, #0
 800bf98:	460e      	mov	r6, r1
 800bf9a:	4691      	mov	r9, r2
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	bfb8      	it	lt
 800bfa0:	4622      	movlt	r2, r4
 800bfa2:	462b      	mov	r3, r5
 800bfa4:	f027 0720 	bic.w	r7, r7, #32
 800bfa8:	bfbb      	ittet	lt
 800bfaa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bfae:	461d      	movlt	r5, r3
 800bfb0:	2300      	movge	r3, #0
 800bfb2:	232d      	movlt	r3, #45	; 0x2d
 800bfb4:	bfb8      	it	lt
 800bfb6:	4614      	movlt	r4, r2
 800bfb8:	2f46      	cmp	r7, #70	; 0x46
 800bfba:	700b      	strb	r3, [r1, #0]
 800bfbc:	d004      	beq.n	800bfc8 <__cvt+0x40>
 800bfbe:	2f45      	cmp	r7, #69	; 0x45
 800bfc0:	d100      	bne.n	800bfc4 <__cvt+0x3c>
 800bfc2:	3601      	adds	r6, #1
 800bfc4:	2102      	movs	r1, #2
 800bfc6:	e000      	b.n	800bfca <__cvt+0x42>
 800bfc8:	2103      	movs	r1, #3
 800bfca:	ab03      	add	r3, sp, #12
 800bfcc:	9301      	str	r3, [sp, #4]
 800bfce:	ab02      	add	r3, sp, #8
 800bfd0:	9300      	str	r3, [sp, #0]
 800bfd2:	4632      	mov	r2, r6
 800bfd4:	4653      	mov	r3, sl
 800bfd6:	ec45 4b10 	vmov	d0, r4, r5
 800bfda:	f000 fd11 	bl	800ca00 <_dtoa_r>
 800bfde:	2f47      	cmp	r7, #71	; 0x47
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	d102      	bne.n	800bfea <__cvt+0x62>
 800bfe4:	f019 0f01 	tst.w	r9, #1
 800bfe8:	d026      	beq.n	800c038 <__cvt+0xb0>
 800bfea:	2f46      	cmp	r7, #70	; 0x46
 800bfec:	eb08 0906 	add.w	r9, r8, r6
 800bff0:	d111      	bne.n	800c016 <__cvt+0x8e>
 800bff2:	f898 3000 	ldrb.w	r3, [r8]
 800bff6:	2b30      	cmp	r3, #48	; 0x30
 800bff8:	d10a      	bne.n	800c010 <__cvt+0x88>
 800bffa:	2200      	movs	r2, #0
 800bffc:	2300      	movs	r3, #0
 800bffe:	4620      	mov	r0, r4
 800c000:	4629      	mov	r1, r5
 800c002:	f7f4 fd6d 	bl	8000ae0 <__aeabi_dcmpeq>
 800c006:	b918      	cbnz	r0, 800c010 <__cvt+0x88>
 800c008:	f1c6 0601 	rsb	r6, r6, #1
 800c00c:	f8ca 6000 	str.w	r6, [sl]
 800c010:	f8da 3000 	ldr.w	r3, [sl]
 800c014:	4499      	add	r9, r3
 800c016:	2200      	movs	r2, #0
 800c018:	2300      	movs	r3, #0
 800c01a:	4620      	mov	r0, r4
 800c01c:	4629      	mov	r1, r5
 800c01e:	f7f4 fd5f 	bl	8000ae0 <__aeabi_dcmpeq>
 800c022:	b938      	cbnz	r0, 800c034 <__cvt+0xac>
 800c024:	2230      	movs	r2, #48	; 0x30
 800c026:	9b03      	ldr	r3, [sp, #12]
 800c028:	4599      	cmp	r9, r3
 800c02a:	d905      	bls.n	800c038 <__cvt+0xb0>
 800c02c:	1c59      	adds	r1, r3, #1
 800c02e:	9103      	str	r1, [sp, #12]
 800c030:	701a      	strb	r2, [r3, #0]
 800c032:	e7f8      	b.n	800c026 <__cvt+0x9e>
 800c034:	f8cd 900c 	str.w	r9, [sp, #12]
 800c038:	9b03      	ldr	r3, [sp, #12]
 800c03a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c03c:	eba3 0308 	sub.w	r3, r3, r8
 800c040:	4640      	mov	r0, r8
 800c042:	6013      	str	r3, [r2, #0]
 800c044:	b004      	add	sp, #16
 800c046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c04a <__exponent>:
 800c04a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c04c:	4603      	mov	r3, r0
 800c04e:	2900      	cmp	r1, #0
 800c050:	bfb8      	it	lt
 800c052:	4249      	neglt	r1, r1
 800c054:	f803 2b02 	strb.w	r2, [r3], #2
 800c058:	bfb4      	ite	lt
 800c05a:	222d      	movlt	r2, #45	; 0x2d
 800c05c:	222b      	movge	r2, #43	; 0x2b
 800c05e:	2909      	cmp	r1, #9
 800c060:	7042      	strb	r2, [r0, #1]
 800c062:	dd20      	ble.n	800c0a6 <__exponent+0x5c>
 800c064:	f10d 0207 	add.w	r2, sp, #7
 800c068:	4617      	mov	r7, r2
 800c06a:	260a      	movs	r6, #10
 800c06c:	fb91 f5f6 	sdiv	r5, r1, r6
 800c070:	fb06 1115 	mls	r1, r6, r5, r1
 800c074:	3130      	adds	r1, #48	; 0x30
 800c076:	2d09      	cmp	r5, #9
 800c078:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c07c:	f102 34ff 	add.w	r4, r2, #4294967295
 800c080:	4629      	mov	r1, r5
 800c082:	dc09      	bgt.n	800c098 <__exponent+0x4e>
 800c084:	3130      	adds	r1, #48	; 0x30
 800c086:	3a02      	subs	r2, #2
 800c088:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c08c:	42ba      	cmp	r2, r7
 800c08e:	461c      	mov	r4, r3
 800c090:	d304      	bcc.n	800c09c <__exponent+0x52>
 800c092:	1a20      	subs	r0, r4, r0
 800c094:	b003      	add	sp, #12
 800c096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c098:	4622      	mov	r2, r4
 800c09a:	e7e7      	b.n	800c06c <__exponent+0x22>
 800c09c:	f812 1b01 	ldrb.w	r1, [r2], #1
 800c0a0:	f803 1b01 	strb.w	r1, [r3], #1
 800c0a4:	e7f2      	b.n	800c08c <__exponent+0x42>
 800c0a6:	2230      	movs	r2, #48	; 0x30
 800c0a8:	461c      	mov	r4, r3
 800c0aa:	4411      	add	r1, r2
 800c0ac:	f804 2b02 	strb.w	r2, [r4], #2
 800c0b0:	7059      	strb	r1, [r3, #1]
 800c0b2:	e7ee      	b.n	800c092 <__exponent+0x48>

0800c0b4 <_printf_float>:
 800c0b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b8:	b08d      	sub	sp, #52	; 0x34
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c0c0:	4616      	mov	r6, r2
 800c0c2:	461f      	mov	r7, r3
 800c0c4:	4605      	mov	r5, r0
 800c0c6:	f001 fa69 	bl	800d59c <_localeconv_r>
 800c0ca:	6803      	ldr	r3, [r0, #0]
 800c0cc:	9304      	str	r3, [sp, #16]
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7f4 f88e 	bl	80001f0 <strlen>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	930a      	str	r3, [sp, #40]	; 0x28
 800c0d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c0dc:	9005      	str	r0, [sp, #20]
 800c0de:	3307      	adds	r3, #7
 800c0e0:	f023 0307 	bic.w	r3, r3, #7
 800c0e4:	f103 0208 	add.w	r2, r3, #8
 800c0e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c0ec:	f8d4 b000 	ldr.w	fp, [r4]
 800c0f0:	f8c8 2000 	str.w	r2, [r8]
 800c0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c0fc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c100:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c104:	9307      	str	r3, [sp, #28]
 800c106:	f8cd 8018 	str.w	r8, [sp, #24]
 800c10a:	f04f 32ff 	mov.w	r2, #4294967295
 800c10e:	4ba5      	ldr	r3, [pc, #660]	; (800c3a4 <_printf_float+0x2f0>)
 800c110:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c114:	f7f4 fd16 	bl	8000b44 <__aeabi_dcmpun>
 800c118:	2800      	cmp	r0, #0
 800c11a:	f040 81fb 	bne.w	800c514 <_printf_float+0x460>
 800c11e:	f04f 32ff 	mov.w	r2, #4294967295
 800c122:	4ba0      	ldr	r3, [pc, #640]	; (800c3a4 <_printf_float+0x2f0>)
 800c124:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c128:	f7f4 fcee 	bl	8000b08 <__aeabi_dcmple>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	f040 81f1 	bne.w	800c514 <_printf_float+0x460>
 800c132:	2200      	movs	r2, #0
 800c134:	2300      	movs	r3, #0
 800c136:	4640      	mov	r0, r8
 800c138:	4649      	mov	r1, r9
 800c13a:	f7f4 fcdb 	bl	8000af4 <__aeabi_dcmplt>
 800c13e:	b110      	cbz	r0, 800c146 <_printf_float+0x92>
 800c140:	232d      	movs	r3, #45	; 0x2d
 800c142:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c146:	4b98      	ldr	r3, [pc, #608]	; (800c3a8 <_printf_float+0x2f4>)
 800c148:	4a98      	ldr	r2, [pc, #608]	; (800c3ac <_printf_float+0x2f8>)
 800c14a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c14e:	bf8c      	ite	hi
 800c150:	4690      	movhi	r8, r2
 800c152:	4698      	movls	r8, r3
 800c154:	2303      	movs	r3, #3
 800c156:	f02b 0204 	bic.w	r2, fp, #4
 800c15a:	6123      	str	r3, [r4, #16]
 800c15c:	6022      	str	r2, [r4, #0]
 800c15e:	f04f 0900 	mov.w	r9, #0
 800c162:	9700      	str	r7, [sp, #0]
 800c164:	4633      	mov	r3, r6
 800c166:	aa0b      	add	r2, sp, #44	; 0x2c
 800c168:	4621      	mov	r1, r4
 800c16a:	4628      	mov	r0, r5
 800c16c:	f000 f9e2 	bl	800c534 <_printf_common>
 800c170:	3001      	adds	r0, #1
 800c172:	f040 8093 	bne.w	800c29c <_printf_float+0x1e8>
 800c176:	f04f 30ff 	mov.w	r0, #4294967295
 800c17a:	b00d      	add	sp, #52	; 0x34
 800c17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c180:	6861      	ldr	r1, [r4, #4]
 800c182:	1c4b      	adds	r3, r1, #1
 800c184:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c188:	d13f      	bne.n	800c20a <_printf_float+0x156>
 800c18a:	2306      	movs	r3, #6
 800c18c:	6063      	str	r3, [r4, #4]
 800c18e:	2300      	movs	r3, #0
 800c190:	9303      	str	r3, [sp, #12]
 800c192:	ab0a      	add	r3, sp, #40	; 0x28
 800c194:	9302      	str	r3, [sp, #8]
 800c196:	ab09      	add	r3, sp, #36	; 0x24
 800c198:	9300      	str	r3, [sp, #0]
 800c19a:	ec49 8b10 	vmov	d0, r8, r9
 800c19e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c1a2:	6022      	str	r2, [r4, #0]
 800c1a4:	f8cd a004 	str.w	sl, [sp, #4]
 800c1a8:	6861      	ldr	r1, [r4, #4]
 800c1aa:	4628      	mov	r0, r5
 800c1ac:	f7ff feec 	bl	800bf88 <__cvt>
 800c1b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c1b4:	2b47      	cmp	r3, #71	; 0x47
 800c1b6:	4680      	mov	r8, r0
 800c1b8:	d109      	bne.n	800c1ce <_printf_float+0x11a>
 800c1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1bc:	1cd8      	adds	r0, r3, #3
 800c1be:	db02      	blt.n	800c1c6 <_printf_float+0x112>
 800c1c0:	6862      	ldr	r2, [r4, #4]
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	dd57      	ble.n	800c276 <_printf_float+0x1c2>
 800c1c6:	f1aa 0a02 	sub.w	sl, sl, #2
 800c1ca:	fa5f fa8a 	uxtb.w	sl, sl
 800c1ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c1d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1d4:	d834      	bhi.n	800c240 <_printf_float+0x18c>
 800c1d6:	3901      	subs	r1, #1
 800c1d8:	4652      	mov	r2, sl
 800c1da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c1de:	9109      	str	r1, [sp, #36]	; 0x24
 800c1e0:	f7ff ff33 	bl	800c04a <__exponent>
 800c1e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1e6:	1883      	adds	r3, r0, r2
 800c1e8:	2a01      	cmp	r2, #1
 800c1ea:	4681      	mov	r9, r0
 800c1ec:	6123      	str	r3, [r4, #16]
 800c1ee:	dc02      	bgt.n	800c1f6 <_printf_float+0x142>
 800c1f0:	6822      	ldr	r2, [r4, #0]
 800c1f2:	07d1      	lsls	r1, r2, #31
 800c1f4:	d501      	bpl.n	800c1fa <_printf_float+0x146>
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	6123      	str	r3, [r4, #16]
 800c1fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d0af      	beq.n	800c162 <_printf_float+0xae>
 800c202:	232d      	movs	r3, #45	; 0x2d
 800c204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c208:	e7ab      	b.n	800c162 <_printf_float+0xae>
 800c20a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c20e:	d002      	beq.n	800c216 <_printf_float+0x162>
 800c210:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c214:	d1bb      	bne.n	800c18e <_printf_float+0xda>
 800c216:	b189      	cbz	r1, 800c23c <_printf_float+0x188>
 800c218:	2300      	movs	r3, #0
 800c21a:	9303      	str	r3, [sp, #12]
 800c21c:	ab0a      	add	r3, sp, #40	; 0x28
 800c21e:	9302      	str	r3, [sp, #8]
 800c220:	ab09      	add	r3, sp, #36	; 0x24
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	ec49 8b10 	vmov	d0, r8, r9
 800c228:	6022      	str	r2, [r4, #0]
 800c22a:	f8cd a004 	str.w	sl, [sp, #4]
 800c22e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c232:	4628      	mov	r0, r5
 800c234:	f7ff fea8 	bl	800bf88 <__cvt>
 800c238:	4680      	mov	r8, r0
 800c23a:	e7be      	b.n	800c1ba <_printf_float+0x106>
 800c23c:	2301      	movs	r3, #1
 800c23e:	e7a5      	b.n	800c18c <_printf_float+0xd8>
 800c240:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c244:	d119      	bne.n	800c27a <_printf_float+0x1c6>
 800c246:	2900      	cmp	r1, #0
 800c248:	6863      	ldr	r3, [r4, #4]
 800c24a:	dd0c      	ble.n	800c266 <_printf_float+0x1b2>
 800c24c:	6121      	str	r1, [r4, #16]
 800c24e:	b913      	cbnz	r3, 800c256 <_printf_float+0x1a2>
 800c250:	6822      	ldr	r2, [r4, #0]
 800c252:	07d2      	lsls	r2, r2, #31
 800c254:	d502      	bpl.n	800c25c <_printf_float+0x1a8>
 800c256:	3301      	adds	r3, #1
 800c258:	440b      	add	r3, r1
 800c25a:	6123      	str	r3, [r4, #16]
 800c25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c25e:	65a3      	str	r3, [r4, #88]	; 0x58
 800c260:	f04f 0900 	mov.w	r9, #0
 800c264:	e7c9      	b.n	800c1fa <_printf_float+0x146>
 800c266:	b913      	cbnz	r3, 800c26e <_printf_float+0x1ba>
 800c268:	6822      	ldr	r2, [r4, #0]
 800c26a:	07d0      	lsls	r0, r2, #31
 800c26c:	d501      	bpl.n	800c272 <_printf_float+0x1be>
 800c26e:	3302      	adds	r3, #2
 800c270:	e7f3      	b.n	800c25a <_printf_float+0x1a6>
 800c272:	2301      	movs	r3, #1
 800c274:	e7f1      	b.n	800c25a <_printf_float+0x1a6>
 800c276:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c27a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c27c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c27e:	4293      	cmp	r3, r2
 800c280:	db05      	blt.n	800c28e <_printf_float+0x1da>
 800c282:	6822      	ldr	r2, [r4, #0]
 800c284:	6123      	str	r3, [r4, #16]
 800c286:	07d1      	lsls	r1, r2, #31
 800c288:	d5e8      	bpl.n	800c25c <_printf_float+0x1a8>
 800c28a:	3301      	adds	r3, #1
 800c28c:	e7e5      	b.n	800c25a <_printf_float+0x1a6>
 800c28e:	2b00      	cmp	r3, #0
 800c290:	bfd4      	ite	le
 800c292:	f1c3 0302 	rsble	r3, r3, #2
 800c296:	2301      	movgt	r3, #1
 800c298:	4413      	add	r3, r2
 800c29a:	e7de      	b.n	800c25a <_printf_float+0x1a6>
 800c29c:	6823      	ldr	r3, [r4, #0]
 800c29e:	055a      	lsls	r2, r3, #21
 800c2a0:	d407      	bmi.n	800c2b2 <_printf_float+0x1fe>
 800c2a2:	6923      	ldr	r3, [r4, #16]
 800c2a4:	4642      	mov	r2, r8
 800c2a6:	4631      	mov	r1, r6
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	47b8      	blx	r7
 800c2ac:	3001      	adds	r0, #1
 800c2ae:	d12b      	bne.n	800c308 <_printf_float+0x254>
 800c2b0:	e761      	b.n	800c176 <_printf_float+0xc2>
 800c2b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c2b6:	f240 80e2 	bls.w	800c47e <_printf_float+0x3ca>
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	2300      	movs	r3, #0
 800c2be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c2c2:	f7f4 fc0d 	bl	8000ae0 <__aeabi_dcmpeq>
 800c2c6:	2800      	cmp	r0, #0
 800c2c8:	d03c      	beq.n	800c344 <_printf_float+0x290>
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	4a38      	ldr	r2, [pc, #224]	; (800c3b0 <_printf_float+0x2fc>)
 800c2ce:	4631      	mov	r1, r6
 800c2d0:	4628      	mov	r0, r5
 800c2d2:	47b8      	blx	r7
 800c2d4:	3001      	adds	r0, #1
 800c2d6:	f43f af4e 	beq.w	800c176 <_printf_float+0xc2>
 800c2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	db02      	blt.n	800c2e8 <_printf_float+0x234>
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	07d8      	lsls	r0, r3, #31
 800c2e6:	d50f      	bpl.n	800c308 <_printf_float+0x254>
 800c2e8:	9b05      	ldr	r3, [sp, #20]
 800c2ea:	9a04      	ldr	r2, [sp, #16]
 800c2ec:	4631      	mov	r1, r6
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	47b8      	blx	r7
 800c2f2:	3001      	adds	r0, #1
 800c2f4:	f43f af3f 	beq.w	800c176 <_printf_float+0xc2>
 800c2f8:	f04f 0800 	mov.w	r8, #0
 800c2fc:	f104 091a 	add.w	r9, r4, #26
 800c300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c302:	3b01      	subs	r3, #1
 800c304:	4598      	cmp	r8, r3
 800c306:	db12      	blt.n	800c32e <_printf_float+0x27a>
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	079b      	lsls	r3, r3, #30
 800c30c:	d509      	bpl.n	800c322 <_printf_float+0x26e>
 800c30e:	f04f 0800 	mov.w	r8, #0
 800c312:	f104 0919 	add.w	r9, r4, #25
 800c316:	68e3      	ldr	r3, [r4, #12]
 800c318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c31a:	1a9b      	subs	r3, r3, r2
 800c31c:	4598      	cmp	r8, r3
 800c31e:	f2c0 80ee 	blt.w	800c4fe <_printf_float+0x44a>
 800c322:	68e0      	ldr	r0, [r4, #12]
 800c324:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c326:	4298      	cmp	r0, r3
 800c328:	bfb8      	it	lt
 800c32a:	4618      	movlt	r0, r3
 800c32c:	e725      	b.n	800c17a <_printf_float+0xc6>
 800c32e:	2301      	movs	r3, #1
 800c330:	464a      	mov	r2, r9
 800c332:	4631      	mov	r1, r6
 800c334:	4628      	mov	r0, r5
 800c336:	47b8      	blx	r7
 800c338:	3001      	adds	r0, #1
 800c33a:	f43f af1c 	beq.w	800c176 <_printf_float+0xc2>
 800c33e:	f108 0801 	add.w	r8, r8, #1
 800c342:	e7dd      	b.n	800c300 <_printf_float+0x24c>
 800c344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c346:	2b00      	cmp	r3, #0
 800c348:	dc34      	bgt.n	800c3b4 <_printf_float+0x300>
 800c34a:	2301      	movs	r3, #1
 800c34c:	4a18      	ldr	r2, [pc, #96]	; (800c3b0 <_printf_float+0x2fc>)
 800c34e:	4631      	mov	r1, r6
 800c350:	4628      	mov	r0, r5
 800c352:	47b8      	blx	r7
 800c354:	3001      	adds	r0, #1
 800c356:	f43f af0e 	beq.w	800c176 <_printf_float+0xc2>
 800c35a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c35c:	b923      	cbnz	r3, 800c368 <_printf_float+0x2b4>
 800c35e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c360:	b913      	cbnz	r3, 800c368 <_printf_float+0x2b4>
 800c362:	6823      	ldr	r3, [r4, #0]
 800c364:	07d9      	lsls	r1, r3, #31
 800c366:	d5cf      	bpl.n	800c308 <_printf_float+0x254>
 800c368:	9b05      	ldr	r3, [sp, #20]
 800c36a:	9a04      	ldr	r2, [sp, #16]
 800c36c:	4631      	mov	r1, r6
 800c36e:	4628      	mov	r0, r5
 800c370:	47b8      	blx	r7
 800c372:	3001      	adds	r0, #1
 800c374:	f43f aeff 	beq.w	800c176 <_printf_float+0xc2>
 800c378:	f04f 0900 	mov.w	r9, #0
 800c37c:	f104 0a1a 	add.w	sl, r4, #26
 800c380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c382:	425b      	negs	r3, r3
 800c384:	4599      	cmp	r9, r3
 800c386:	db01      	blt.n	800c38c <_printf_float+0x2d8>
 800c388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c38a:	e78b      	b.n	800c2a4 <_printf_float+0x1f0>
 800c38c:	2301      	movs	r3, #1
 800c38e:	4652      	mov	r2, sl
 800c390:	4631      	mov	r1, r6
 800c392:	4628      	mov	r0, r5
 800c394:	47b8      	blx	r7
 800c396:	3001      	adds	r0, #1
 800c398:	f43f aeed 	beq.w	800c176 <_printf_float+0xc2>
 800c39c:	f109 0901 	add.w	r9, r9, #1
 800c3a0:	e7ee      	b.n	800c380 <_printf_float+0x2cc>
 800c3a2:	bf00      	nop
 800c3a4:	7fefffff 	.word	0x7fefffff
 800c3a8:	0800fd62 	.word	0x0800fd62
 800c3ac:	0800fd66 	.word	0x0800fd66
 800c3b0:	0800fd72 	.word	0x0800fd72
 800c3b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	bfa8      	it	ge
 800c3bc:	461a      	movge	r2, r3
 800c3be:	2a00      	cmp	r2, #0
 800c3c0:	4691      	mov	r9, r2
 800c3c2:	dc38      	bgt.n	800c436 <_printf_float+0x382>
 800c3c4:	f104 031a 	add.w	r3, r4, #26
 800c3c8:	f04f 0b00 	mov.w	fp, #0
 800c3cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3d0:	9306      	str	r3, [sp, #24]
 800c3d2:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c3d6:	ebaa 0309 	sub.w	r3, sl, r9
 800c3da:	459b      	cmp	fp, r3
 800c3dc:	db33      	blt.n	800c446 <_printf_float+0x392>
 800c3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	db3a      	blt.n	800c45c <_printf_float+0x3a8>
 800c3e6:	6823      	ldr	r3, [r4, #0]
 800c3e8:	07da      	lsls	r2, r3, #31
 800c3ea:	d437      	bmi.n	800c45c <_printf_float+0x3a8>
 800c3ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c3f0:	eba3 020a 	sub.w	r2, r3, sl
 800c3f4:	eba3 0901 	sub.w	r9, r3, r1
 800c3f8:	4591      	cmp	r9, r2
 800c3fa:	bfa8      	it	ge
 800c3fc:	4691      	movge	r9, r2
 800c3fe:	f1b9 0f00 	cmp.w	r9, #0
 800c402:	dc33      	bgt.n	800c46c <_printf_float+0x3b8>
 800c404:	f04f 0800 	mov.w	r8, #0
 800c408:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c40c:	f104 0a1a 	add.w	sl, r4, #26
 800c410:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c414:	1a9b      	subs	r3, r3, r2
 800c416:	eba3 0309 	sub.w	r3, r3, r9
 800c41a:	4598      	cmp	r8, r3
 800c41c:	f6bf af74 	bge.w	800c308 <_printf_float+0x254>
 800c420:	2301      	movs	r3, #1
 800c422:	4652      	mov	r2, sl
 800c424:	4631      	mov	r1, r6
 800c426:	4628      	mov	r0, r5
 800c428:	47b8      	blx	r7
 800c42a:	3001      	adds	r0, #1
 800c42c:	f43f aea3 	beq.w	800c176 <_printf_float+0xc2>
 800c430:	f108 0801 	add.w	r8, r8, #1
 800c434:	e7ec      	b.n	800c410 <_printf_float+0x35c>
 800c436:	4613      	mov	r3, r2
 800c438:	4631      	mov	r1, r6
 800c43a:	4642      	mov	r2, r8
 800c43c:	4628      	mov	r0, r5
 800c43e:	47b8      	blx	r7
 800c440:	3001      	adds	r0, #1
 800c442:	d1bf      	bne.n	800c3c4 <_printf_float+0x310>
 800c444:	e697      	b.n	800c176 <_printf_float+0xc2>
 800c446:	2301      	movs	r3, #1
 800c448:	9a06      	ldr	r2, [sp, #24]
 800c44a:	4631      	mov	r1, r6
 800c44c:	4628      	mov	r0, r5
 800c44e:	47b8      	blx	r7
 800c450:	3001      	adds	r0, #1
 800c452:	f43f ae90 	beq.w	800c176 <_printf_float+0xc2>
 800c456:	f10b 0b01 	add.w	fp, fp, #1
 800c45a:	e7ba      	b.n	800c3d2 <_printf_float+0x31e>
 800c45c:	9b05      	ldr	r3, [sp, #20]
 800c45e:	9a04      	ldr	r2, [sp, #16]
 800c460:	4631      	mov	r1, r6
 800c462:	4628      	mov	r0, r5
 800c464:	47b8      	blx	r7
 800c466:	3001      	adds	r0, #1
 800c468:	d1c0      	bne.n	800c3ec <_printf_float+0x338>
 800c46a:	e684      	b.n	800c176 <_printf_float+0xc2>
 800c46c:	464b      	mov	r3, r9
 800c46e:	eb08 020a 	add.w	r2, r8, sl
 800c472:	4631      	mov	r1, r6
 800c474:	4628      	mov	r0, r5
 800c476:	47b8      	blx	r7
 800c478:	3001      	adds	r0, #1
 800c47a:	d1c3      	bne.n	800c404 <_printf_float+0x350>
 800c47c:	e67b      	b.n	800c176 <_printf_float+0xc2>
 800c47e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c480:	2a01      	cmp	r2, #1
 800c482:	dc01      	bgt.n	800c488 <_printf_float+0x3d4>
 800c484:	07db      	lsls	r3, r3, #31
 800c486:	d537      	bpl.n	800c4f8 <_printf_float+0x444>
 800c488:	2301      	movs	r3, #1
 800c48a:	4642      	mov	r2, r8
 800c48c:	4631      	mov	r1, r6
 800c48e:	4628      	mov	r0, r5
 800c490:	47b8      	blx	r7
 800c492:	3001      	adds	r0, #1
 800c494:	f43f ae6f 	beq.w	800c176 <_printf_float+0xc2>
 800c498:	9b05      	ldr	r3, [sp, #20]
 800c49a:	9a04      	ldr	r2, [sp, #16]
 800c49c:	4631      	mov	r1, r6
 800c49e:	4628      	mov	r0, r5
 800c4a0:	47b8      	blx	r7
 800c4a2:	3001      	adds	r0, #1
 800c4a4:	f43f ae67 	beq.w	800c176 <_printf_float+0xc2>
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c4b0:	f7f4 fb16 	bl	8000ae0 <__aeabi_dcmpeq>
 800c4b4:	b158      	cbz	r0, 800c4ce <_printf_float+0x41a>
 800c4b6:	f04f 0800 	mov.w	r8, #0
 800c4ba:	f104 0a1a 	add.w	sl, r4, #26
 800c4be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	4598      	cmp	r8, r3
 800c4c4:	db0d      	blt.n	800c4e2 <_printf_float+0x42e>
 800c4c6:	464b      	mov	r3, r9
 800c4c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c4cc:	e6eb      	b.n	800c2a6 <_printf_float+0x1f2>
 800c4ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4d0:	f108 0201 	add.w	r2, r8, #1
 800c4d4:	3b01      	subs	r3, #1
 800c4d6:	4631      	mov	r1, r6
 800c4d8:	4628      	mov	r0, r5
 800c4da:	47b8      	blx	r7
 800c4dc:	3001      	adds	r0, #1
 800c4de:	d1f2      	bne.n	800c4c6 <_printf_float+0x412>
 800c4e0:	e649      	b.n	800c176 <_printf_float+0xc2>
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	4652      	mov	r2, sl
 800c4e6:	4631      	mov	r1, r6
 800c4e8:	4628      	mov	r0, r5
 800c4ea:	47b8      	blx	r7
 800c4ec:	3001      	adds	r0, #1
 800c4ee:	f43f ae42 	beq.w	800c176 <_printf_float+0xc2>
 800c4f2:	f108 0801 	add.w	r8, r8, #1
 800c4f6:	e7e2      	b.n	800c4be <_printf_float+0x40a>
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	4642      	mov	r2, r8
 800c4fc:	e7eb      	b.n	800c4d6 <_printf_float+0x422>
 800c4fe:	2301      	movs	r3, #1
 800c500:	464a      	mov	r2, r9
 800c502:	4631      	mov	r1, r6
 800c504:	4628      	mov	r0, r5
 800c506:	47b8      	blx	r7
 800c508:	3001      	adds	r0, #1
 800c50a:	f43f ae34 	beq.w	800c176 <_printf_float+0xc2>
 800c50e:	f108 0801 	add.w	r8, r8, #1
 800c512:	e700      	b.n	800c316 <_printf_float+0x262>
 800c514:	4642      	mov	r2, r8
 800c516:	464b      	mov	r3, r9
 800c518:	4640      	mov	r0, r8
 800c51a:	4649      	mov	r1, r9
 800c51c:	f7f4 fb12 	bl	8000b44 <__aeabi_dcmpun>
 800c520:	2800      	cmp	r0, #0
 800c522:	f43f ae2d 	beq.w	800c180 <_printf_float+0xcc>
 800c526:	4b01      	ldr	r3, [pc, #4]	; (800c52c <_printf_float+0x478>)
 800c528:	4a01      	ldr	r2, [pc, #4]	; (800c530 <_printf_float+0x47c>)
 800c52a:	e60e      	b.n	800c14a <_printf_float+0x96>
 800c52c:	0800fd6a 	.word	0x0800fd6a
 800c530:	0800fd6e 	.word	0x0800fd6e

0800c534 <_printf_common>:
 800c534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c538:	4691      	mov	r9, r2
 800c53a:	461f      	mov	r7, r3
 800c53c:	688a      	ldr	r2, [r1, #8]
 800c53e:	690b      	ldr	r3, [r1, #16]
 800c540:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c544:	4293      	cmp	r3, r2
 800c546:	bfb8      	it	lt
 800c548:	4613      	movlt	r3, r2
 800c54a:	f8c9 3000 	str.w	r3, [r9]
 800c54e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c552:	4606      	mov	r6, r0
 800c554:	460c      	mov	r4, r1
 800c556:	b112      	cbz	r2, 800c55e <_printf_common+0x2a>
 800c558:	3301      	adds	r3, #1
 800c55a:	f8c9 3000 	str.w	r3, [r9]
 800c55e:	6823      	ldr	r3, [r4, #0]
 800c560:	0699      	lsls	r1, r3, #26
 800c562:	bf42      	ittt	mi
 800c564:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c568:	3302      	addmi	r3, #2
 800c56a:	f8c9 3000 	strmi.w	r3, [r9]
 800c56e:	6825      	ldr	r5, [r4, #0]
 800c570:	f015 0506 	ands.w	r5, r5, #6
 800c574:	d107      	bne.n	800c586 <_printf_common+0x52>
 800c576:	f104 0a19 	add.w	sl, r4, #25
 800c57a:	68e3      	ldr	r3, [r4, #12]
 800c57c:	f8d9 2000 	ldr.w	r2, [r9]
 800c580:	1a9b      	subs	r3, r3, r2
 800c582:	429d      	cmp	r5, r3
 800c584:	db29      	blt.n	800c5da <_printf_common+0xa6>
 800c586:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c58a:	6822      	ldr	r2, [r4, #0]
 800c58c:	3300      	adds	r3, #0
 800c58e:	bf18      	it	ne
 800c590:	2301      	movne	r3, #1
 800c592:	0692      	lsls	r2, r2, #26
 800c594:	d42e      	bmi.n	800c5f4 <_printf_common+0xc0>
 800c596:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c59a:	4639      	mov	r1, r7
 800c59c:	4630      	mov	r0, r6
 800c59e:	47c0      	blx	r8
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	d021      	beq.n	800c5e8 <_printf_common+0xb4>
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	68e5      	ldr	r5, [r4, #12]
 800c5a8:	f8d9 2000 	ldr.w	r2, [r9]
 800c5ac:	f003 0306 	and.w	r3, r3, #6
 800c5b0:	2b04      	cmp	r3, #4
 800c5b2:	bf08      	it	eq
 800c5b4:	1aad      	subeq	r5, r5, r2
 800c5b6:	68a3      	ldr	r3, [r4, #8]
 800c5b8:	6922      	ldr	r2, [r4, #16]
 800c5ba:	bf0c      	ite	eq
 800c5bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c5c0:	2500      	movne	r5, #0
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	bfc4      	itt	gt
 800c5c6:	1a9b      	subgt	r3, r3, r2
 800c5c8:	18ed      	addgt	r5, r5, r3
 800c5ca:	f04f 0900 	mov.w	r9, #0
 800c5ce:	341a      	adds	r4, #26
 800c5d0:	454d      	cmp	r5, r9
 800c5d2:	d11b      	bne.n	800c60c <_printf_common+0xd8>
 800c5d4:	2000      	movs	r0, #0
 800c5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5da:	2301      	movs	r3, #1
 800c5dc:	4652      	mov	r2, sl
 800c5de:	4639      	mov	r1, r7
 800c5e0:	4630      	mov	r0, r6
 800c5e2:	47c0      	blx	r8
 800c5e4:	3001      	adds	r0, #1
 800c5e6:	d103      	bne.n	800c5f0 <_printf_common+0xbc>
 800c5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5f0:	3501      	adds	r5, #1
 800c5f2:	e7c2      	b.n	800c57a <_printf_common+0x46>
 800c5f4:	18e1      	adds	r1, r4, r3
 800c5f6:	1c5a      	adds	r2, r3, #1
 800c5f8:	2030      	movs	r0, #48	; 0x30
 800c5fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5fe:	4422      	add	r2, r4
 800c600:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c604:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c608:	3302      	adds	r3, #2
 800c60a:	e7c4      	b.n	800c596 <_printf_common+0x62>
 800c60c:	2301      	movs	r3, #1
 800c60e:	4622      	mov	r2, r4
 800c610:	4639      	mov	r1, r7
 800c612:	4630      	mov	r0, r6
 800c614:	47c0      	blx	r8
 800c616:	3001      	adds	r0, #1
 800c618:	d0e6      	beq.n	800c5e8 <_printf_common+0xb4>
 800c61a:	f109 0901 	add.w	r9, r9, #1
 800c61e:	e7d7      	b.n	800c5d0 <_printf_common+0x9c>

0800c620 <_printf_i>:
 800c620:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c624:	4617      	mov	r7, r2
 800c626:	7e0a      	ldrb	r2, [r1, #24]
 800c628:	b085      	sub	sp, #20
 800c62a:	2a6e      	cmp	r2, #110	; 0x6e
 800c62c:	4698      	mov	r8, r3
 800c62e:	4606      	mov	r6, r0
 800c630:	460c      	mov	r4, r1
 800c632:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c634:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800c638:	f000 80bc 	beq.w	800c7b4 <_printf_i+0x194>
 800c63c:	d81a      	bhi.n	800c674 <_printf_i+0x54>
 800c63e:	2a63      	cmp	r2, #99	; 0x63
 800c640:	d02e      	beq.n	800c6a0 <_printf_i+0x80>
 800c642:	d80a      	bhi.n	800c65a <_printf_i+0x3a>
 800c644:	2a00      	cmp	r2, #0
 800c646:	f000 80c8 	beq.w	800c7da <_printf_i+0x1ba>
 800c64a:	2a58      	cmp	r2, #88	; 0x58
 800c64c:	f000 808a 	beq.w	800c764 <_printf_i+0x144>
 800c650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c654:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800c658:	e02a      	b.n	800c6b0 <_printf_i+0x90>
 800c65a:	2a64      	cmp	r2, #100	; 0x64
 800c65c:	d001      	beq.n	800c662 <_printf_i+0x42>
 800c65e:	2a69      	cmp	r2, #105	; 0x69
 800c660:	d1f6      	bne.n	800c650 <_printf_i+0x30>
 800c662:	6821      	ldr	r1, [r4, #0]
 800c664:	681a      	ldr	r2, [r3, #0]
 800c666:	f011 0f80 	tst.w	r1, #128	; 0x80
 800c66a:	d023      	beq.n	800c6b4 <_printf_i+0x94>
 800c66c:	1d11      	adds	r1, r2, #4
 800c66e:	6019      	str	r1, [r3, #0]
 800c670:	6813      	ldr	r3, [r2, #0]
 800c672:	e027      	b.n	800c6c4 <_printf_i+0xa4>
 800c674:	2a73      	cmp	r2, #115	; 0x73
 800c676:	f000 80b4 	beq.w	800c7e2 <_printf_i+0x1c2>
 800c67a:	d808      	bhi.n	800c68e <_printf_i+0x6e>
 800c67c:	2a6f      	cmp	r2, #111	; 0x6f
 800c67e:	d02a      	beq.n	800c6d6 <_printf_i+0xb6>
 800c680:	2a70      	cmp	r2, #112	; 0x70
 800c682:	d1e5      	bne.n	800c650 <_printf_i+0x30>
 800c684:	680a      	ldr	r2, [r1, #0]
 800c686:	f042 0220 	orr.w	r2, r2, #32
 800c68a:	600a      	str	r2, [r1, #0]
 800c68c:	e003      	b.n	800c696 <_printf_i+0x76>
 800c68e:	2a75      	cmp	r2, #117	; 0x75
 800c690:	d021      	beq.n	800c6d6 <_printf_i+0xb6>
 800c692:	2a78      	cmp	r2, #120	; 0x78
 800c694:	d1dc      	bne.n	800c650 <_printf_i+0x30>
 800c696:	2278      	movs	r2, #120	; 0x78
 800c698:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800c69c:	496e      	ldr	r1, [pc, #440]	; (800c858 <_printf_i+0x238>)
 800c69e:	e064      	b.n	800c76a <_printf_i+0x14a>
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800c6a6:	1d11      	adds	r1, r2, #4
 800c6a8:	6019      	str	r1, [r3, #0]
 800c6aa:	6813      	ldr	r3, [r2, #0]
 800c6ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e0a3      	b.n	800c7fc <_printf_i+0x1dc>
 800c6b4:	f011 0f40 	tst.w	r1, #64	; 0x40
 800c6b8:	f102 0104 	add.w	r1, r2, #4
 800c6bc:	6019      	str	r1, [r3, #0]
 800c6be:	d0d7      	beq.n	800c670 <_printf_i+0x50>
 800c6c0:	f9b2 3000 	ldrsh.w	r3, [r2]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	da03      	bge.n	800c6d0 <_printf_i+0xb0>
 800c6c8:	222d      	movs	r2, #45	; 0x2d
 800c6ca:	425b      	negs	r3, r3
 800c6cc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c6d0:	4962      	ldr	r1, [pc, #392]	; (800c85c <_printf_i+0x23c>)
 800c6d2:	220a      	movs	r2, #10
 800c6d4:	e017      	b.n	800c706 <_printf_i+0xe6>
 800c6d6:	6820      	ldr	r0, [r4, #0]
 800c6d8:	6819      	ldr	r1, [r3, #0]
 800c6da:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c6de:	d003      	beq.n	800c6e8 <_printf_i+0xc8>
 800c6e0:	1d08      	adds	r0, r1, #4
 800c6e2:	6018      	str	r0, [r3, #0]
 800c6e4:	680b      	ldr	r3, [r1, #0]
 800c6e6:	e006      	b.n	800c6f6 <_printf_i+0xd6>
 800c6e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c6ec:	f101 0004 	add.w	r0, r1, #4
 800c6f0:	6018      	str	r0, [r3, #0]
 800c6f2:	d0f7      	beq.n	800c6e4 <_printf_i+0xc4>
 800c6f4:	880b      	ldrh	r3, [r1, #0]
 800c6f6:	4959      	ldr	r1, [pc, #356]	; (800c85c <_printf_i+0x23c>)
 800c6f8:	2a6f      	cmp	r2, #111	; 0x6f
 800c6fa:	bf14      	ite	ne
 800c6fc:	220a      	movne	r2, #10
 800c6fe:	2208      	moveq	r2, #8
 800c700:	2000      	movs	r0, #0
 800c702:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800c706:	6865      	ldr	r5, [r4, #4]
 800c708:	60a5      	str	r5, [r4, #8]
 800c70a:	2d00      	cmp	r5, #0
 800c70c:	f2c0 809c 	blt.w	800c848 <_printf_i+0x228>
 800c710:	6820      	ldr	r0, [r4, #0]
 800c712:	f020 0004 	bic.w	r0, r0, #4
 800c716:	6020      	str	r0, [r4, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d13f      	bne.n	800c79c <_printf_i+0x17c>
 800c71c:	2d00      	cmp	r5, #0
 800c71e:	f040 8095 	bne.w	800c84c <_printf_i+0x22c>
 800c722:	4675      	mov	r5, lr
 800c724:	2a08      	cmp	r2, #8
 800c726:	d10b      	bne.n	800c740 <_printf_i+0x120>
 800c728:	6823      	ldr	r3, [r4, #0]
 800c72a:	07da      	lsls	r2, r3, #31
 800c72c:	d508      	bpl.n	800c740 <_printf_i+0x120>
 800c72e:	6923      	ldr	r3, [r4, #16]
 800c730:	6862      	ldr	r2, [r4, #4]
 800c732:	429a      	cmp	r2, r3
 800c734:	bfde      	ittt	le
 800c736:	2330      	movle	r3, #48	; 0x30
 800c738:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c73c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c740:	ebae 0305 	sub.w	r3, lr, r5
 800c744:	6123      	str	r3, [r4, #16]
 800c746:	f8cd 8000 	str.w	r8, [sp]
 800c74a:	463b      	mov	r3, r7
 800c74c:	aa03      	add	r2, sp, #12
 800c74e:	4621      	mov	r1, r4
 800c750:	4630      	mov	r0, r6
 800c752:	f7ff feef 	bl	800c534 <_printf_common>
 800c756:	3001      	adds	r0, #1
 800c758:	d155      	bne.n	800c806 <_printf_i+0x1e6>
 800c75a:	f04f 30ff 	mov.w	r0, #4294967295
 800c75e:	b005      	add	sp, #20
 800c760:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c764:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800c768:	493c      	ldr	r1, [pc, #240]	; (800c85c <_printf_i+0x23c>)
 800c76a:	6822      	ldr	r2, [r4, #0]
 800c76c:	6818      	ldr	r0, [r3, #0]
 800c76e:	f012 0f80 	tst.w	r2, #128	; 0x80
 800c772:	f100 0504 	add.w	r5, r0, #4
 800c776:	601d      	str	r5, [r3, #0]
 800c778:	d001      	beq.n	800c77e <_printf_i+0x15e>
 800c77a:	6803      	ldr	r3, [r0, #0]
 800c77c:	e002      	b.n	800c784 <_printf_i+0x164>
 800c77e:	0655      	lsls	r5, r2, #25
 800c780:	d5fb      	bpl.n	800c77a <_printf_i+0x15a>
 800c782:	8803      	ldrh	r3, [r0, #0]
 800c784:	07d0      	lsls	r0, r2, #31
 800c786:	bf44      	itt	mi
 800c788:	f042 0220 	orrmi.w	r2, r2, #32
 800c78c:	6022      	strmi	r2, [r4, #0]
 800c78e:	b91b      	cbnz	r3, 800c798 <_printf_i+0x178>
 800c790:	6822      	ldr	r2, [r4, #0]
 800c792:	f022 0220 	bic.w	r2, r2, #32
 800c796:	6022      	str	r2, [r4, #0]
 800c798:	2210      	movs	r2, #16
 800c79a:	e7b1      	b.n	800c700 <_printf_i+0xe0>
 800c79c:	4675      	mov	r5, lr
 800c79e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c7a2:	fb02 3310 	mls	r3, r2, r0, r3
 800c7a6:	5ccb      	ldrb	r3, [r1, r3]
 800c7a8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2800      	cmp	r0, #0
 800c7b0:	d1f5      	bne.n	800c79e <_printf_i+0x17e>
 800c7b2:	e7b7      	b.n	800c724 <_printf_i+0x104>
 800c7b4:	6808      	ldr	r0, [r1, #0]
 800c7b6:	681a      	ldr	r2, [r3, #0]
 800c7b8:	6949      	ldr	r1, [r1, #20]
 800c7ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c7be:	d004      	beq.n	800c7ca <_printf_i+0x1aa>
 800c7c0:	1d10      	adds	r0, r2, #4
 800c7c2:	6018      	str	r0, [r3, #0]
 800c7c4:	6813      	ldr	r3, [r2, #0]
 800c7c6:	6019      	str	r1, [r3, #0]
 800c7c8:	e007      	b.n	800c7da <_printf_i+0x1ba>
 800c7ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c7ce:	f102 0004 	add.w	r0, r2, #4
 800c7d2:	6018      	str	r0, [r3, #0]
 800c7d4:	6813      	ldr	r3, [r2, #0]
 800c7d6:	d0f6      	beq.n	800c7c6 <_printf_i+0x1a6>
 800c7d8:	8019      	strh	r1, [r3, #0]
 800c7da:	2300      	movs	r3, #0
 800c7dc:	6123      	str	r3, [r4, #16]
 800c7de:	4675      	mov	r5, lr
 800c7e0:	e7b1      	b.n	800c746 <_printf_i+0x126>
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	1d11      	adds	r1, r2, #4
 800c7e6:	6019      	str	r1, [r3, #0]
 800c7e8:	6815      	ldr	r5, [r2, #0]
 800c7ea:	6862      	ldr	r2, [r4, #4]
 800c7ec:	2100      	movs	r1, #0
 800c7ee:	4628      	mov	r0, r5
 800c7f0:	f7f3 fd06 	bl	8000200 <memchr>
 800c7f4:	b108      	cbz	r0, 800c7fa <_printf_i+0x1da>
 800c7f6:	1b40      	subs	r0, r0, r5
 800c7f8:	6060      	str	r0, [r4, #4]
 800c7fa:	6863      	ldr	r3, [r4, #4]
 800c7fc:	6123      	str	r3, [r4, #16]
 800c7fe:	2300      	movs	r3, #0
 800c800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c804:	e79f      	b.n	800c746 <_printf_i+0x126>
 800c806:	6923      	ldr	r3, [r4, #16]
 800c808:	462a      	mov	r2, r5
 800c80a:	4639      	mov	r1, r7
 800c80c:	4630      	mov	r0, r6
 800c80e:	47c0      	blx	r8
 800c810:	3001      	adds	r0, #1
 800c812:	d0a2      	beq.n	800c75a <_printf_i+0x13a>
 800c814:	6823      	ldr	r3, [r4, #0]
 800c816:	079b      	lsls	r3, r3, #30
 800c818:	d507      	bpl.n	800c82a <_printf_i+0x20a>
 800c81a:	2500      	movs	r5, #0
 800c81c:	f104 0919 	add.w	r9, r4, #25
 800c820:	68e3      	ldr	r3, [r4, #12]
 800c822:	9a03      	ldr	r2, [sp, #12]
 800c824:	1a9b      	subs	r3, r3, r2
 800c826:	429d      	cmp	r5, r3
 800c828:	db05      	blt.n	800c836 <_printf_i+0x216>
 800c82a:	68e0      	ldr	r0, [r4, #12]
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	4298      	cmp	r0, r3
 800c830:	bfb8      	it	lt
 800c832:	4618      	movlt	r0, r3
 800c834:	e793      	b.n	800c75e <_printf_i+0x13e>
 800c836:	2301      	movs	r3, #1
 800c838:	464a      	mov	r2, r9
 800c83a:	4639      	mov	r1, r7
 800c83c:	4630      	mov	r0, r6
 800c83e:	47c0      	blx	r8
 800c840:	3001      	adds	r0, #1
 800c842:	d08a      	beq.n	800c75a <_printf_i+0x13a>
 800c844:	3501      	adds	r5, #1
 800c846:	e7eb      	b.n	800c820 <_printf_i+0x200>
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1a7      	bne.n	800c79c <_printf_i+0x17c>
 800c84c:	780b      	ldrb	r3, [r1, #0]
 800c84e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c852:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c856:	e765      	b.n	800c724 <_printf_i+0x104>
 800c858:	0800fd85 	.word	0x0800fd85
 800c85c:	0800fd74 	.word	0x0800fd74

0800c860 <_sbrk_r>:
 800c860:	b538      	push	{r3, r4, r5, lr}
 800c862:	4c06      	ldr	r4, [pc, #24]	; (800c87c <_sbrk_r+0x1c>)
 800c864:	2300      	movs	r3, #0
 800c866:	4605      	mov	r5, r0
 800c868:	4608      	mov	r0, r1
 800c86a:	6023      	str	r3, [r4, #0]
 800c86c:	f003 f876 	bl	800f95c <_sbrk>
 800c870:	1c43      	adds	r3, r0, #1
 800c872:	d102      	bne.n	800c87a <_sbrk_r+0x1a>
 800c874:	6823      	ldr	r3, [r4, #0]
 800c876:	b103      	cbz	r3, 800c87a <_sbrk_r+0x1a>
 800c878:	602b      	str	r3, [r5, #0]
 800c87a:	bd38      	pop	{r3, r4, r5, pc}
 800c87c:	20024080 	.word	0x20024080

0800c880 <siprintf>:
 800c880:	b40e      	push	{r1, r2, r3}
 800c882:	b500      	push	{lr}
 800c884:	b09c      	sub	sp, #112	; 0x70
 800c886:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c88a:	ab1d      	add	r3, sp, #116	; 0x74
 800c88c:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c890:	9002      	str	r0, [sp, #8]
 800c892:	9006      	str	r0, [sp, #24]
 800c894:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c898:	480a      	ldr	r0, [pc, #40]	; (800c8c4 <siprintf+0x44>)
 800c89a:	9104      	str	r1, [sp, #16]
 800c89c:	9107      	str	r1, [sp, #28]
 800c89e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c8a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8a6:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c8aa:	6800      	ldr	r0, [r0, #0]
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	a902      	add	r1, sp, #8
 800c8b0:	f001 f9be 	bl	800dc30 <_svfiprintf_r>
 800c8b4:	9b02      	ldr	r3, [sp, #8]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	701a      	strb	r2, [r3, #0]
 800c8ba:	b01c      	add	sp, #112	; 0x70
 800c8bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8c0:	b003      	add	sp, #12
 800c8c2:	4770      	bx	lr
 800c8c4:	200002d8 	.word	0x200002d8

0800c8c8 <__ascii_wctomb>:
 800c8c8:	b149      	cbz	r1, 800c8de <__ascii_wctomb+0x16>
 800c8ca:	2aff      	cmp	r2, #255	; 0xff
 800c8cc:	bf85      	ittet	hi
 800c8ce:	238a      	movhi	r3, #138	; 0x8a
 800c8d0:	6003      	strhi	r3, [r0, #0]
 800c8d2:	700a      	strbls	r2, [r1, #0]
 800c8d4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c8d8:	bf98      	it	ls
 800c8da:	2001      	movls	r0, #1
 800c8dc:	4770      	bx	lr
 800c8de:	4608      	mov	r0, r1
 800c8e0:	4770      	bx	lr

0800c8e2 <quorem>:
 800c8e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e6:	6903      	ldr	r3, [r0, #16]
 800c8e8:	690c      	ldr	r4, [r1, #16]
 800c8ea:	429c      	cmp	r4, r3
 800c8ec:	4680      	mov	r8, r0
 800c8ee:	f300 8082 	bgt.w	800c9f6 <quorem+0x114>
 800c8f2:	3c01      	subs	r4, #1
 800c8f4:	f101 0714 	add.w	r7, r1, #20
 800c8f8:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800c8fc:	f100 0614 	add.w	r6, r0, #20
 800c900:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c904:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c908:	eb06 030e 	add.w	r3, r6, lr
 800c90c:	3501      	adds	r5, #1
 800c90e:	eb07 090e 	add.w	r9, r7, lr
 800c912:	9301      	str	r3, [sp, #4]
 800c914:	fbb0 f5f5 	udiv	r5, r0, r5
 800c918:	b395      	cbz	r5, 800c980 <quorem+0x9e>
 800c91a:	f04f 0a00 	mov.w	sl, #0
 800c91e:	4638      	mov	r0, r7
 800c920:	46b4      	mov	ip, r6
 800c922:	46d3      	mov	fp, sl
 800c924:	f850 2b04 	ldr.w	r2, [r0], #4
 800c928:	b293      	uxth	r3, r2
 800c92a:	fb05 a303 	mla	r3, r5, r3, sl
 800c92e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c932:	b29b      	uxth	r3, r3
 800c934:	ebab 0303 	sub.w	r3, fp, r3
 800c938:	0c12      	lsrs	r2, r2, #16
 800c93a:	f8bc b000 	ldrh.w	fp, [ip]
 800c93e:	fb05 a202 	mla	r2, r5, r2, sl
 800c942:	fa13 f38b 	uxtah	r3, r3, fp
 800c946:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c94a:	fa1f fb82 	uxth.w	fp, r2
 800c94e:	f8dc 2000 	ldr.w	r2, [ip]
 800c952:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c956:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c960:	4581      	cmp	r9, r0
 800c962:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c966:	f84c 3b04 	str.w	r3, [ip], #4
 800c96a:	d2db      	bcs.n	800c924 <quorem+0x42>
 800c96c:	f856 300e 	ldr.w	r3, [r6, lr]
 800c970:	b933      	cbnz	r3, 800c980 <quorem+0x9e>
 800c972:	9b01      	ldr	r3, [sp, #4]
 800c974:	3b04      	subs	r3, #4
 800c976:	429e      	cmp	r6, r3
 800c978:	461a      	mov	r2, r3
 800c97a:	d330      	bcc.n	800c9de <quorem+0xfc>
 800c97c:	f8c8 4010 	str.w	r4, [r8, #16]
 800c980:	4640      	mov	r0, r8
 800c982:	f001 f824 	bl	800d9ce <__mcmp>
 800c986:	2800      	cmp	r0, #0
 800c988:	db25      	blt.n	800c9d6 <quorem+0xf4>
 800c98a:	3501      	adds	r5, #1
 800c98c:	4630      	mov	r0, r6
 800c98e:	f04f 0e00 	mov.w	lr, #0
 800c992:	f857 2b04 	ldr.w	r2, [r7], #4
 800c996:	f8d0 c000 	ldr.w	ip, [r0]
 800c99a:	b293      	uxth	r3, r2
 800c99c:	ebae 0303 	sub.w	r3, lr, r3
 800c9a0:	0c12      	lsrs	r2, r2, #16
 800c9a2:	fa13 f38c 	uxtah	r3, r3, ip
 800c9a6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c9aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9b4:	45b9      	cmp	r9, r7
 800c9b6:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c9ba:	f840 3b04 	str.w	r3, [r0], #4
 800c9be:	d2e8      	bcs.n	800c992 <quorem+0xb0>
 800c9c0:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c9c4:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c9c8:	b92a      	cbnz	r2, 800c9d6 <quorem+0xf4>
 800c9ca:	3b04      	subs	r3, #4
 800c9cc:	429e      	cmp	r6, r3
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	d30b      	bcc.n	800c9ea <quorem+0x108>
 800c9d2:	f8c8 4010 	str.w	r4, [r8, #16]
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	b003      	add	sp, #12
 800c9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9de:	6812      	ldr	r2, [r2, #0]
 800c9e0:	3b04      	subs	r3, #4
 800c9e2:	2a00      	cmp	r2, #0
 800c9e4:	d1ca      	bne.n	800c97c <quorem+0x9a>
 800c9e6:	3c01      	subs	r4, #1
 800c9e8:	e7c5      	b.n	800c976 <quorem+0x94>
 800c9ea:	6812      	ldr	r2, [r2, #0]
 800c9ec:	3b04      	subs	r3, #4
 800c9ee:	2a00      	cmp	r2, #0
 800c9f0:	d1ef      	bne.n	800c9d2 <quorem+0xf0>
 800c9f2:	3c01      	subs	r4, #1
 800c9f4:	e7ea      	b.n	800c9cc <quorem+0xea>
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	e7ee      	b.n	800c9d8 <quorem+0xf6>
 800c9fa:	0000      	movs	r0, r0
 800c9fc:	0000      	movs	r0, r0
	...

0800ca00 <_dtoa_r>:
 800ca00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca04:	ec57 6b10 	vmov	r6, r7, d0
 800ca08:	b097      	sub	sp, #92	; 0x5c
 800ca0a:	e9cd 6700 	strd	r6, r7, [sp]
 800ca0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ca10:	9107      	str	r1, [sp, #28]
 800ca12:	4604      	mov	r4, r0
 800ca14:	920a      	str	r2, [sp, #40]	; 0x28
 800ca16:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca18:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ca1a:	b93e      	cbnz	r6, 800ca2c <_dtoa_r+0x2c>
 800ca1c:	2010      	movs	r0, #16
 800ca1e:	f7ff f9d1 	bl	800bdc4 <malloc>
 800ca22:	6260      	str	r0, [r4, #36]	; 0x24
 800ca24:	6046      	str	r6, [r0, #4]
 800ca26:	6086      	str	r6, [r0, #8]
 800ca28:	6006      	str	r6, [r0, #0]
 800ca2a:	60c6      	str	r6, [r0, #12]
 800ca2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca2e:	6819      	ldr	r1, [r3, #0]
 800ca30:	b151      	cbz	r1, 800ca48 <_dtoa_r+0x48>
 800ca32:	685a      	ldr	r2, [r3, #4]
 800ca34:	604a      	str	r2, [r1, #4]
 800ca36:	2301      	movs	r3, #1
 800ca38:	4093      	lsls	r3, r2
 800ca3a:	608b      	str	r3, [r1, #8]
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f000 fdf1 	bl	800d624 <_Bfree>
 800ca42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca44:	2200      	movs	r2, #0
 800ca46:	601a      	str	r2, [r3, #0]
 800ca48:	9b01      	ldr	r3, [sp, #4]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	bfbf      	itttt	lt
 800ca4e:	2301      	movlt	r3, #1
 800ca50:	602b      	strlt	r3, [r5, #0]
 800ca52:	9b01      	ldrlt	r3, [sp, #4]
 800ca54:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ca58:	bfb2      	itee	lt
 800ca5a:	9301      	strlt	r3, [sp, #4]
 800ca5c:	2300      	movge	r3, #0
 800ca5e:	602b      	strge	r3, [r5, #0]
 800ca60:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ca64:	4ba8      	ldr	r3, [pc, #672]	; (800cd08 <_dtoa_r+0x308>)
 800ca66:	ea33 0308 	bics.w	r3, r3, r8
 800ca6a:	d11b      	bne.n	800caa4 <_dtoa_r+0xa4>
 800ca6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ca6e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ca72:	6013      	str	r3, [r2, #0]
 800ca74:	9b00      	ldr	r3, [sp, #0]
 800ca76:	b923      	cbnz	r3, 800ca82 <_dtoa_r+0x82>
 800ca78:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f000 8578 	beq.w	800d572 <_dtoa_r+0xb72>
 800ca82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca84:	b953      	cbnz	r3, 800ca9c <_dtoa_r+0x9c>
 800ca86:	4ba1      	ldr	r3, [pc, #644]	; (800cd0c <_dtoa_r+0x30c>)
 800ca88:	e021      	b.n	800cace <_dtoa_r+0xce>
 800ca8a:	4ba1      	ldr	r3, [pc, #644]	; (800cd10 <_dtoa_r+0x310>)
 800ca8c:	9302      	str	r3, [sp, #8]
 800ca8e:	3308      	adds	r3, #8
 800ca90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca92:	6013      	str	r3, [r2, #0]
 800ca94:	9802      	ldr	r0, [sp, #8]
 800ca96:	b017      	add	sp, #92	; 0x5c
 800ca98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca9c:	4b9b      	ldr	r3, [pc, #620]	; (800cd0c <_dtoa_r+0x30c>)
 800ca9e:	9302      	str	r3, [sp, #8]
 800caa0:	3303      	adds	r3, #3
 800caa2:	e7f5      	b.n	800ca90 <_dtoa_r+0x90>
 800caa4:	e9dd 6700 	ldrd	r6, r7, [sp]
 800caa8:	2200      	movs	r2, #0
 800caaa:	2300      	movs	r3, #0
 800caac:	4630      	mov	r0, r6
 800caae:	4639      	mov	r1, r7
 800cab0:	f7f4 f816 	bl	8000ae0 <__aeabi_dcmpeq>
 800cab4:	4681      	mov	r9, r0
 800cab6:	b160      	cbz	r0, 800cad2 <_dtoa_r+0xd2>
 800cab8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800caba:	2301      	movs	r3, #1
 800cabc:	6013      	str	r3, [r2, #0]
 800cabe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	f000 8553 	beq.w	800d56c <_dtoa_r+0xb6c>
 800cac6:	4b93      	ldr	r3, [pc, #588]	; (800cd14 <_dtoa_r+0x314>)
 800cac8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800caca:	6013      	str	r3, [r2, #0]
 800cacc:	3b01      	subs	r3, #1
 800cace:	9302      	str	r3, [sp, #8]
 800cad0:	e7e0      	b.n	800ca94 <_dtoa_r+0x94>
 800cad2:	aa14      	add	r2, sp, #80	; 0x50
 800cad4:	a915      	add	r1, sp, #84	; 0x54
 800cad6:	ec47 6b10 	vmov	d0, r6, r7
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 ffef 	bl	800dabe <__d2b>
 800cae0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cae4:	4682      	mov	sl, r0
 800cae6:	2d00      	cmp	r5, #0
 800cae8:	d07e      	beq.n	800cbe8 <_dtoa_r+0x1e8>
 800caea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800caee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800caf2:	4630      	mov	r0, r6
 800caf4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800caf8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cafc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800cb00:	2200      	movs	r2, #0
 800cb02:	4b85      	ldr	r3, [pc, #532]	; (800cd18 <_dtoa_r+0x318>)
 800cb04:	f7f3 fbd0 	bl	80002a8 <__aeabi_dsub>
 800cb08:	a379      	add	r3, pc, #484	; (adr r3, 800ccf0 <_dtoa_r+0x2f0>)
 800cb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0e:	f7f3 fd7f 	bl	8000610 <__aeabi_dmul>
 800cb12:	a379      	add	r3, pc, #484	; (adr r3, 800ccf8 <_dtoa_r+0x2f8>)
 800cb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb18:	f7f3 fbc8 	bl	80002ac <__adddf3>
 800cb1c:	4606      	mov	r6, r0
 800cb1e:	4628      	mov	r0, r5
 800cb20:	460f      	mov	r7, r1
 800cb22:	f7f3 fd0f 	bl	8000544 <__aeabi_i2d>
 800cb26:	a376      	add	r3, pc, #472	; (adr r3, 800cd00 <_dtoa_r+0x300>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 fd70 	bl	8000610 <__aeabi_dmul>
 800cb30:	4602      	mov	r2, r0
 800cb32:	460b      	mov	r3, r1
 800cb34:	4630      	mov	r0, r6
 800cb36:	4639      	mov	r1, r7
 800cb38:	f7f3 fbb8 	bl	80002ac <__adddf3>
 800cb3c:	4606      	mov	r6, r0
 800cb3e:	460f      	mov	r7, r1
 800cb40:	f7f4 f816 	bl	8000b70 <__aeabi_d2iz>
 800cb44:	2200      	movs	r2, #0
 800cb46:	4683      	mov	fp, r0
 800cb48:	2300      	movs	r3, #0
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	4639      	mov	r1, r7
 800cb4e:	f7f3 ffd1 	bl	8000af4 <__aeabi_dcmplt>
 800cb52:	b158      	cbz	r0, 800cb6c <_dtoa_r+0x16c>
 800cb54:	4658      	mov	r0, fp
 800cb56:	f7f3 fcf5 	bl	8000544 <__aeabi_i2d>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	4630      	mov	r0, r6
 800cb60:	4639      	mov	r1, r7
 800cb62:	f7f3 ffbd 	bl	8000ae0 <__aeabi_dcmpeq>
 800cb66:	b908      	cbnz	r0, 800cb6c <_dtoa_r+0x16c>
 800cb68:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb6c:	f1bb 0f16 	cmp.w	fp, #22
 800cb70:	d859      	bhi.n	800cc26 <_dtoa_r+0x226>
 800cb72:	496a      	ldr	r1, [pc, #424]	; (800cd1c <_dtoa_r+0x31c>)
 800cb74:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800cb78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb80:	f7f3 ffd6 	bl	8000b30 <__aeabi_dcmpgt>
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d050      	beq.n	800cc2a <_dtoa_r+0x22a>
 800cb88:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	930e      	str	r3, [sp, #56]	; 0x38
 800cb90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb92:	1b5d      	subs	r5, r3, r5
 800cb94:	1e6b      	subs	r3, r5, #1
 800cb96:	9306      	str	r3, [sp, #24]
 800cb98:	bf45      	ittet	mi
 800cb9a:	f1c5 0301 	rsbmi	r3, r5, #1
 800cb9e:	9305      	strmi	r3, [sp, #20]
 800cba0:	2300      	movpl	r3, #0
 800cba2:	2300      	movmi	r3, #0
 800cba4:	bf4c      	ite	mi
 800cba6:	9306      	strmi	r3, [sp, #24]
 800cba8:	9305      	strpl	r3, [sp, #20]
 800cbaa:	f1bb 0f00 	cmp.w	fp, #0
 800cbae:	db3e      	blt.n	800cc2e <_dtoa_r+0x22e>
 800cbb0:	9b06      	ldr	r3, [sp, #24]
 800cbb2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800cbb6:	445b      	add	r3, fp
 800cbb8:	9306      	str	r3, [sp, #24]
 800cbba:	2300      	movs	r3, #0
 800cbbc:	9308      	str	r3, [sp, #32]
 800cbbe:	9b07      	ldr	r3, [sp, #28]
 800cbc0:	2b09      	cmp	r3, #9
 800cbc2:	f200 80af 	bhi.w	800cd24 <_dtoa_r+0x324>
 800cbc6:	2b05      	cmp	r3, #5
 800cbc8:	bfc4      	itt	gt
 800cbca:	3b04      	subgt	r3, #4
 800cbcc:	9307      	strgt	r3, [sp, #28]
 800cbce:	9b07      	ldr	r3, [sp, #28]
 800cbd0:	f1a3 0302 	sub.w	r3, r3, #2
 800cbd4:	bfcc      	ite	gt
 800cbd6:	2600      	movgt	r6, #0
 800cbd8:	2601      	movle	r6, #1
 800cbda:	2b03      	cmp	r3, #3
 800cbdc:	f200 80ae 	bhi.w	800cd3c <_dtoa_r+0x33c>
 800cbe0:	e8df f003 	tbb	[pc, r3]
 800cbe4:	772f8482 	.word	0x772f8482
 800cbe8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800cbec:	441d      	add	r5, r3
 800cbee:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cbf2:	2b20      	cmp	r3, #32
 800cbf4:	dd11      	ble.n	800cc1a <_dtoa_r+0x21a>
 800cbf6:	9a00      	ldr	r2, [sp, #0]
 800cbf8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cbfc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800cc00:	fa22 f000 	lsr.w	r0, r2, r0
 800cc04:	fa08 f303 	lsl.w	r3, r8, r3
 800cc08:	4318      	orrs	r0, r3
 800cc0a:	f7f3 fc8b 	bl	8000524 <__aeabi_ui2d>
 800cc0e:	2301      	movs	r3, #1
 800cc10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800cc14:	3d01      	subs	r5, #1
 800cc16:	9312      	str	r3, [sp, #72]	; 0x48
 800cc18:	e772      	b.n	800cb00 <_dtoa_r+0x100>
 800cc1a:	f1c3 0020 	rsb	r0, r3, #32
 800cc1e:	9b00      	ldr	r3, [sp, #0]
 800cc20:	fa03 f000 	lsl.w	r0, r3, r0
 800cc24:	e7f1      	b.n	800cc0a <_dtoa_r+0x20a>
 800cc26:	2301      	movs	r3, #1
 800cc28:	e7b1      	b.n	800cb8e <_dtoa_r+0x18e>
 800cc2a:	900e      	str	r0, [sp, #56]	; 0x38
 800cc2c:	e7b0      	b.n	800cb90 <_dtoa_r+0x190>
 800cc2e:	9b05      	ldr	r3, [sp, #20]
 800cc30:	eba3 030b 	sub.w	r3, r3, fp
 800cc34:	9305      	str	r3, [sp, #20]
 800cc36:	f1cb 0300 	rsb	r3, fp, #0
 800cc3a:	9308      	str	r3, [sp, #32]
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc40:	e7bd      	b.n	800cbbe <_dtoa_r+0x1be>
 800cc42:	2301      	movs	r3, #1
 800cc44:	9309      	str	r3, [sp, #36]	; 0x24
 800cc46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	dd7a      	ble.n	800cd42 <_dtoa_r+0x342>
 800cc4c:	9304      	str	r3, [sp, #16]
 800cc4e:	9303      	str	r3, [sp, #12]
 800cc50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cc52:	2200      	movs	r2, #0
 800cc54:	606a      	str	r2, [r5, #4]
 800cc56:	2104      	movs	r1, #4
 800cc58:	f101 0214 	add.w	r2, r1, #20
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d975      	bls.n	800cd4c <_dtoa_r+0x34c>
 800cc60:	6869      	ldr	r1, [r5, #4]
 800cc62:	4620      	mov	r0, r4
 800cc64:	f000 fcaa 	bl	800d5bc <_Balloc>
 800cc68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc6a:	6028      	str	r0, [r5, #0]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	9302      	str	r3, [sp, #8]
 800cc70:	9b03      	ldr	r3, [sp, #12]
 800cc72:	2b0e      	cmp	r3, #14
 800cc74:	f200 80e5 	bhi.w	800ce42 <_dtoa_r+0x442>
 800cc78:	2e00      	cmp	r6, #0
 800cc7a:	f000 80e2 	beq.w	800ce42 <_dtoa_r+0x442>
 800cc7e:	ed9d 7b00 	vldr	d7, [sp]
 800cc82:	f1bb 0f00 	cmp.w	fp, #0
 800cc86:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800cc8a:	dd74      	ble.n	800cd76 <_dtoa_r+0x376>
 800cc8c:	4a23      	ldr	r2, [pc, #140]	; (800cd1c <_dtoa_r+0x31c>)
 800cc8e:	f00b 030f 	and.w	r3, fp, #15
 800cc92:	ea4f 162b 	mov.w	r6, fp, asr #4
 800cc96:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cc9a:	06f0      	lsls	r0, r6, #27
 800cc9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cca0:	d559      	bpl.n	800cd56 <_dtoa_r+0x356>
 800cca2:	4b1f      	ldr	r3, [pc, #124]	; (800cd20 <_dtoa_r+0x320>)
 800cca4:	ec51 0b17 	vmov	r0, r1, d7
 800cca8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccac:	f7f3 fdda 	bl	8000864 <__aeabi_ddiv>
 800ccb0:	e9cd 0100 	strd	r0, r1, [sp]
 800ccb4:	f006 060f 	and.w	r6, r6, #15
 800ccb8:	2503      	movs	r5, #3
 800ccba:	4f19      	ldr	r7, [pc, #100]	; (800cd20 <_dtoa_r+0x320>)
 800ccbc:	2e00      	cmp	r6, #0
 800ccbe:	d14c      	bne.n	800cd5a <_dtoa_r+0x35a>
 800ccc0:	4642      	mov	r2, r8
 800ccc2:	464b      	mov	r3, r9
 800ccc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ccc8:	f7f3 fdcc 	bl	8000864 <__aeabi_ddiv>
 800cccc:	e9cd 0100 	strd	r0, r1, [sp]
 800ccd0:	e06a      	b.n	800cda8 <_dtoa_r+0x3a8>
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	9309      	str	r3, [sp, #36]	; 0x24
 800ccd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccd8:	445b      	add	r3, fp
 800ccda:	9304      	str	r3, [sp, #16]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	2b01      	cmp	r3, #1
 800cce0:	9303      	str	r3, [sp, #12]
 800cce2:	bfb8      	it	lt
 800cce4:	2301      	movlt	r3, #1
 800cce6:	e7b3      	b.n	800cc50 <_dtoa_r+0x250>
 800cce8:	2300      	movs	r3, #0
 800ccea:	e7ab      	b.n	800cc44 <_dtoa_r+0x244>
 800ccec:	2300      	movs	r3, #0
 800ccee:	e7f1      	b.n	800ccd4 <_dtoa_r+0x2d4>
 800ccf0:	636f4361 	.word	0x636f4361
 800ccf4:	3fd287a7 	.word	0x3fd287a7
 800ccf8:	8b60c8b3 	.word	0x8b60c8b3
 800ccfc:	3fc68a28 	.word	0x3fc68a28
 800cd00:	509f79fb 	.word	0x509f79fb
 800cd04:	3fd34413 	.word	0x3fd34413
 800cd08:	7ff00000 	.word	0x7ff00000
 800cd0c:	0800fea0 	.word	0x0800fea0
 800cd10:	0800fe97 	.word	0x0800fe97
 800cd14:	0800fd73 	.word	0x0800fd73
 800cd18:	3ff80000 	.word	0x3ff80000
 800cd1c:	0800fed0 	.word	0x0800fed0
 800cd20:	0800fea8 	.word	0x0800fea8
 800cd24:	2601      	movs	r6, #1
 800cd26:	2300      	movs	r3, #0
 800cd28:	9307      	str	r3, [sp, #28]
 800cd2a:	9609      	str	r6, [sp, #36]	; 0x24
 800cd2c:	f04f 33ff 	mov.w	r3, #4294967295
 800cd30:	9304      	str	r3, [sp, #16]
 800cd32:	9303      	str	r3, [sp, #12]
 800cd34:	2200      	movs	r2, #0
 800cd36:	2312      	movs	r3, #18
 800cd38:	920a      	str	r2, [sp, #40]	; 0x28
 800cd3a:	e789      	b.n	800cc50 <_dtoa_r+0x250>
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	9309      	str	r3, [sp, #36]	; 0x24
 800cd40:	e7f4      	b.n	800cd2c <_dtoa_r+0x32c>
 800cd42:	2301      	movs	r3, #1
 800cd44:	9304      	str	r3, [sp, #16]
 800cd46:	9303      	str	r3, [sp, #12]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	e7f5      	b.n	800cd38 <_dtoa_r+0x338>
 800cd4c:	686a      	ldr	r2, [r5, #4]
 800cd4e:	3201      	adds	r2, #1
 800cd50:	606a      	str	r2, [r5, #4]
 800cd52:	0049      	lsls	r1, r1, #1
 800cd54:	e780      	b.n	800cc58 <_dtoa_r+0x258>
 800cd56:	2502      	movs	r5, #2
 800cd58:	e7af      	b.n	800ccba <_dtoa_r+0x2ba>
 800cd5a:	07f1      	lsls	r1, r6, #31
 800cd5c:	d508      	bpl.n	800cd70 <_dtoa_r+0x370>
 800cd5e:	4640      	mov	r0, r8
 800cd60:	4649      	mov	r1, r9
 800cd62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd66:	f7f3 fc53 	bl	8000610 <__aeabi_dmul>
 800cd6a:	3501      	adds	r5, #1
 800cd6c:	4680      	mov	r8, r0
 800cd6e:	4689      	mov	r9, r1
 800cd70:	1076      	asrs	r6, r6, #1
 800cd72:	3708      	adds	r7, #8
 800cd74:	e7a2      	b.n	800ccbc <_dtoa_r+0x2bc>
 800cd76:	f000 809d 	beq.w	800ceb4 <_dtoa_r+0x4b4>
 800cd7a:	f1cb 0600 	rsb	r6, fp, #0
 800cd7e:	4b9f      	ldr	r3, [pc, #636]	; (800cffc <_dtoa_r+0x5fc>)
 800cd80:	4f9f      	ldr	r7, [pc, #636]	; (800d000 <_dtoa_r+0x600>)
 800cd82:	f006 020f 	and.w	r2, r6, #15
 800cd86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cd92:	f7f3 fc3d 	bl	8000610 <__aeabi_dmul>
 800cd96:	e9cd 0100 	strd	r0, r1, [sp]
 800cd9a:	1136      	asrs	r6, r6, #4
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	2502      	movs	r5, #2
 800cda0:	2e00      	cmp	r6, #0
 800cda2:	d17c      	bne.n	800ce9e <_dtoa_r+0x49e>
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d191      	bne.n	800cccc <_dtoa_r+0x2cc>
 800cda8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	f000 8084 	beq.w	800ceb8 <_dtoa_r+0x4b8>
 800cdb0:	e9dd 8900 	ldrd	r8, r9, [sp]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	4b93      	ldr	r3, [pc, #588]	; (800d004 <_dtoa_r+0x604>)
 800cdb8:	4640      	mov	r0, r8
 800cdba:	4649      	mov	r1, r9
 800cdbc:	f7f3 fe9a 	bl	8000af4 <__aeabi_dcmplt>
 800cdc0:	2800      	cmp	r0, #0
 800cdc2:	d079      	beq.n	800ceb8 <_dtoa_r+0x4b8>
 800cdc4:	9b03      	ldr	r3, [sp, #12]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d076      	beq.n	800ceb8 <_dtoa_r+0x4b8>
 800cdca:	9b04      	ldr	r3, [sp, #16]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	dd34      	ble.n	800ce3a <_dtoa_r+0x43a>
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	4b8d      	ldr	r3, [pc, #564]	; (800d008 <_dtoa_r+0x608>)
 800cdd4:	4640      	mov	r0, r8
 800cdd6:	4649      	mov	r1, r9
 800cdd8:	f7f3 fc1a 	bl	8000610 <__aeabi_dmul>
 800cddc:	e9cd 0100 	strd	r0, r1, [sp]
 800cde0:	9e04      	ldr	r6, [sp, #16]
 800cde2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800cde6:	3501      	adds	r5, #1
 800cde8:	4628      	mov	r0, r5
 800cdea:	f7f3 fbab 	bl	8000544 <__aeabi_i2d>
 800cdee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdf2:	f7f3 fc0d 	bl	8000610 <__aeabi_dmul>
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	4b84      	ldr	r3, [pc, #528]	; (800d00c <_dtoa_r+0x60c>)
 800cdfa:	f7f3 fa57 	bl	80002ac <__adddf3>
 800cdfe:	4680      	mov	r8, r0
 800ce00:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800ce04:	2e00      	cmp	r6, #0
 800ce06:	d15a      	bne.n	800cebe <_dtoa_r+0x4be>
 800ce08:	2200      	movs	r2, #0
 800ce0a:	4b81      	ldr	r3, [pc, #516]	; (800d010 <_dtoa_r+0x610>)
 800ce0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce10:	f7f3 fa4a 	bl	80002a8 <__aeabi_dsub>
 800ce14:	4642      	mov	r2, r8
 800ce16:	464b      	mov	r3, r9
 800ce18:	e9cd 0100 	strd	r0, r1, [sp]
 800ce1c:	f7f3 fe88 	bl	8000b30 <__aeabi_dcmpgt>
 800ce20:	2800      	cmp	r0, #0
 800ce22:	f040 829b 	bne.w	800d35c <_dtoa_r+0x95c>
 800ce26:	4642      	mov	r2, r8
 800ce28:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ce2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce30:	f7f3 fe60 	bl	8000af4 <__aeabi_dcmplt>
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f040 828f 	bne.w	800d358 <_dtoa_r+0x958>
 800ce3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ce3e:	e9cd 2300 	strd	r2, r3, [sp]
 800ce42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	f2c0 8150 	blt.w	800d0ea <_dtoa_r+0x6ea>
 800ce4a:	f1bb 0f0e 	cmp.w	fp, #14
 800ce4e:	f300 814c 	bgt.w	800d0ea <_dtoa_r+0x6ea>
 800ce52:	4b6a      	ldr	r3, [pc, #424]	; (800cffc <_dtoa_r+0x5fc>)
 800ce54:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ce58:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	f280 80da 	bge.w	800d018 <_dtoa_r+0x618>
 800ce64:	9b03      	ldr	r3, [sp, #12]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	f300 80d6 	bgt.w	800d018 <_dtoa_r+0x618>
 800ce6c:	f040 8273 	bne.w	800d356 <_dtoa_r+0x956>
 800ce70:	2200      	movs	r2, #0
 800ce72:	4b67      	ldr	r3, [pc, #412]	; (800d010 <_dtoa_r+0x610>)
 800ce74:	4640      	mov	r0, r8
 800ce76:	4649      	mov	r1, r9
 800ce78:	f7f3 fbca 	bl	8000610 <__aeabi_dmul>
 800ce7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce80:	f7f3 fe4c 	bl	8000b1c <__aeabi_dcmpge>
 800ce84:	9e03      	ldr	r6, [sp, #12]
 800ce86:	4637      	mov	r7, r6
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	f040 824a 	bne.w	800d322 <_dtoa_r+0x922>
 800ce8e:	9b02      	ldr	r3, [sp, #8]
 800ce90:	9a02      	ldr	r2, [sp, #8]
 800ce92:	1c5d      	adds	r5, r3, #1
 800ce94:	2331      	movs	r3, #49	; 0x31
 800ce96:	7013      	strb	r3, [r2, #0]
 800ce98:	f10b 0b01 	add.w	fp, fp, #1
 800ce9c:	e245      	b.n	800d32a <_dtoa_r+0x92a>
 800ce9e:	07f2      	lsls	r2, r6, #31
 800cea0:	d505      	bpl.n	800ceae <_dtoa_r+0x4ae>
 800cea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cea6:	f7f3 fbb3 	bl	8000610 <__aeabi_dmul>
 800ceaa:	3501      	adds	r5, #1
 800ceac:	2301      	movs	r3, #1
 800ceae:	1076      	asrs	r6, r6, #1
 800ceb0:	3708      	adds	r7, #8
 800ceb2:	e775      	b.n	800cda0 <_dtoa_r+0x3a0>
 800ceb4:	2502      	movs	r5, #2
 800ceb6:	e777      	b.n	800cda8 <_dtoa_r+0x3a8>
 800ceb8:	465f      	mov	r7, fp
 800ceba:	9e03      	ldr	r6, [sp, #12]
 800cebc:	e794      	b.n	800cde8 <_dtoa_r+0x3e8>
 800cebe:	9a02      	ldr	r2, [sp, #8]
 800cec0:	4b4e      	ldr	r3, [pc, #312]	; (800cffc <_dtoa_r+0x5fc>)
 800cec2:	4432      	add	r2, r6
 800cec4:	9213      	str	r2, [sp, #76]	; 0x4c
 800cec6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cec8:	1e71      	subs	r1, r6, #1
 800ceca:	2a00      	cmp	r2, #0
 800cecc:	d048      	beq.n	800cf60 <_dtoa_r+0x560>
 800cece:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800ced2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced6:	2000      	movs	r0, #0
 800ced8:	494e      	ldr	r1, [pc, #312]	; (800d014 <_dtoa_r+0x614>)
 800ceda:	f7f3 fcc3 	bl	8000864 <__aeabi_ddiv>
 800cede:	4642      	mov	r2, r8
 800cee0:	464b      	mov	r3, r9
 800cee2:	f7f3 f9e1 	bl	80002a8 <__aeabi_dsub>
 800cee6:	9d02      	ldr	r5, [sp, #8]
 800cee8:	4680      	mov	r8, r0
 800ceea:	4689      	mov	r9, r1
 800ceec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cef0:	f7f3 fe3e 	bl	8000b70 <__aeabi_d2iz>
 800cef4:	4606      	mov	r6, r0
 800cef6:	f7f3 fb25 	bl	8000544 <__aeabi_i2d>
 800cefa:	4602      	mov	r2, r0
 800cefc:	460b      	mov	r3, r1
 800cefe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf02:	f7f3 f9d1 	bl	80002a8 <__aeabi_dsub>
 800cf06:	3630      	adds	r6, #48	; 0x30
 800cf08:	f805 6b01 	strb.w	r6, [r5], #1
 800cf0c:	4642      	mov	r2, r8
 800cf0e:	464b      	mov	r3, r9
 800cf10:	e9cd 0100 	strd	r0, r1, [sp]
 800cf14:	f7f3 fdee 	bl	8000af4 <__aeabi_dcmplt>
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	d165      	bne.n	800cfe8 <_dtoa_r+0x5e8>
 800cf1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf20:	2000      	movs	r0, #0
 800cf22:	4938      	ldr	r1, [pc, #224]	; (800d004 <_dtoa_r+0x604>)
 800cf24:	f7f3 f9c0 	bl	80002a8 <__aeabi_dsub>
 800cf28:	4642      	mov	r2, r8
 800cf2a:	464b      	mov	r3, r9
 800cf2c:	f7f3 fde2 	bl	8000af4 <__aeabi_dcmplt>
 800cf30:	2800      	cmp	r0, #0
 800cf32:	f040 80ba 	bne.w	800d0aa <_dtoa_r+0x6aa>
 800cf36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf38:	429d      	cmp	r5, r3
 800cf3a:	f43f af7e 	beq.w	800ce3a <_dtoa_r+0x43a>
 800cf3e:	2200      	movs	r2, #0
 800cf40:	4b31      	ldr	r3, [pc, #196]	; (800d008 <_dtoa_r+0x608>)
 800cf42:	4640      	mov	r0, r8
 800cf44:	4649      	mov	r1, r9
 800cf46:	f7f3 fb63 	bl	8000610 <__aeabi_dmul>
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	4680      	mov	r8, r0
 800cf4e:	4689      	mov	r9, r1
 800cf50:	4b2d      	ldr	r3, [pc, #180]	; (800d008 <_dtoa_r+0x608>)
 800cf52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf56:	f7f3 fb5b 	bl	8000610 <__aeabi_dmul>
 800cf5a:	e9cd 0100 	strd	r0, r1, [sp]
 800cf5e:	e7c5      	b.n	800ceec <_dtoa_r+0x4ec>
 800cf60:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cf64:	4642      	mov	r2, r8
 800cf66:	464b      	mov	r3, r9
 800cf68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf6c:	f7f3 fb50 	bl	8000610 <__aeabi_dmul>
 800cf70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cf74:	9d02      	ldr	r5, [sp, #8]
 800cf76:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf7a:	f7f3 fdf9 	bl	8000b70 <__aeabi_d2iz>
 800cf7e:	4606      	mov	r6, r0
 800cf80:	f7f3 fae0 	bl	8000544 <__aeabi_i2d>
 800cf84:	3630      	adds	r6, #48	; 0x30
 800cf86:	4602      	mov	r2, r0
 800cf88:	460b      	mov	r3, r1
 800cf8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf8e:	f7f3 f98b 	bl	80002a8 <__aeabi_dsub>
 800cf92:	f805 6b01 	strb.w	r6, [r5], #1
 800cf96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cf98:	42ab      	cmp	r3, r5
 800cf9a:	4680      	mov	r8, r0
 800cf9c:	4689      	mov	r9, r1
 800cf9e:	f04f 0200 	mov.w	r2, #0
 800cfa2:	d125      	bne.n	800cff0 <_dtoa_r+0x5f0>
 800cfa4:	4b1b      	ldr	r3, [pc, #108]	; (800d014 <_dtoa_r+0x614>)
 800cfa6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cfaa:	f7f3 f97f 	bl	80002ac <__adddf3>
 800cfae:	4602      	mov	r2, r0
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	4640      	mov	r0, r8
 800cfb4:	4649      	mov	r1, r9
 800cfb6:	f7f3 fdbb 	bl	8000b30 <__aeabi_dcmpgt>
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d175      	bne.n	800d0aa <_dtoa_r+0x6aa>
 800cfbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cfc2:	2000      	movs	r0, #0
 800cfc4:	4913      	ldr	r1, [pc, #76]	; (800d014 <_dtoa_r+0x614>)
 800cfc6:	f7f3 f96f 	bl	80002a8 <__aeabi_dsub>
 800cfca:	4602      	mov	r2, r0
 800cfcc:	460b      	mov	r3, r1
 800cfce:	4640      	mov	r0, r8
 800cfd0:	4649      	mov	r1, r9
 800cfd2:	f7f3 fd8f 	bl	8000af4 <__aeabi_dcmplt>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	f43f af2f 	beq.w	800ce3a <_dtoa_r+0x43a>
 800cfdc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cfe0:	2b30      	cmp	r3, #48	; 0x30
 800cfe2:	f105 32ff 	add.w	r2, r5, #4294967295
 800cfe6:	d001      	beq.n	800cfec <_dtoa_r+0x5ec>
 800cfe8:	46bb      	mov	fp, r7
 800cfea:	e04d      	b.n	800d088 <_dtoa_r+0x688>
 800cfec:	4615      	mov	r5, r2
 800cfee:	e7f5      	b.n	800cfdc <_dtoa_r+0x5dc>
 800cff0:	4b05      	ldr	r3, [pc, #20]	; (800d008 <_dtoa_r+0x608>)
 800cff2:	f7f3 fb0d 	bl	8000610 <__aeabi_dmul>
 800cff6:	e9cd 0100 	strd	r0, r1, [sp]
 800cffa:	e7bc      	b.n	800cf76 <_dtoa_r+0x576>
 800cffc:	0800fed0 	.word	0x0800fed0
 800d000:	0800fea8 	.word	0x0800fea8
 800d004:	3ff00000 	.word	0x3ff00000
 800d008:	40240000 	.word	0x40240000
 800d00c:	401c0000 	.word	0x401c0000
 800d010:	40140000 	.word	0x40140000
 800d014:	3fe00000 	.word	0x3fe00000
 800d018:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d01c:	9d02      	ldr	r5, [sp, #8]
 800d01e:	4642      	mov	r2, r8
 800d020:	464b      	mov	r3, r9
 800d022:	4630      	mov	r0, r6
 800d024:	4639      	mov	r1, r7
 800d026:	f7f3 fc1d 	bl	8000864 <__aeabi_ddiv>
 800d02a:	f7f3 fda1 	bl	8000b70 <__aeabi_d2iz>
 800d02e:	9000      	str	r0, [sp, #0]
 800d030:	f7f3 fa88 	bl	8000544 <__aeabi_i2d>
 800d034:	4642      	mov	r2, r8
 800d036:	464b      	mov	r3, r9
 800d038:	f7f3 faea 	bl	8000610 <__aeabi_dmul>
 800d03c:	4602      	mov	r2, r0
 800d03e:	460b      	mov	r3, r1
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 f930 	bl	80002a8 <__aeabi_dsub>
 800d048:	9e00      	ldr	r6, [sp, #0]
 800d04a:	9f03      	ldr	r7, [sp, #12]
 800d04c:	3630      	adds	r6, #48	; 0x30
 800d04e:	f805 6b01 	strb.w	r6, [r5], #1
 800d052:	9e02      	ldr	r6, [sp, #8]
 800d054:	1bae      	subs	r6, r5, r6
 800d056:	42b7      	cmp	r7, r6
 800d058:	4602      	mov	r2, r0
 800d05a:	460b      	mov	r3, r1
 800d05c:	d138      	bne.n	800d0d0 <_dtoa_r+0x6d0>
 800d05e:	f7f3 f925 	bl	80002ac <__adddf3>
 800d062:	4606      	mov	r6, r0
 800d064:	460f      	mov	r7, r1
 800d066:	4602      	mov	r2, r0
 800d068:	460b      	mov	r3, r1
 800d06a:	4640      	mov	r0, r8
 800d06c:	4649      	mov	r1, r9
 800d06e:	f7f3 fd41 	bl	8000af4 <__aeabi_dcmplt>
 800d072:	b9c8      	cbnz	r0, 800d0a8 <_dtoa_r+0x6a8>
 800d074:	4632      	mov	r2, r6
 800d076:	463b      	mov	r3, r7
 800d078:	4640      	mov	r0, r8
 800d07a:	4649      	mov	r1, r9
 800d07c:	f7f3 fd30 	bl	8000ae0 <__aeabi_dcmpeq>
 800d080:	b110      	cbz	r0, 800d088 <_dtoa_r+0x688>
 800d082:	9b00      	ldr	r3, [sp, #0]
 800d084:	07db      	lsls	r3, r3, #31
 800d086:	d40f      	bmi.n	800d0a8 <_dtoa_r+0x6a8>
 800d088:	4651      	mov	r1, sl
 800d08a:	4620      	mov	r0, r4
 800d08c:	f000 faca 	bl	800d624 <_Bfree>
 800d090:	2300      	movs	r3, #0
 800d092:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d094:	702b      	strb	r3, [r5, #0]
 800d096:	f10b 0301 	add.w	r3, fp, #1
 800d09a:	6013      	str	r3, [r2, #0]
 800d09c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	f43f acf8 	beq.w	800ca94 <_dtoa_r+0x94>
 800d0a4:	601d      	str	r5, [r3, #0]
 800d0a6:	e4f5      	b.n	800ca94 <_dtoa_r+0x94>
 800d0a8:	465f      	mov	r7, fp
 800d0aa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d0ae:	2a39      	cmp	r2, #57	; 0x39
 800d0b0:	f105 33ff 	add.w	r3, r5, #4294967295
 800d0b4:	d106      	bne.n	800d0c4 <_dtoa_r+0x6c4>
 800d0b6:	9a02      	ldr	r2, [sp, #8]
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d107      	bne.n	800d0cc <_dtoa_r+0x6cc>
 800d0bc:	2330      	movs	r3, #48	; 0x30
 800d0be:	7013      	strb	r3, [r2, #0]
 800d0c0:	3701      	adds	r7, #1
 800d0c2:	4613      	mov	r3, r2
 800d0c4:	781a      	ldrb	r2, [r3, #0]
 800d0c6:	3201      	adds	r2, #1
 800d0c8:	701a      	strb	r2, [r3, #0]
 800d0ca:	e78d      	b.n	800cfe8 <_dtoa_r+0x5e8>
 800d0cc:	461d      	mov	r5, r3
 800d0ce:	e7ec      	b.n	800d0aa <_dtoa_r+0x6aa>
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	4ba4      	ldr	r3, [pc, #656]	; (800d364 <_dtoa_r+0x964>)
 800d0d4:	f7f3 fa9c 	bl	8000610 <__aeabi_dmul>
 800d0d8:	2200      	movs	r2, #0
 800d0da:	2300      	movs	r3, #0
 800d0dc:	4606      	mov	r6, r0
 800d0de:	460f      	mov	r7, r1
 800d0e0:	f7f3 fcfe 	bl	8000ae0 <__aeabi_dcmpeq>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	d09a      	beq.n	800d01e <_dtoa_r+0x61e>
 800d0e8:	e7ce      	b.n	800d088 <_dtoa_r+0x688>
 800d0ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ec:	2a00      	cmp	r2, #0
 800d0ee:	f000 80cd 	beq.w	800d28c <_dtoa_r+0x88c>
 800d0f2:	9a07      	ldr	r2, [sp, #28]
 800d0f4:	2a01      	cmp	r2, #1
 800d0f6:	f300 80af 	bgt.w	800d258 <_dtoa_r+0x858>
 800d0fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0fc:	2a00      	cmp	r2, #0
 800d0fe:	f000 80a7 	beq.w	800d250 <_dtoa_r+0x850>
 800d102:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d106:	9e08      	ldr	r6, [sp, #32]
 800d108:	9d05      	ldr	r5, [sp, #20]
 800d10a:	9a05      	ldr	r2, [sp, #20]
 800d10c:	441a      	add	r2, r3
 800d10e:	9205      	str	r2, [sp, #20]
 800d110:	9a06      	ldr	r2, [sp, #24]
 800d112:	2101      	movs	r1, #1
 800d114:	441a      	add	r2, r3
 800d116:	4620      	mov	r0, r4
 800d118:	9206      	str	r2, [sp, #24]
 800d11a:	f000 fb23 	bl	800d764 <__i2b>
 800d11e:	4607      	mov	r7, r0
 800d120:	2d00      	cmp	r5, #0
 800d122:	dd0c      	ble.n	800d13e <_dtoa_r+0x73e>
 800d124:	9b06      	ldr	r3, [sp, #24]
 800d126:	2b00      	cmp	r3, #0
 800d128:	dd09      	ble.n	800d13e <_dtoa_r+0x73e>
 800d12a:	42ab      	cmp	r3, r5
 800d12c:	9a05      	ldr	r2, [sp, #20]
 800d12e:	bfa8      	it	ge
 800d130:	462b      	movge	r3, r5
 800d132:	1ad2      	subs	r2, r2, r3
 800d134:	9205      	str	r2, [sp, #20]
 800d136:	9a06      	ldr	r2, [sp, #24]
 800d138:	1aed      	subs	r5, r5, r3
 800d13a:	1ad3      	subs	r3, r2, r3
 800d13c:	9306      	str	r3, [sp, #24]
 800d13e:	9b08      	ldr	r3, [sp, #32]
 800d140:	b1f3      	cbz	r3, 800d180 <_dtoa_r+0x780>
 800d142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d144:	2b00      	cmp	r3, #0
 800d146:	f000 80a5 	beq.w	800d294 <_dtoa_r+0x894>
 800d14a:	2e00      	cmp	r6, #0
 800d14c:	dd10      	ble.n	800d170 <_dtoa_r+0x770>
 800d14e:	4639      	mov	r1, r7
 800d150:	4632      	mov	r2, r6
 800d152:	4620      	mov	r0, r4
 800d154:	f000 fb9c 	bl	800d890 <__pow5mult>
 800d158:	4652      	mov	r2, sl
 800d15a:	4601      	mov	r1, r0
 800d15c:	4607      	mov	r7, r0
 800d15e:	4620      	mov	r0, r4
 800d160:	f000 fb09 	bl	800d776 <__multiply>
 800d164:	4651      	mov	r1, sl
 800d166:	4680      	mov	r8, r0
 800d168:	4620      	mov	r0, r4
 800d16a:	f000 fa5b 	bl	800d624 <_Bfree>
 800d16e:	46c2      	mov	sl, r8
 800d170:	9b08      	ldr	r3, [sp, #32]
 800d172:	1b9a      	subs	r2, r3, r6
 800d174:	d004      	beq.n	800d180 <_dtoa_r+0x780>
 800d176:	4651      	mov	r1, sl
 800d178:	4620      	mov	r0, r4
 800d17a:	f000 fb89 	bl	800d890 <__pow5mult>
 800d17e:	4682      	mov	sl, r0
 800d180:	2101      	movs	r1, #1
 800d182:	4620      	mov	r0, r4
 800d184:	f000 faee 	bl	800d764 <__i2b>
 800d188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	4606      	mov	r6, r0
 800d18e:	f340 8083 	ble.w	800d298 <_dtoa_r+0x898>
 800d192:	461a      	mov	r2, r3
 800d194:	4601      	mov	r1, r0
 800d196:	4620      	mov	r0, r4
 800d198:	f000 fb7a 	bl	800d890 <__pow5mult>
 800d19c:	9b07      	ldr	r3, [sp, #28]
 800d19e:	2b01      	cmp	r3, #1
 800d1a0:	4606      	mov	r6, r0
 800d1a2:	dd7c      	ble.n	800d29e <_dtoa_r+0x89e>
 800d1a4:	f04f 0800 	mov.w	r8, #0
 800d1a8:	6933      	ldr	r3, [r6, #16]
 800d1aa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d1ae:	6918      	ldr	r0, [r3, #16]
 800d1b0:	f000 fa8a 	bl	800d6c8 <__hi0bits>
 800d1b4:	f1c0 0020 	rsb	r0, r0, #32
 800d1b8:	9b06      	ldr	r3, [sp, #24]
 800d1ba:	4418      	add	r0, r3
 800d1bc:	f010 001f 	ands.w	r0, r0, #31
 800d1c0:	f000 8096 	beq.w	800d2f0 <_dtoa_r+0x8f0>
 800d1c4:	f1c0 0320 	rsb	r3, r0, #32
 800d1c8:	2b04      	cmp	r3, #4
 800d1ca:	f340 8087 	ble.w	800d2dc <_dtoa_r+0x8dc>
 800d1ce:	9b05      	ldr	r3, [sp, #20]
 800d1d0:	f1c0 001c 	rsb	r0, r0, #28
 800d1d4:	4403      	add	r3, r0
 800d1d6:	9305      	str	r3, [sp, #20]
 800d1d8:	9b06      	ldr	r3, [sp, #24]
 800d1da:	4405      	add	r5, r0
 800d1dc:	4403      	add	r3, r0
 800d1de:	9306      	str	r3, [sp, #24]
 800d1e0:	9b05      	ldr	r3, [sp, #20]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	dd05      	ble.n	800d1f2 <_dtoa_r+0x7f2>
 800d1e6:	4651      	mov	r1, sl
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	4620      	mov	r0, r4
 800d1ec:	f000 fb9e 	bl	800d92c <__lshift>
 800d1f0:	4682      	mov	sl, r0
 800d1f2:	9b06      	ldr	r3, [sp, #24]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	dd05      	ble.n	800d204 <_dtoa_r+0x804>
 800d1f8:	4631      	mov	r1, r6
 800d1fa:	461a      	mov	r2, r3
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f000 fb95 	bl	800d92c <__lshift>
 800d202:	4606      	mov	r6, r0
 800d204:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d206:	2b00      	cmp	r3, #0
 800d208:	d074      	beq.n	800d2f4 <_dtoa_r+0x8f4>
 800d20a:	4631      	mov	r1, r6
 800d20c:	4650      	mov	r0, sl
 800d20e:	f000 fbde 	bl	800d9ce <__mcmp>
 800d212:	2800      	cmp	r0, #0
 800d214:	da6e      	bge.n	800d2f4 <_dtoa_r+0x8f4>
 800d216:	2300      	movs	r3, #0
 800d218:	4651      	mov	r1, sl
 800d21a:	220a      	movs	r2, #10
 800d21c:	4620      	mov	r0, r4
 800d21e:	f000 fa18 	bl	800d652 <__multadd>
 800d222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d224:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d228:	4682      	mov	sl, r0
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	f000 81a8 	beq.w	800d580 <_dtoa_r+0xb80>
 800d230:	2300      	movs	r3, #0
 800d232:	4639      	mov	r1, r7
 800d234:	220a      	movs	r2, #10
 800d236:	4620      	mov	r0, r4
 800d238:	f000 fa0b 	bl	800d652 <__multadd>
 800d23c:	9b04      	ldr	r3, [sp, #16]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	4607      	mov	r7, r0
 800d242:	f300 80c8 	bgt.w	800d3d6 <_dtoa_r+0x9d6>
 800d246:	9b07      	ldr	r3, [sp, #28]
 800d248:	2b02      	cmp	r3, #2
 800d24a:	f340 80c4 	ble.w	800d3d6 <_dtoa_r+0x9d6>
 800d24e:	e059      	b.n	800d304 <_dtoa_r+0x904>
 800d250:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d252:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d256:	e756      	b.n	800d106 <_dtoa_r+0x706>
 800d258:	9b03      	ldr	r3, [sp, #12]
 800d25a:	1e5e      	subs	r6, r3, #1
 800d25c:	9b08      	ldr	r3, [sp, #32]
 800d25e:	42b3      	cmp	r3, r6
 800d260:	bfbf      	itttt	lt
 800d262:	9b08      	ldrlt	r3, [sp, #32]
 800d264:	9608      	strlt	r6, [sp, #32]
 800d266:	1af2      	sublt	r2, r6, r3
 800d268:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800d26a:	bfb6      	itet	lt
 800d26c:	189b      	addlt	r3, r3, r2
 800d26e:	1b9e      	subge	r6, r3, r6
 800d270:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800d272:	9b03      	ldr	r3, [sp, #12]
 800d274:	bfb8      	it	lt
 800d276:	2600      	movlt	r6, #0
 800d278:	2b00      	cmp	r3, #0
 800d27a:	bfb9      	ittee	lt
 800d27c:	9b05      	ldrlt	r3, [sp, #20]
 800d27e:	9a03      	ldrlt	r2, [sp, #12]
 800d280:	9d05      	ldrge	r5, [sp, #20]
 800d282:	9b03      	ldrge	r3, [sp, #12]
 800d284:	bfbc      	itt	lt
 800d286:	1a9d      	sublt	r5, r3, r2
 800d288:	2300      	movlt	r3, #0
 800d28a:	e73e      	b.n	800d10a <_dtoa_r+0x70a>
 800d28c:	9e08      	ldr	r6, [sp, #32]
 800d28e:	9d05      	ldr	r5, [sp, #20]
 800d290:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d292:	e745      	b.n	800d120 <_dtoa_r+0x720>
 800d294:	9a08      	ldr	r2, [sp, #32]
 800d296:	e76e      	b.n	800d176 <_dtoa_r+0x776>
 800d298:	9b07      	ldr	r3, [sp, #28]
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	dc19      	bgt.n	800d2d2 <_dtoa_r+0x8d2>
 800d29e:	9b00      	ldr	r3, [sp, #0]
 800d2a0:	b9bb      	cbnz	r3, 800d2d2 <_dtoa_r+0x8d2>
 800d2a2:	9b01      	ldr	r3, [sp, #4]
 800d2a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2a8:	b99b      	cbnz	r3, 800d2d2 <_dtoa_r+0x8d2>
 800d2aa:	9b01      	ldr	r3, [sp, #4]
 800d2ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d2b0:	0d1b      	lsrs	r3, r3, #20
 800d2b2:	051b      	lsls	r3, r3, #20
 800d2b4:	b183      	cbz	r3, 800d2d8 <_dtoa_r+0x8d8>
 800d2b6:	9b05      	ldr	r3, [sp, #20]
 800d2b8:	3301      	adds	r3, #1
 800d2ba:	9305      	str	r3, [sp, #20]
 800d2bc:	9b06      	ldr	r3, [sp, #24]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	9306      	str	r3, [sp, #24]
 800d2c2:	f04f 0801 	mov.w	r8, #1
 800d2c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f47f af6d 	bne.w	800d1a8 <_dtoa_r+0x7a8>
 800d2ce:	2001      	movs	r0, #1
 800d2d0:	e772      	b.n	800d1b8 <_dtoa_r+0x7b8>
 800d2d2:	f04f 0800 	mov.w	r8, #0
 800d2d6:	e7f6      	b.n	800d2c6 <_dtoa_r+0x8c6>
 800d2d8:	4698      	mov	r8, r3
 800d2da:	e7f4      	b.n	800d2c6 <_dtoa_r+0x8c6>
 800d2dc:	d080      	beq.n	800d1e0 <_dtoa_r+0x7e0>
 800d2de:	9a05      	ldr	r2, [sp, #20]
 800d2e0:	331c      	adds	r3, #28
 800d2e2:	441a      	add	r2, r3
 800d2e4:	9205      	str	r2, [sp, #20]
 800d2e6:	9a06      	ldr	r2, [sp, #24]
 800d2e8:	441a      	add	r2, r3
 800d2ea:	441d      	add	r5, r3
 800d2ec:	4613      	mov	r3, r2
 800d2ee:	e776      	b.n	800d1de <_dtoa_r+0x7de>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	e7f4      	b.n	800d2de <_dtoa_r+0x8de>
 800d2f4:	9b03      	ldr	r3, [sp, #12]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	dc36      	bgt.n	800d368 <_dtoa_r+0x968>
 800d2fa:	9b07      	ldr	r3, [sp, #28]
 800d2fc:	2b02      	cmp	r3, #2
 800d2fe:	dd33      	ble.n	800d368 <_dtoa_r+0x968>
 800d300:	9b03      	ldr	r3, [sp, #12]
 800d302:	9304      	str	r3, [sp, #16]
 800d304:	9b04      	ldr	r3, [sp, #16]
 800d306:	b963      	cbnz	r3, 800d322 <_dtoa_r+0x922>
 800d308:	4631      	mov	r1, r6
 800d30a:	2205      	movs	r2, #5
 800d30c:	4620      	mov	r0, r4
 800d30e:	f000 f9a0 	bl	800d652 <__multadd>
 800d312:	4601      	mov	r1, r0
 800d314:	4606      	mov	r6, r0
 800d316:	4650      	mov	r0, sl
 800d318:	f000 fb59 	bl	800d9ce <__mcmp>
 800d31c:	2800      	cmp	r0, #0
 800d31e:	f73f adb6 	bgt.w	800ce8e <_dtoa_r+0x48e>
 800d322:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d324:	9d02      	ldr	r5, [sp, #8]
 800d326:	ea6f 0b03 	mvn.w	fp, r3
 800d32a:	2300      	movs	r3, #0
 800d32c:	9303      	str	r3, [sp, #12]
 800d32e:	4631      	mov	r1, r6
 800d330:	4620      	mov	r0, r4
 800d332:	f000 f977 	bl	800d624 <_Bfree>
 800d336:	2f00      	cmp	r7, #0
 800d338:	f43f aea6 	beq.w	800d088 <_dtoa_r+0x688>
 800d33c:	9b03      	ldr	r3, [sp, #12]
 800d33e:	b12b      	cbz	r3, 800d34c <_dtoa_r+0x94c>
 800d340:	42bb      	cmp	r3, r7
 800d342:	d003      	beq.n	800d34c <_dtoa_r+0x94c>
 800d344:	4619      	mov	r1, r3
 800d346:	4620      	mov	r0, r4
 800d348:	f000 f96c 	bl	800d624 <_Bfree>
 800d34c:	4639      	mov	r1, r7
 800d34e:	4620      	mov	r0, r4
 800d350:	f000 f968 	bl	800d624 <_Bfree>
 800d354:	e698      	b.n	800d088 <_dtoa_r+0x688>
 800d356:	2600      	movs	r6, #0
 800d358:	4637      	mov	r7, r6
 800d35a:	e7e2      	b.n	800d322 <_dtoa_r+0x922>
 800d35c:	46bb      	mov	fp, r7
 800d35e:	4637      	mov	r7, r6
 800d360:	e595      	b.n	800ce8e <_dtoa_r+0x48e>
 800d362:	bf00      	nop
 800d364:	40240000 	.word	0x40240000
 800d368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d36a:	bb93      	cbnz	r3, 800d3d2 <_dtoa_r+0x9d2>
 800d36c:	9b03      	ldr	r3, [sp, #12]
 800d36e:	9304      	str	r3, [sp, #16]
 800d370:	9d02      	ldr	r5, [sp, #8]
 800d372:	4631      	mov	r1, r6
 800d374:	4650      	mov	r0, sl
 800d376:	f7ff fab4 	bl	800c8e2 <quorem>
 800d37a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d37e:	f805 9b01 	strb.w	r9, [r5], #1
 800d382:	9b02      	ldr	r3, [sp, #8]
 800d384:	9a04      	ldr	r2, [sp, #16]
 800d386:	1aeb      	subs	r3, r5, r3
 800d388:	429a      	cmp	r2, r3
 800d38a:	f300 80dc 	bgt.w	800d546 <_dtoa_r+0xb46>
 800d38e:	9b02      	ldr	r3, [sp, #8]
 800d390:	2a01      	cmp	r2, #1
 800d392:	bfac      	ite	ge
 800d394:	189b      	addge	r3, r3, r2
 800d396:	3301      	addlt	r3, #1
 800d398:	4698      	mov	r8, r3
 800d39a:	2300      	movs	r3, #0
 800d39c:	9303      	str	r3, [sp, #12]
 800d39e:	4651      	mov	r1, sl
 800d3a0:	2201      	movs	r2, #1
 800d3a2:	4620      	mov	r0, r4
 800d3a4:	f000 fac2 	bl	800d92c <__lshift>
 800d3a8:	4631      	mov	r1, r6
 800d3aa:	4682      	mov	sl, r0
 800d3ac:	f000 fb0f 	bl	800d9ce <__mcmp>
 800d3b0:	2800      	cmp	r0, #0
 800d3b2:	f300 808d 	bgt.w	800d4d0 <_dtoa_r+0xad0>
 800d3b6:	d103      	bne.n	800d3c0 <_dtoa_r+0x9c0>
 800d3b8:	f019 0f01 	tst.w	r9, #1
 800d3bc:	f040 8088 	bne.w	800d4d0 <_dtoa_r+0xad0>
 800d3c0:	4645      	mov	r5, r8
 800d3c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d3c6:	2b30      	cmp	r3, #48	; 0x30
 800d3c8:	f105 32ff 	add.w	r2, r5, #4294967295
 800d3cc:	d1af      	bne.n	800d32e <_dtoa_r+0x92e>
 800d3ce:	4615      	mov	r5, r2
 800d3d0:	e7f7      	b.n	800d3c2 <_dtoa_r+0x9c2>
 800d3d2:	9b03      	ldr	r3, [sp, #12]
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	2d00      	cmp	r5, #0
 800d3d8:	dd05      	ble.n	800d3e6 <_dtoa_r+0x9e6>
 800d3da:	4639      	mov	r1, r7
 800d3dc:	462a      	mov	r2, r5
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f000 faa4 	bl	800d92c <__lshift>
 800d3e4:	4607      	mov	r7, r0
 800d3e6:	f1b8 0f00 	cmp.w	r8, #0
 800d3ea:	d04c      	beq.n	800d486 <_dtoa_r+0xa86>
 800d3ec:	6879      	ldr	r1, [r7, #4]
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	f000 f8e4 	bl	800d5bc <_Balloc>
 800d3f4:	693a      	ldr	r2, [r7, #16]
 800d3f6:	3202      	adds	r2, #2
 800d3f8:	4605      	mov	r5, r0
 800d3fa:	0092      	lsls	r2, r2, #2
 800d3fc:	f107 010c 	add.w	r1, r7, #12
 800d400:	300c      	adds	r0, #12
 800d402:	f7fe fd01 	bl	800be08 <memcpy>
 800d406:	2201      	movs	r2, #1
 800d408:	4629      	mov	r1, r5
 800d40a:	4620      	mov	r0, r4
 800d40c:	f000 fa8e 	bl	800d92c <__lshift>
 800d410:	9b00      	ldr	r3, [sp, #0]
 800d412:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d416:	9703      	str	r7, [sp, #12]
 800d418:	f003 0301 	and.w	r3, r3, #1
 800d41c:	4607      	mov	r7, r0
 800d41e:	9305      	str	r3, [sp, #20]
 800d420:	4631      	mov	r1, r6
 800d422:	4650      	mov	r0, sl
 800d424:	f7ff fa5d 	bl	800c8e2 <quorem>
 800d428:	9903      	ldr	r1, [sp, #12]
 800d42a:	4605      	mov	r5, r0
 800d42c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d430:	4650      	mov	r0, sl
 800d432:	f000 facc 	bl	800d9ce <__mcmp>
 800d436:	463a      	mov	r2, r7
 800d438:	9000      	str	r0, [sp, #0]
 800d43a:	4631      	mov	r1, r6
 800d43c:	4620      	mov	r0, r4
 800d43e:	f000 fae0 	bl	800da02 <__mdiff>
 800d442:	68c3      	ldr	r3, [r0, #12]
 800d444:	4602      	mov	r2, r0
 800d446:	bb03      	cbnz	r3, 800d48a <_dtoa_r+0xa8a>
 800d448:	4601      	mov	r1, r0
 800d44a:	9006      	str	r0, [sp, #24]
 800d44c:	4650      	mov	r0, sl
 800d44e:	f000 fabe 	bl	800d9ce <__mcmp>
 800d452:	9a06      	ldr	r2, [sp, #24]
 800d454:	4603      	mov	r3, r0
 800d456:	4611      	mov	r1, r2
 800d458:	4620      	mov	r0, r4
 800d45a:	9306      	str	r3, [sp, #24]
 800d45c:	f000 f8e2 	bl	800d624 <_Bfree>
 800d460:	9b06      	ldr	r3, [sp, #24]
 800d462:	b9a3      	cbnz	r3, 800d48e <_dtoa_r+0xa8e>
 800d464:	9a07      	ldr	r2, [sp, #28]
 800d466:	b992      	cbnz	r2, 800d48e <_dtoa_r+0xa8e>
 800d468:	9a05      	ldr	r2, [sp, #20]
 800d46a:	b982      	cbnz	r2, 800d48e <_dtoa_r+0xa8e>
 800d46c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d470:	d029      	beq.n	800d4c6 <_dtoa_r+0xac6>
 800d472:	9b00      	ldr	r3, [sp, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	dd01      	ble.n	800d47c <_dtoa_r+0xa7c>
 800d478:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800d47c:	f108 0501 	add.w	r5, r8, #1
 800d480:	f888 9000 	strb.w	r9, [r8]
 800d484:	e753      	b.n	800d32e <_dtoa_r+0x92e>
 800d486:	4638      	mov	r0, r7
 800d488:	e7c2      	b.n	800d410 <_dtoa_r+0xa10>
 800d48a:	2301      	movs	r3, #1
 800d48c:	e7e3      	b.n	800d456 <_dtoa_r+0xa56>
 800d48e:	9a00      	ldr	r2, [sp, #0]
 800d490:	2a00      	cmp	r2, #0
 800d492:	db04      	blt.n	800d49e <_dtoa_r+0xa9e>
 800d494:	d125      	bne.n	800d4e2 <_dtoa_r+0xae2>
 800d496:	9a07      	ldr	r2, [sp, #28]
 800d498:	bb1a      	cbnz	r2, 800d4e2 <_dtoa_r+0xae2>
 800d49a:	9a05      	ldr	r2, [sp, #20]
 800d49c:	bb0a      	cbnz	r2, 800d4e2 <_dtoa_r+0xae2>
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	ddec      	ble.n	800d47c <_dtoa_r+0xa7c>
 800d4a2:	4651      	mov	r1, sl
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	f000 fa40 	bl	800d92c <__lshift>
 800d4ac:	4631      	mov	r1, r6
 800d4ae:	4682      	mov	sl, r0
 800d4b0:	f000 fa8d 	bl	800d9ce <__mcmp>
 800d4b4:	2800      	cmp	r0, #0
 800d4b6:	dc03      	bgt.n	800d4c0 <_dtoa_r+0xac0>
 800d4b8:	d1e0      	bne.n	800d47c <_dtoa_r+0xa7c>
 800d4ba:	f019 0f01 	tst.w	r9, #1
 800d4be:	d0dd      	beq.n	800d47c <_dtoa_r+0xa7c>
 800d4c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d4c4:	d1d8      	bne.n	800d478 <_dtoa_r+0xa78>
 800d4c6:	2339      	movs	r3, #57	; 0x39
 800d4c8:	f888 3000 	strb.w	r3, [r8]
 800d4cc:	f108 0801 	add.w	r8, r8, #1
 800d4d0:	4645      	mov	r5, r8
 800d4d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d4d6:	2b39      	cmp	r3, #57	; 0x39
 800d4d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800d4dc:	d03b      	beq.n	800d556 <_dtoa_r+0xb56>
 800d4de:	3301      	adds	r3, #1
 800d4e0:	e040      	b.n	800d564 <_dtoa_r+0xb64>
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	f108 0501 	add.w	r5, r8, #1
 800d4e8:	dd05      	ble.n	800d4f6 <_dtoa_r+0xaf6>
 800d4ea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d4ee:	d0ea      	beq.n	800d4c6 <_dtoa_r+0xac6>
 800d4f0:	f109 0901 	add.w	r9, r9, #1
 800d4f4:	e7c4      	b.n	800d480 <_dtoa_r+0xa80>
 800d4f6:	9b02      	ldr	r3, [sp, #8]
 800d4f8:	9a04      	ldr	r2, [sp, #16]
 800d4fa:	f805 9c01 	strb.w	r9, [r5, #-1]
 800d4fe:	1aeb      	subs	r3, r5, r3
 800d500:	4293      	cmp	r3, r2
 800d502:	46a8      	mov	r8, r5
 800d504:	f43f af4b 	beq.w	800d39e <_dtoa_r+0x99e>
 800d508:	4651      	mov	r1, sl
 800d50a:	2300      	movs	r3, #0
 800d50c:	220a      	movs	r2, #10
 800d50e:	4620      	mov	r0, r4
 800d510:	f000 f89f 	bl	800d652 <__multadd>
 800d514:	9b03      	ldr	r3, [sp, #12]
 800d516:	9903      	ldr	r1, [sp, #12]
 800d518:	42bb      	cmp	r3, r7
 800d51a:	4682      	mov	sl, r0
 800d51c:	f04f 0300 	mov.w	r3, #0
 800d520:	f04f 020a 	mov.w	r2, #10
 800d524:	4620      	mov	r0, r4
 800d526:	d104      	bne.n	800d532 <_dtoa_r+0xb32>
 800d528:	f000 f893 	bl	800d652 <__multadd>
 800d52c:	9003      	str	r0, [sp, #12]
 800d52e:	4607      	mov	r7, r0
 800d530:	e776      	b.n	800d420 <_dtoa_r+0xa20>
 800d532:	f000 f88e 	bl	800d652 <__multadd>
 800d536:	2300      	movs	r3, #0
 800d538:	9003      	str	r0, [sp, #12]
 800d53a:	220a      	movs	r2, #10
 800d53c:	4639      	mov	r1, r7
 800d53e:	4620      	mov	r0, r4
 800d540:	f000 f887 	bl	800d652 <__multadd>
 800d544:	e7f3      	b.n	800d52e <_dtoa_r+0xb2e>
 800d546:	4651      	mov	r1, sl
 800d548:	2300      	movs	r3, #0
 800d54a:	220a      	movs	r2, #10
 800d54c:	4620      	mov	r0, r4
 800d54e:	f000 f880 	bl	800d652 <__multadd>
 800d552:	4682      	mov	sl, r0
 800d554:	e70d      	b.n	800d372 <_dtoa_r+0x972>
 800d556:	9b02      	ldr	r3, [sp, #8]
 800d558:	4293      	cmp	r3, r2
 800d55a:	d105      	bne.n	800d568 <_dtoa_r+0xb68>
 800d55c:	9a02      	ldr	r2, [sp, #8]
 800d55e:	f10b 0b01 	add.w	fp, fp, #1
 800d562:	2331      	movs	r3, #49	; 0x31
 800d564:	7013      	strb	r3, [r2, #0]
 800d566:	e6e2      	b.n	800d32e <_dtoa_r+0x92e>
 800d568:	4615      	mov	r5, r2
 800d56a:	e7b2      	b.n	800d4d2 <_dtoa_r+0xad2>
 800d56c:	4b09      	ldr	r3, [pc, #36]	; (800d594 <_dtoa_r+0xb94>)
 800d56e:	f7ff baae 	b.w	800cace <_dtoa_r+0xce>
 800d572:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d574:	2b00      	cmp	r3, #0
 800d576:	f47f aa88 	bne.w	800ca8a <_dtoa_r+0x8a>
 800d57a:	4b07      	ldr	r3, [pc, #28]	; (800d598 <_dtoa_r+0xb98>)
 800d57c:	f7ff baa7 	b.w	800cace <_dtoa_r+0xce>
 800d580:	9b04      	ldr	r3, [sp, #16]
 800d582:	2b00      	cmp	r3, #0
 800d584:	f73f aef4 	bgt.w	800d370 <_dtoa_r+0x970>
 800d588:	9b07      	ldr	r3, [sp, #28]
 800d58a:	2b02      	cmp	r3, #2
 800d58c:	f77f aef0 	ble.w	800d370 <_dtoa_r+0x970>
 800d590:	e6b8      	b.n	800d304 <_dtoa_r+0x904>
 800d592:	bf00      	nop
 800d594:	0800fd72 	.word	0x0800fd72
 800d598:	0800fe97 	.word	0x0800fe97

0800d59c <_localeconv_r>:
 800d59c:	4b04      	ldr	r3, [pc, #16]	; (800d5b0 <_localeconv_r+0x14>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	6a18      	ldr	r0, [r3, #32]
 800d5a2:	4b04      	ldr	r3, [pc, #16]	; (800d5b4 <_localeconv_r+0x18>)
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	bf08      	it	eq
 800d5a8:	4618      	moveq	r0, r3
 800d5aa:	30f0      	adds	r0, #240	; 0xf0
 800d5ac:	4770      	bx	lr
 800d5ae:	bf00      	nop
 800d5b0:	200002d8 	.word	0x200002d8
 800d5b4:	2000016c 	.word	0x2000016c

0800d5b8 <__malloc_lock>:
 800d5b8:	4770      	bx	lr

0800d5ba <__malloc_unlock>:
 800d5ba:	4770      	bx	lr

0800d5bc <_Balloc>:
 800d5bc:	b570      	push	{r4, r5, r6, lr}
 800d5be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d5c0:	4604      	mov	r4, r0
 800d5c2:	460e      	mov	r6, r1
 800d5c4:	b93d      	cbnz	r5, 800d5d6 <_Balloc+0x1a>
 800d5c6:	2010      	movs	r0, #16
 800d5c8:	f7fe fbfc 	bl	800bdc4 <malloc>
 800d5cc:	6260      	str	r0, [r4, #36]	; 0x24
 800d5ce:	6045      	str	r5, [r0, #4]
 800d5d0:	6085      	str	r5, [r0, #8]
 800d5d2:	6005      	str	r5, [r0, #0]
 800d5d4:	60c5      	str	r5, [r0, #12]
 800d5d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d5d8:	68eb      	ldr	r3, [r5, #12]
 800d5da:	b183      	cbz	r3, 800d5fe <_Balloc+0x42>
 800d5dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d5e4:	b9b8      	cbnz	r0, 800d616 <_Balloc+0x5a>
 800d5e6:	2101      	movs	r1, #1
 800d5e8:	fa01 f506 	lsl.w	r5, r1, r6
 800d5ec:	1d6a      	adds	r2, r5, #5
 800d5ee:	0092      	lsls	r2, r2, #2
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f000 fab3 	bl	800db5c <_calloc_r>
 800d5f6:	b160      	cbz	r0, 800d612 <_Balloc+0x56>
 800d5f8:	6046      	str	r6, [r0, #4]
 800d5fa:	6085      	str	r5, [r0, #8]
 800d5fc:	e00e      	b.n	800d61c <_Balloc+0x60>
 800d5fe:	2221      	movs	r2, #33	; 0x21
 800d600:	2104      	movs	r1, #4
 800d602:	4620      	mov	r0, r4
 800d604:	f000 faaa 	bl	800db5c <_calloc_r>
 800d608:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d60a:	60e8      	str	r0, [r5, #12]
 800d60c:	68db      	ldr	r3, [r3, #12]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d1e4      	bne.n	800d5dc <_Balloc+0x20>
 800d612:	2000      	movs	r0, #0
 800d614:	bd70      	pop	{r4, r5, r6, pc}
 800d616:	6802      	ldr	r2, [r0, #0]
 800d618:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d61c:	2300      	movs	r3, #0
 800d61e:	6103      	str	r3, [r0, #16]
 800d620:	60c3      	str	r3, [r0, #12]
 800d622:	bd70      	pop	{r4, r5, r6, pc}

0800d624 <_Bfree>:
 800d624:	b570      	push	{r4, r5, r6, lr}
 800d626:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d628:	4606      	mov	r6, r0
 800d62a:	460d      	mov	r5, r1
 800d62c:	b93c      	cbnz	r4, 800d63e <_Bfree+0x1a>
 800d62e:	2010      	movs	r0, #16
 800d630:	f7fe fbc8 	bl	800bdc4 <malloc>
 800d634:	6270      	str	r0, [r6, #36]	; 0x24
 800d636:	6044      	str	r4, [r0, #4]
 800d638:	6084      	str	r4, [r0, #8]
 800d63a:	6004      	str	r4, [r0, #0]
 800d63c:	60c4      	str	r4, [r0, #12]
 800d63e:	b13d      	cbz	r5, 800d650 <_Bfree+0x2c>
 800d640:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d642:	686a      	ldr	r2, [r5, #4]
 800d644:	68db      	ldr	r3, [r3, #12]
 800d646:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d64a:	6029      	str	r1, [r5, #0]
 800d64c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d650:	bd70      	pop	{r4, r5, r6, pc}

0800d652 <__multadd>:
 800d652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d656:	690d      	ldr	r5, [r1, #16]
 800d658:	461f      	mov	r7, r3
 800d65a:	4606      	mov	r6, r0
 800d65c:	460c      	mov	r4, r1
 800d65e:	f101 0e14 	add.w	lr, r1, #20
 800d662:	2300      	movs	r3, #0
 800d664:	f8de 0000 	ldr.w	r0, [lr]
 800d668:	b281      	uxth	r1, r0
 800d66a:	fb02 7101 	mla	r1, r2, r1, r7
 800d66e:	0c0f      	lsrs	r7, r1, #16
 800d670:	0c00      	lsrs	r0, r0, #16
 800d672:	fb02 7000 	mla	r0, r2, r0, r7
 800d676:	b289      	uxth	r1, r1
 800d678:	3301      	adds	r3, #1
 800d67a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d67e:	429d      	cmp	r5, r3
 800d680:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d684:	f84e 1b04 	str.w	r1, [lr], #4
 800d688:	dcec      	bgt.n	800d664 <__multadd+0x12>
 800d68a:	b1d7      	cbz	r7, 800d6c2 <__multadd+0x70>
 800d68c:	68a3      	ldr	r3, [r4, #8]
 800d68e:	429d      	cmp	r5, r3
 800d690:	db12      	blt.n	800d6b8 <__multadd+0x66>
 800d692:	6861      	ldr	r1, [r4, #4]
 800d694:	4630      	mov	r0, r6
 800d696:	3101      	adds	r1, #1
 800d698:	f7ff ff90 	bl	800d5bc <_Balloc>
 800d69c:	6922      	ldr	r2, [r4, #16]
 800d69e:	3202      	adds	r2, #2
 800d6a0:	f104 010c 	add.w	r1, r4, #12
 800d6a4:	4680      	mov	r8, r0
 800d6a6:	0092      	lsls	r2, r2, #2
 800d6a8:	300c      	adds	r0, #12
 800d6aa:	f7fe fbad 	bl	800be08 <memcpy>
 800d6ae:	4621      	mov	r1, r4
 800d6b0:	4630      	mov	r0, r6
 800d6b2:	f7ff ffb7 	bl	800d624 <_Bfree>
 800d6b6:	4644      	mov	r4, r8
 800d6b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6bc:	3501      	adds	r5, #1
 800d6be:	615f      	str	r7, [r3, #20]
 800d6c0:	6125      	str	r5, [r4, #16]
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d6c8 <__hi0bits>:
 800d6c8:	0c02      	lsrs	r2, r0, #16
 800d6ca:	0412      	lsls	r2, r2, #16
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	b9b2      	cbnz	r2, 800d6fe <__hi0bits+0x36>
 800d6d0:	0403      	lsls	r3, r0, #16
 800d6d2:	2010      	movs	r0, #16
 800d6d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d6d8:	bf04      	itt	eq
 800d6da:	021b      	lsleq	r3, r3, #8
 800d6dc:	3008      	addeq	r0, #8
 800d6de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d6e2:	bf04      	itt	eq
 800d6e4:	011b      	lsleq	r3, r3, #4
 800d6e6:	3004      	addeq	r0, #4
 800d6e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d6ec:	bf04      	itt	eq
 800d6ee:	009b      	lsleq	r3, r3, #2
 800d6f0:	3002      	addeq	r0, #2
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	db06      	blt.n	800d704 <__hi0bits+0x3c>
 800d6f6:	005b      	lsls	r3, r3, #1
 800d6f8:	d503      	bpl.n	800d702 <__hi0bits+0x3a>
 800d6fa:	3001      	adds	r0, #1
 800d6fc:	4770      	bx	lr
 800d6fe:	2000      	movs	r0, #0
 800d700:	e7e8      	b.n	800d6d4 <__hi0bits+0xc>
 800d702:	2020      	movs	r0, #32
 800d704:	4770      	bx	lr

0800d706 <__lo0bits>:
 800d706:	6803      	ldr	r3, [r0, #0]
 800d708:	f013 0207 	ands.w	r2, r3, #7
 800d70c:	4601      	mov	r1, r0
 800d70e:	d00b      	beq.n	800d728 <__lo0bits+0x22>
 800d710:	07da      	lsls	r2, r3, #31
 800d712:	d423      	bmi.n	800d75c <__lo0bits+0x56>
 800d714:	0798      	lsls	r0, r3, #30
 800d716:	bf49      	itett	mi
 800d718:	085b      	lsrmi	r3, r3, #1
 800d71a:	089b      	lsrpl	r3, r3, #2
 800d71c:	2001      	movmi	r0, #1
 800d71e:	600b      	strmi	r3, [r1, #0]
 800d720:	bf5c      	itt	pl
 800d722:	600b      	strpl	r3, [r1, #0]
 800d724:	2002      	movpl	r0, #2
 800d726:	4770      	bx	lr
 800d728:	b298      	uxth	r0, r3
 800d72a:	b9a8      	cbnz	r0, 800d758 <__lo0bits+0x52>
 800d72c:	0c1b      	lsrs	r3, r3, #16
 800d72e:	2010      	movs	r0, #16
 800d730:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d734:	bf04      	itt	eq
 800d736:	0a1b      	lsreq	r3, r3, #8
 800d738:	3008      	addeq	r0, #8
 800d73a:	071a      	lsls	r2, r3, #28
 800d73c:	bf04      	itt	eq
 800d73e:	091b      	lsreq	r3, r3, #4
 800d740:	3004      	addeq	r0, #4
 800d742:	079a      	lsls	r2, r3, #30
 800d744:	bf04      	itt	eq
 800d746:	089b      	lsreq	r3, r3, #2
 800d748:	3002      	addeq	r0, #2
 800d74a:	07da      	lsls	r2, r3, #31
 800d74c:	d402      	bmi.n	800d754 <__lo0bits+0x4e>
 800d74e:	085b      	lsrs	r3, r3, #1
 800d750:	d006      	beq.n	800d760 <__lo0bits+0x5a>
 800d752:	3001      	adds	r0, #1
 800d754:	600b      	str	r3, [r1, #0]
 800d756:	4770      	bx	lr
 800d758:	4610      	mov	r0, r2
 800d75a:	e7e9      	b.n	800d730 <__lo0bits+0x2a>
 800d75c:	2000      	movs	r0, #0
 800d75e:	4770      	bx	lr
 800d760:	2020      	movs	r0, #32
 800d762:	4770      	bx	lr

0800d764 <__i2b>:
 800d764:	b510      	push	{r4, lr}
 800d766:	460c      	mov	r4, r1
 800d768:	2101      	movs	r1, #1
 800d76a:	f7ff ff27 	bl	800d5bc <_Balloc>
 800d76e:	2201      	movs	r2, #1
 800d770:	6144      	str	r4, [r0, #20]
 800d772:	6102      	str	r2, [r0, #16]
 800d774:	bd10      	pop	{r4, pc}

0800d776 <__multiply>:
 800d776:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d77a:	4614      	mov	r4, r2
 800d77c:	690a      	ldr	r2, [r1, #16]
 800d77e:	6923      	ldr	r3, [r4, #16]
 800d780:	429a      	cmp	r2, r3
 800d782:	bfb8      	it	lt
 800d784:	460b      	movlt	r3, r1
 800d786:	4689      	mov	r9, r1
 800d788:	bfbc      	itt	lt
 800d78a:	46a1      	movlt	r9, r4
 800d78c:	461c      	movlt	r4, r3
 800d78e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d792:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d796:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d79a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d79e:	eb07 060a 	add.w	r6, r7, sl
 800d7a2:	429e      	cmp	r6, r3
 800d7a4:	bfc8      	it	gt
 800d7a6:	3101      	addgt	r1, #1
 800d7a8:	f7ff ff08 	bl	800d5bc <_Balloc>
 800d7ac:	f100 0514 	add.w	r5, r0, #20
 800d7b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d7b4:	462b      	mov	r3, r5
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	4543      	cmp	r3, r8
 800d7ba:	d316      	bcc.n	800d7ea <__multiply+0x74>
 800d7bc:	f104 0214 	add.w	r2, r4, #20
 800d7c0:	f109 0114 	add.w	r1, r9, #20
 800d7c4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800d7c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d7cc:	9301      	str	r3, [sp, #4]
 800d7ce:	9c01      	ldr	r4, [sp, #4]
 800d7d0:	4294      	cmp	r4, r2
 800d7d2:	4613      	mov	r3, r2
 800d7d4:	d80c      	bhi.n	800d7f0 <__multiply+0x7a>
 800d7d6:	2e00      	cmp	r6, #0
 800d7d8:	dd03      	ble.n	800d7e2 <__multiply+0x6c>
 800d7da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d054      	beq.n	800d88c <__multiply+0x116>
 800d7e2:	6106      	str	r6, [r0, #16]
 800d7e4:	b003      	add	sp, #12
 800d7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7ea:	f843 2b04 	str.w	r2, [r3], #4
 800d7ee:	e7e3      	b.n	800d7b8 <__multiply+0x42>
 800d7f0:	f8b3 a000 	ldrh.w	sl, [r3]
 800d7f4:	3204      	adds	r2, #4
 800d7f6:	f1ba 0f00 	cmp.w	sl, #0
 800d7fa:	d020      	beq.n	800d83e <__multiply+0xc8>
 800d7fc:	46ae      	mov	lr, r5
 800d7fe:	4689      	mov	r9, r1
 800d800:	f04f 0c00 	mov.w	ip, #0
 800d804:	f859 4b04 	ldr.w	r4, [r9], #4
 800d808:	f8be b000 	ldrh.w	fp, [lr]
 800d80c:	b2a3      	uxth	r3, r4
 800d80e:	fb0a b303 	mla	r3, sl, r3, fp
 800d812:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800d816:	f8de 4000 	ldr.w	r4, [lr]
 800d81a:	4463      	add	r3, ip
 800d81c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d820:	fb0a c40b 	mla	r4, sl, fp, ip
 800d824:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d828:	b29b      	uxth	r3, r3
 800d82a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d82e:	454f      	cmp	r7, r9
 800d830:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800d834:	f84e 3b04 	str.w	r3, [lr], #4
 800d838:	d8e4      	bhi.n	800d804 <__multiply+0x8e>
 800d83a:	f8ce c000 	str.w	ip, [lr]
 800d83e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800d842:	f1b9 0f00 	cmp.w	r9, #0
 800d846:	d01f      	beq.n	800d888 <__multiply+0x112>
 800d848:	682b      	ldr	r3, [r5, #0]
 800d84a:	46ae      	mov	lr, r5
 800d84c:	468c      	mov	ip, r1
 800d84e:	f04f 0a00 	mov.w	sl, #0
 800d852:	f8bc 4000 	ldrh.w	r4, [ip]
 800d856:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d85a:	fb09 b404 	mla	r4, r9, r4, fp
 800d85e:	44a2      	add	sl, r4
 800d860:	b29b      	uxth	r3, r3
 800d862:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800d866:	f84e 3b04 	str.w	r3, [lr], #4
 800d86a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d86e:	f8be 4000 	ldrh.w	r4, [lr]
 800d872:	0c1b      	lsrs	r3, r3, #16
 800d874:	fb09 4303 	mla	r3, r9, r3, r4
 800d878:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800d87c:	4567      	cmp	r7, ip
 800d87e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d882:	d8e6      	bhi.n	800d852 <__multiply+0xdc>
 800d884:	f8ce 3000 	str.w	r3, [lr]
 800d888:	3504      	adds	r5, #4
 800d88a:	e7a0      	b.n	800d7ce <__multiply+0x58>
 800d88c:	3e01      	subs	r6, #1
 800d88e:	e7a2      	b.n	800d7d6 <__multiply+0x60>

0800d890 <__pow5mult>:
 800d890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d894:	4615      	mov	r5, r2
 800d896:	f012 0203 	ands.w	r2, r2, #3
 800d89a:	4606      	mov	r6, r0
 800d89c:	460f      	mov	r7, r1
 800d89e:	d007      	beq.n	800d8b0 <__pow5mult+0x20>
 800d8a0:	3a01      	subs	r2, #1
 800d8a2:	4c21      	ldr	r4, [pc, #132]	; (800d928 <__pow5mult+0x98>)
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d8aa:	f7ff fed2 	bl	800d652 <__multadd>
 800d8ae:	4607      	mov	r7, r0
 800d8b0:	10ad      	asrs	r5, r5, #2
 800d8b2:	d035      	beq.n	800d920 <__pow5mult+0x90>
 800d8b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d8b6:	b93c      	cbnz	r4, 800d8c8 <__pow5mult+0x38>
 800d8b8:	2010      	movs	r0, #16
 800d8ba:	f7fe fa83 	bl	800bdc4 <malloc>
 800d8be:	6270      	str	r0, [r6, #36]	; 0x24
 800d8c0:	6044      	str	r4, [r0, #4]
 800d8c2:	6084      	str	r4, [r0, #8]
 800d8c4:	6004      	str	r4, [r0, #0]
 800d8c6:	60c4      	str	r4, [r0, #12]
 800d8c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d8cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d8d0:	b94c      	cbnz	r4, 800d8e6 <__pow5mult+0x56>
 800d8d2:	f240 2171 	movw	r1, #625	; 0x271
 800d8d6:	4630      	mov	r0, r6
 800d8d8:	f7ff ff44 	bl	800d764 <__i2b>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	f8c8 0008 	str.w	r0, [r8, #8]
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	6003      	str	r3, [r0, #0]
 800d8e6:	f04f 0800 	mov.w	r8, #0
 800d8ea:	07eb      	lsls	r3, r5, #31
 800d8ec:	d50a      	bpl.n	800d904 <__pow5mult+0x74>
 800d8ee:	4639      	mov	r1, r7
 800d8f0:	4622      	mov	r2, r4
 800d8f2:	4630      	mov	r0, r6
 800d8f4:	f7ff ff3f 	bl	800d776 <__multiply>
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	4681      	mov	r9, r0
 800d8fc:	4630      	mov	r0, r6
 800d8fe:	f7ff fe91 	bl	800d624 <_Bfree>
 800d902:	464f      	mov	r7, r9
 800d904:	106d      	asrs	r5, r5, #1
 800d906:	d00b      	beq.n	800d920 <__pow5mult+0x90>
 800d908:	6820      	ldr	r0, [r4, #0]
 800d90a:	b938      	cbnz	r0, 800d91c <__pow5mult+0x8c>
 800d90c:	4622      	mov	r2, r4
 800d90e:	4621      	mov	r1, r4
 800d910:	4630      	mov	r0, r6
 800d912:	f7ff ff30 	bl	800d776 <__multiply>
 800d916:	6020      	str	r0, [r4, #0]
 800d918:	f8c0 8000 	str.w	r8, [r0]
 800d91c:	4604      	mov	r4, r0
 800d91e:	e7e4      	b.n	800d8ea <__pow5mult+0x5a>
 800d920:	4638      	mov	r0, r7
 800d922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d926:	bf00      	nop
 800d928:	0800ff98 	.word	0x0800ff98

0800d92c <__lshift>:
 800d92c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d930:	460c      	mov	r4, r1
 800d932:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d936:	6923      	ldr	r3, [r4, #16]
 800d938:	6849      	ldr	r1, [r1, #4]
 800d93a:	eb0a 0903 	add.w	r9, sl, r3
 800d93e:	68a3      	ldr	r3, [r4, #8]
 800d940:	4607      	mov	r7, r0
 800d942:	4616      	mov	r6, r2
 800d944:	f109 0501 	add.w	r5, r9, #1
 800d948:	42ab      	cmp	r3, r5
 800d94a:	db31      	blt.n	800d9b0 <__lshift+0x84>
 800d94c:	4638      	mov	r0, r7
 800d94e:	f7ff fe35 	bl	800d5bc <_Balloc>
 800d952:	2200      	movs	r2, #0
 800d954:	4680      	mov	r8, r0
 800d956:	f100 0314 	add.w	r3, r0, #20
 800d95a:	4611      	mov	r1, r2
 800d95c:	4552      	cmp	r2, sl
 800d95e:	db2a      	blt.n	800d9b6 <__lshift+0x8a>
 800d960:	6920      	ldr	r0, [r4, #16]
 800d962:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d966:	f104 0114 	add.w	r1, r4, #20
 800d96a:	f016 021f 	ands.w	r2, r6, #31
 800d96e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800d972:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800d976:	d022      	beq.n	800d9be <__lshift+0x92>
 800d978:	f1c2 0c20 	rsb	ip, r2, #32
 800d97c:	2000      	movs	r0, #0
 800d97e:	680e      	ldr	r6, [r1, #0]
 800d980:	4096      	lsls	r6, r2
 800d982:	4330      	orrs	r0, r6
 800d984:	f843 0b04 	str.w	r0, [r3], #4
 800d988:	f851 0b04 	ldr.w	r0, [r1], #4
 800d98c:	458e      	cmp	lr, r1
 800d98e:	fa20 f00c 	lsr.w	r0, r0, ip
 800d992:	d8f4      	bhi.n	800d97e <__lshift+0x52>
 800d994:	6018      	str	r0, [r3, #0]
 800d996:	b108      	cbz	r0, 800d99c <__lshift+0x70>
 800d998:	f109 0502 	add.w	r5, r9, #2
 800d99c:	3d01      	subs	r5, #1
 800d99e:	4638      	mov	r0, r7
 800d9a0:	f8c8 5010 	str.w	r5, [r8, #16]
 800d9a4:	4621      	mov	r1, r4
 800d9a6:	f7ff fe3d 	bl	800d624 <_Bfree>
 800d9aa:	4640      	mov	r0, r8
 800d9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9b0:	3101      	adds	r1, #1
 800d9b2:	005b      	lsls	r3, r3, #1
 800d9b4:	e7c8      	b.n	800d948 <__lshift+0x1c>
 800d9b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d9ba:	3201      	adds	r2, #1
 800d9bc:	e7ce      	b.n	800d95c <__lshift+0x30>
 800d9be:	3b04      	subs	r3, #4
 800d9c0:	f851 2b04 	ldr.w	r2, [r1], #4
 800d9c4:	f843 2f04 	str.w	r2, [r3, #4]!
 800d9c8:	458e      	cmp	lr, r1
 800d9ca:	d8f9      	bhi.n	800d9c0 <__lshift+0x94>
 800d9cc:	e7e6      	b.n	800d99c <__lshift+0x70>

0800d9ce <__mcmp>:
 800d9ce:	6903      	ldr	r3, [r0, #16]
 800d9d0:	690a      	ldr	r2, [r1, #16]
 800d9d2:	1a9b      	subs	r3, r3, r2
 800d9d4:	b530      	push	{r4, r5, lr}
 800d9d6:	d10c      	bne.n	800d9f2 <__mcmp+0x24>
 800d9d8:	0092      	lsls	r2, r2, #2
 800d9da:	3014      	adds	r0, #20
 800d9dc:	3114      	adds	r1, #20
 800d9de:	1884      	adds	r4, r0, r2
 800d9e0:	4411      	add	r1, r2
 800d9e2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d9e6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d9ea:	4295      	cmp	r5, r2
 800d9ec:	d003      	beq.n	800d9f6 <__mcmp+0x28>
 800d9ee:	d305      	bcc.n	800d9fc <__mcmp+0x2e>
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	bd30      	pop	{r4, r5, pc}
 800d9f6:	42a0      	cmp	r0, r4
 800d9f8:	d3f3      	bcc.n	800d9e2 <__mcmp+0x14>
 800d9fa:	e7fa      	b.n	800d9f2 <__mcmp+0x24>
 800d9fc:	f04f 33ff 	mov.w	r3, #4294967295
 800da00:	e7f7      	b.n	800d9f2 <__mcmp+0x24>

0800da02 <__mdiff>:
 800da02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da06:	460d      	mov	r5, r1
 800da08:	4607      	mov	r7, r0
 800da0a:	4611      	mov	r1, r2
 800da0c:	4628      	mov	r0, r5
 800da0e:	4614      	mov	r4, r2
 800da10:	f7ff ffdd 	bl	800d9ce <__mcmp>
 800da14:	1e06      	subs	r6, r0, #0
 800da16:	d108      	bne.n	800da2a <__mdiff+0x28>
 800da18:	4631      	mov	r1, r6
 800da1a:	4638      	mov	r0, r7
 800da1c:	f7ff fdce 	bl	800d5bc <_Balloc>
 800da20:	2301      	movs	r3, #1
 800da22:	6103      	str	r3, [r0, #16]
 800da24:	6146      	str	r6, [r0, #20]
 800da26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da2a:	bfa4      	itt	ge
 800da2c:	4623      	movge	r3, r4
 800da2e:	462c      	movge	r4, r5
 800da30:	4638      	mov	r0, r7
 800da32:	6861      	ldr	r1, [r4, #4]
 800da34:	bfa6      	itte	ge
 800da36:	461d      	movge	r5, r3
 800da38:	2600      	movge	r6, #0
 800da3a:	2601      	movlt	r6, #1
 800da3c:	f7ff fdbe 	bl	800d5bc <_Balloc>
 800da40:	692b      	ldr	r3, [r5, #16]
 800da42:	60c6      	str	r6, [r0, #12]
 800da44:	6926      	ldr	r6, [r4, #16]
 800da46:	f105 0914 	add.w	r9, r5, #20
 800da4a:	f104 0214 	add.w	r2, r4, #20
 800da4e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800da52:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800da56:	f100 0514 	add.w	r5, r0, #20
 800da5a:	f04f 0c00 	mov.w	ip, #0
 800da5e:	f852 ab04 	ldr.w	sl, [r2], #4
 800da62:	f859 4b04 	ldr.w	r4, [r9], #4
 800da66:	fa1c f18a 	uxtah	r1, ip, sl
 800da6a:	b2a3      	uxth	r3, r4
 800da6c:	1ac9      	subs	r1, r1, r3
 800da6e:	0c23      	lsrs	r3, r4, #16
 800da70:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800da74:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800da78:	b289      	uxth	r1, r1
 800da7a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800da7e:	45c8      	cmp	r8, r9
 800da80:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800da84:	4696      	mov	lr, r2
 800da86:	f845 3b04 	str.w	r3, [r5], #4
 800da8a:	d8e8      	bhi.n	800da5e <__mdiff+0x5c>
 800da8c:	45be      	cmp	lr, r7
 800da8e:	d305      	bcc.n	800da9c <__mdiff+0x9a>
 800da90:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800da94:	b18b      	cbz	r3, 800daba <__mdiff+0xb8>
 800da96:	6106      	str	r6, [r0, #16]
 800da98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da9c:	f85e 1b04 	ldr.w	r1, [lr], #4
 800daa0:	fa1c f381 	uxtah	r3, ip, r1
 800daa4:	141a      	asrs	r2, r3, #16
 800daa6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800daaa:	b29b      	uxth	r3, r3
 800daac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dab0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dab4:	f845 3b04 	str.w	r3, [r5], #4
 800dab8:	e7e8      	b.n	800da8c <__mdiff+0x8a>
 800daba:	3e01      	subs	r6, #1
 800dabc:	e7e8      	b.n	800da90 <__mdiff+0x8e>

0800dabe <__d2b>:
 800dabe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dac2:	460e      	mov	r6, r1
 800dac4:	2101      	movs	r1, #1
 800dac6:	ec59 8b10 	vmov	r8, r9, d0
 800daca:	4615      	mov	r5, r2
 800dacc:	f7ff fd76 	bl	800d5bc <_Balloc>
 800dad0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800dad4:	4607      	mov	r7, r0
 800dad6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dada:	bb34      	cbnz	r4, 800db2a <__d2b+0x6c>
 800dadc:	9301      	str	r3, [sp, #4]
 800dade:	f1b8 0f00 	cmp.w	r8, #0
 800dae2:	d027      	beq.n	800db34 <__d2b+0x76>
 800dae4:	a802      	add	r0, sp, #8
 800dae6:	f840 8d08 	str.w	r8, [r0, #-8]!
 800daea:	f7ff fe0c 	bl	800d706 <__lo0bits>
 800daee:	9900      	ldr	r1, [sp, #0]
 800daf0:	b1f0      	cbz	r0, 800db30 <__d2b+0x72>
 800daf2:	9a01      	ldr	r2, [sp, #4]
 800daf4:	f1c0 0320 	rsb	r3, r0, #32
 800daf8:	fa02 f303 	lsl.w	r3, r2, r3
 800dafc:	430b      	orrs	r3, r1
 800dafe:	40c2      	lsrs	r2, r0
 800db00:	617b      	str	r3, [r7, #20]
 800db02:	9201      	str	r2, [sp, #4]
 800db04:	9b01      	ldr	r3, [sp, #4]
 800db06:	61bb      	str	r3, [r7, #24]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	bf14      	ite	ne
 800db0c:	2102      	movne	r1, #2
 800db0e:	2101      	moveq	r1, #1
 800db10:	6139      	str	r1, [r7, #16]
 800db12:	b1c4      	cbz	r4, 800db46 <__d2b+0x88>
 800db14:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800db18:	4404      	add	r4, r0
 800db1a:	6034      	str	r4, [r6, #0]
 800db1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db20:	6028      	str	r0, [r5, #0]
 800db22:	4638      	mov	r0, r7
 800db24:	b003      	add	sp, #12
 800db26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db2e:	e7d5      	b.n	800dadc <__d2b+0x1e>
 800db30:	6179      	str	r1, [r7, #20]
 800db32:	e7e7      	b.n	800db04 <__d2b+0x46>
 800db34:	a801      	add	r0, sp, #4
 800db36:	f7ff fde6 	bl	800d706 <__lo0bits>
 800db3a:	9b01      	ldr	r3, [sp, #4]
 800db3c:	617b      	str	r3, [r7, #20]
 800db3e:	2101      	movs	r1, #1
 800db40:	6139      	str	r1, [r7, #16]
 800db42:	3020      	adds	r0, #32
 800db44:	e7e5      	b.n	800db12 <__d2b+0x54>
 800db46:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800db4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db4e:	6030      	str	r0, [r6, #0]
 800db50:	6918      	ldr	r0, [r3, #16]
 800db52:	f7ff fdb9 	bl	800d6c8 <__hi0bits>
 800db56:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800db5a:	e7e1      	b.n	800db20 <__d2b+0x62>

0800db5c <_calloc_r>:
 800db5c:	b538      	push	{r3, r4, r5, lr}
 800db5e:	fb02 f401 	mul.w	r4, r2, r1
 800db62:	4621      	mov	r1, r4
 800db64:	f7fe f9b2 	bl	800becc <_malloc_r>
 800db68:	4605      	mov	r5, r0
 800db6a:	b118      	cbz	r0, 800db74 <_calloc_r+0x18>
 800db6c:	4622      	mov	r2, r4
 800db6e:	2100      	movs	r1, #0
 800db70:	f7fe f955 	bl	800be1e <memset>
 800db74:	4628      	mov	r0, r5
 800db76:	bd38      	pop	{r3, r4, r5, pc}

0800db78 <__ssputs_r>:
 800db78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db7c:	688e      	ldr	r6, [r1, #8]
 800db7e:	429e      	cmp	r6, r3
 800db80:	4682      	mov	sl, r0
 800db82:	460c      	mov	r4, r1
 800db84:	4691      	mov	r9, r2
 800db86:	4698      	mov	r8, r3
 800db88:	d835      	bhi.n	800dbf6 <__ssputs_r+0x7e>
 800db8a:	898a      	ldrh	r2, [r1, #12]
 800db8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800db90:	d031      	beq.n	800dbf6 <__ssputs_r+0x7e>
 800db92:	6825      	ldr	r5, [r4, #0]
 800db94:	6909      	ldr	r1, [r1, #16]
 800db96:	1a6f      	subs	r7, r5, r1
 800db98:	6965      	ldr	r5, [r4, #20]
 800db9a:	2302      	movs	r3, #2
 800db9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dba0:	fb95 f5f3 	sdiv	r5, r5, r3
 800dba4:	f108 0301 	add.w	r3, r8, #1
 800dba8:	443b      	add	r3, r7
 800dbaa:	429d      	cmp	r5, r3
 800dbac:	bf38      	it	cc
 800dbae:	461d      	movcc	r5, r3
 800dbb0:	0553      	lsls	r3, r2, #21
 800dbb2:	d531      	bpl.n	800dc18 <__ssputs_r+0xa0>
 800dbb4:	4629      	mov	r1, r5
 800dbb6:	f7fe f989 	bl	800becc <_malloc_r>
 800dbba:	4606      	mov	r6, r0
 800dbbc:	b950      	cbnz	r0, 800dbd4 <__ssputs_r+0x5c>
 800dbbe:	230c      	movs	r3, #12
 800dbc0:	f8ca 3000 	str.w	r3, [sl]
 800dbc4:	89a3      	ldrh	r3, [r4, #12]
 800dbc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbca:	81a3      	strh	r3, [r4, #12]
 800dbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbd4:	463a      	mov	r2, r7
 800dbd6:	6921      	ldr	r1, [r4, #16]
 800dbd8:	f7fe f916 	bl	800be08 <memcpy>
 800dbdc:	89a3      	ldrh	r3, [r4, #12]
 800dbde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dbe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbe6:	81a3      	strh	r3, [r4, #12]
 800dbe8:	6126      	str	r6, [r4, #16]
 800dbea:	6165      	str	r5, [r4, #20]
 800dbec:	443e      	add	r6, r7
 800dbee:	1bed      	subs	r5, r5, r7
 800dbf0:	6026      	str	r6, [r4, #0]
 800dbf2:	60a5      	str	r5, [r4, #8]
 800dbf4:	4646      	mov	r6, r8
 800dbf6:	4546      	cmp	r6, r8
 800dbf8:	bf28      	it	cs
 800dbfa:	4646      	movcs	r6, r8
 800dbfc:	4632      	mov	r2, r6
 800dbfe:	4649      	mov	r1, r9
 800dc00:	6820      	ldr	r0, [r4, #0]
 800dc02:	f000 f909 	bl	800de18 <memmove>
 800dc06:	68a3      	ldr	r3, [r4, #8]
 800dc08:	1b9b      	subs	r3, r3, r6
 800dc0a:	60a3      	str	r3, [r4, #8]
 800dc0c:	6823      	ldr	r3, [r4, #0]
 800dc0e:	441e      	add	r6, r3
 800dc10:	6026      	str	r6, [r4, #0]
 800dc12:	2000      	movs	r0, #0
 800dc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc18:	462a      	mov	r2, r5
 800dc1a:	f000 f917 	bl	800de4c <_realloc_r>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	2800      	cmp	r0, #0
 800dc22:	d1e1      	bne.n	800dbe8 <__ssputs_r+0x70>
 800dc24:	6921      	ldr	r1, [r4, #16]
 800dc26:	4650      	mov	r0, sl
 800dc28:	f7fe f902 	bl	800be30 <_free_r>
 800dc2c:	e7c7      	b.n	800dbbe <__ssputs_r+0x46>
	...

0800dc30 <_svfiprintf_r>:
 800dc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc34:	b09d      	sub	sp, #116	; 0x74
 800dc36:	4680      	mov	r8, r0
 800dc38:	9303      	str	r3, [sp, #12]
 800dc3a:	898b      	ldrh	r3, [r1, #12]
 800dc3c:	061c      	lsls	r4, r3, #24
 800dc3e:	460d      	mov	r5, r1
 800dc40:	4616      	mov	r6, r2
 800dc42:	d50f      	bpl.n	800dc64 <_svfiprintf_r+0x34>
 800dc44:	690b      	ldr	r3, [r1, #16]
 800dc46:	b96b      	cbnz	r3, 800dc64 <_svfiprintf_r+0x34>
 800dc48:	2140      	movs	r1, #64	; 0x40
 800dc4a:	f7fe f93f 	bl	800becc <_malloc_r>
 800dc4e:	6028      	str	r0, [r5, #0]
 800dc50:	6128      	str	r0, [r5, #16]
 800dc52:	b928      	cbnz	r0, 800dc60 <_svfiprintf_r+0x30>
 800dc54:	230c      	movs	r3, #12
 800dc56:	f8c8 3000 	str.w	r3, [r8]
 800dc5a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc5e:	e0c5      	b.n	800ddec <_svfiprintf_r+0x1bc>
 800dc60:	2340      	movs	r3, #64	; 0x40
 800dc62:	616b      	str	r3, [r5, #20]
 800dc64:	2300      	movs	r3, #0
 800dc66:	9309      	str	r3, [sp, #36]	; 0x24
 800dc68:	2320      	movs	r3, #32
 800dc6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dc6e:	2330      	movs	r3, #48	; 0x30
 800dc70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dc74:	f04f 0b01 	mov.w	fp, #1
 800dc78:	4637      	mov	r7, r6
 800dc7a:	463c      	mov	r4, r7
 800dc7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d13c      	bne.n	800dcfe <_svfiprintf_r+0xce>
 800dc84:	ebb7 0a06 	subs.w	sl, r7, r6
 800dc88:	d00b      	beq.n	800dca2 <_svfiprintf_r+0x72>
 800dc8a:	4653      	mov	r3, sl
 800dc8c:	4632      	mov	r2, r6
 800dc8e:	4629      	mov	r1, r5
 800dc90:	4640      	mov	r0, r8
 800dc92:	f7ff ff71 	bl	800db78 <__ssputs_r>
 800dc96:	3001      	adds	r0, #1
 800dc98:	f000 80a3 	beq.w	800dde2 <_svfiprintf_r+0x1b2>
 800dc9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc9e:	4453      	add	r3, sl
 800dca0:	9309      	str	r3, [sp, #36]	; 0x24
 800dca2:	783b      	ldrb	r3, [r7, #0]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	f000 809c 	beq.w	800dde2 <_svfiprintf_r+0x1b2>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb0:	9304      	str	r3, [sp, #16]
 800dcb2:	9307      	str	r3, [sp, #28]
 800dcb4:	9205      	str	r2, [sp, #20]
 800dcb6:	9306      	str	r3, [sp, #24]
 800dcb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dcbc:	931a      	str	r3, [sp, #104]	; 0x68
 800dcbe:	2205      	movs	r2, #5
 800dcc0:	7821      	ldrb	r1, [r4, #0]
 800dcc2:	4850      	ldr	r0, [pc, #320]	; (800de04 <_svfiprintf_r+0x1d4>)
 800dcc4:	f7f2 fa9c 	bl	8000200 <memchr>
 800dcc8:	1c67      	adds	r7, r4, #1
 800dcca:	9b04      	ldr	r3, [sp, #16]
 800dccc:	b9d8      	cbnz	r0, 800dd06 <_svfiprintf_r+0xd6>
 800dcce:	06d9      	lsls	r1, r3, #27
 800dcd0:	bf44      	itt	mi
 800dcd2:	2220      	movmi	r2, #32
 800dcd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dcd8:	071a      	lsls	r2, r3, #28
 800dcda:	bf44      	itt	mi
 800dcdc:	222b      	movmi	r2, #43	; 0x2b
 800dcde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800dce2:	7822      	ldrb	r2, [r4, #0]
 800dce4:	2a2a      	cmp	r2, #42	; 0x2a
 800dce6:	d016      	beq.n	800dd16 <_svfiprintf_r+0xe6>
 800dce8:	9a07      	ldr	r2, [sp, #28]
 800dcea:	2100      	movs	r1, #0
 800dcec:	200a      	movs	r0, #10
 800dcee:	4627      	mov	r7, r4
 800dcf0:	3401      	adds	r4, #1
 800dcf2:	783b      	ldrb	r3, [r7, #0]
 800dcf4:	3b30      	subs	r3, #48	; 0x30
 800dcf6:	2b09      	cmp	r3, #9
 800dcf8:	d951      	bls.n	800dd9e <_svfiprintf_r+0x16e>
 800dcfa:	b1c9      	cbz	r1, 800dd30 <_svfiprintf_r+0x100>
 800dcfc:	e011      	b.n	800dd22 <_svfiprintf_r+0xf2>
 800dcfe:	2b25      	cmp	r3, #37	; 0x25
 800dd00:	d0c0      	beq.n	800dc84 <_svfiprintf_r+0x54>
 800dd02:	4627      	mov	r7, r4
 800dd04:	e7b9      	b.n	800dc7a <_svfiprintf_r+0x4a>
 800dd06:	4a3f      	ldr	r2, [pc, #252]	; (800de04 <_svfiprintf_r+0x1d4>)
 800dd08:	1a80      	subs	r0, r0, r2
 800dd0a:	fa0b f000 	lsl.w	r0, fp, r0
 800dd0e:	4318      	orrs	r0, r3
 800dd10:	9004      	str	r0, [sp, #16]
 800dd12:	463c      	mov	r4, r7
 800dd14:	e7d3      	b.n	800dcbe <_svfiprintf_r+0x8e>
 800dd16:	9a03      	ldr	r2, [sp, #12]
 800dd18:	1d11      	adds	r1, r2, #4
 800dd1a:	6812      	ldr	r2, [r2, #0]
 800dd1c:	9103      	str	r1, [sp, #12]
 800dd1e:	2a00      	cmp	r2, #0
 800dd20:	db01      	blt.n	800dd26 <_svfiprintf_r+0xf6>
 800dd22:	9207      	str	r2, [sp, #28]
 800dd24:	e004      	b.n	800dd30 <_svfiprintf_r+0x100>
 800dd26:	4252      	negs	r2, r2
 800dd28:	f043 0302 	orr.w	r3, r3, #2
 800dd2c:	9207      	str	r2, [sp, #28]
 800dd2e:	9304      	str	r3, [sp, #16]
 800dd30:	783b      	ldrb	r3, [r7, #0]
 800dd32:	2b2e      	cmp	r3, #46	; 0x2e
 800dd34:	d10e      	bne.n	800dd54 <_svfiprintf_r+0x124>
 800dd36:	787b      	ldrb	r3, [r7, #1]
 800dd38:	2b2a      	cmp	r3, #42	; 0x2a
 800dd3a:	f107 0101 	add.w	r1, r7, #1
 800dd3e:	d132      	bne.n	800dda6 <_svfiprintf_r+0x176>
 800dd40:	9b03      	ldr	r3, [sp, #12]
 800dd42:	1d1a      	adds	r2, r3, #4
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	9203      	str	r2, [sp, #12]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	bfb8      	it	lt
 800dd4c:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd50:	3702      	adds	r7, #2
 800dd52:	9305      	str	r3, [sp, #20]
 800dd54:	4c2c      	ldr	r4, [pc, #176]	; (800de08 <_svfiprintf_r+0x1d8>)
 800dd56:	7839      	ldrb	r1, [r7, #0]
 800dd58:	2203      	movs	r2, #3
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	f7f2 fa50 	bl	8000200 <memchr>
 800dd60:	b138      	cbz	r0, 800dd72 <_svfiprintf_r+0x142>
 800dd62:	2340      	movs	r3, #64	; 0x40
 800dd64:	1b00      	subs	r0, r0, r4
 800dd66:	fa03 f000 	lsl.w	r0, r3, r0
 800dd6a:	9b04      	ldr	r3, [sp, #16]
 800dd6c:	4303      	orrs	r3, r0
 800dd6e:	9304      	str	r3, [sp, #16]
 800dd70:	3701      	adds	r7, #1
 800dd72:	7839      	ldrb	r1, [r7, #0]
 800dd74:	4825      	ldr	r0, [pc, #148]	; (800de0c <_svfiprintf_r+0x1dc>)
 800dd76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dd7a:	2206      	movs	r2, #6
 800dd7c:	1c7e      	adds	r6, r7, #1
 800dd7e:	f7f2 fa3f 	bl	8000200 <memchr>
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d035      	beq.n	800ddf2 <_svfiprintf_r+0x1c2>
 800dd86:	4b22      	ldr	r3, [pc, #136]	; (800de10 <_svfiprintf_r+0x1e0>)
 800dd88:	b9fb      	cbnz	r3, 800ddca <_svfiprintf_r+0x19a>
 800dd8a:	9b03      	ldr	r3, [sp, #12]
 800dd8c:	3307      	adds	r3, #7
 800dd8e:	f023 0307 	bic.w	r3, r3, #7
 800dd92:	3308      	adds	r3, #8
 800dd94:	9303      	str	r3, [sp, #12]
 800dd96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd98:	444b      	add	r3, r9
 800dd9a:	9309      	str	r3, [sp, #36]	; 0x24
 800dd9c:	e76c      	b.n	800dc78 <_svfiprintf_r+0x48>
 800dd9e:	fb00 3202 	mla	r2, r0, r2, r3
 800dda2:	2101      	movs	r1, #1
 800dda4:	e7a3      	b.n	800dcee <_svfiprintf_r+0xbe>
 800dda6:	2300      	movs	r3, #0
 800dda8:	9305      	str	r3, [sp, #20]
 800ddaa:	4618      	mov	r0, r3
 800ddac:	240a      	movs	r4, #10
 800ddae:	460f      	mov	r7, r1
 800ddb0:	3101      	adds	r1, #1
 800ddb2:	783a      	ldrb	r2, [r7, #0]
 800ddb4:	3a30      	subs	r2, #48	; 0x30
 800ddb6:	2a09      	cmp	r2, #9
 800ddb8:	d903      	bls.n	800ddc2 <_svfiprintf_r+0x192>
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d0ca      	beq.n	800dd54 <_svfiprintf_r+0x124>
 800ddbe:	9005      	str	r0, [sp, #20]
 800ddc0:	e7c8      	b.n	800dd54 <_svfiprintf_r+0x124>
 800ddc2:	fb04 2000 	mla	r0, r4, r0, r2
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	e7f1      	b.n	800ddae <_svfiprintf_r+0x17e>
 800ddca:	ab03      	add	r3, sp, #12
 800ddcc:	9300      	str	r3, [sp, #0]
 800ddce:	462a      	mov	r2, r5
 800ddd0:	4b10      	ldr	r3, [pc, #64]	; (800de14 <_svfiprintf_r+0x1e4>)
 800ddd2:	a904      	add	r1, sp, #16
 800ddd4:	4640      	mov	r0, r8
 800ddd6:	f7fe f96d 	bl	800c0b4 <_printf_float>
 800ddda:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ddde:	4681      	mov	r9, r0
 800dde0:	d1d9      	bne.n	800dd96 <_svfiprintf_r+0x166>
 800dde2:	89ab      	ldrh	r3, [r5, #12]
 800dde4:	065b      	lsls	r3, r3, #25
 800dde6:	f53f af38 	bmi.w	800dc5a <_svfiprintf_r+0x2a>
 800ddea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ddec:	b01d      	add	sp, #116	; 0x74
 800ddee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddf2:	ab03      	add	r3, sp, #12
 800ddf4:	9300      	str	r3, [sp, #0]
 800ddf6:	462a      	mov	r2, r5
 800ddf8:	4b06      	ldr	r3, [pc, #24]	; (800de14 <_svfiprintf_r+0x1e4>)
 800ddfa:	a904      	add	r1, sp, #16
 800ddfc:	4640      	mov	r0, r8
 800ddfe:	f7fe fc0f 	bl	800c620 <_printf_i>
 800de02:	e7ea      	b.n	800ddda <_svfiprintf_r+0x1aa>
 800de04:	0800ffa4 	.word	0x0800ffa4
 800de08:	0800ffaa 	.word	0x0800ffaa
 800de0c:	0800ffae 	.word	0x0800ffae
 800de10:	0800c0b5 	.word	0x0800c0b5
 800de14:	0800db79 	.word	0x0800db79

0800de18 <memmove>:
 800de18:	4288      	cmp	r0, r1
 800de1a:	b510      	push	{r4, lr}
 800de1c:	eb01 0302 	add.w	r3, r1, r2
 800de20:	d803      	bhi.n	800de2a <memmove+0x12>
 800de22:	1e42      	subs	r2, r0, #1
 800de24:	4299      	cmp	r1, r3
 800de26:	d10c      	bne.n	800de42 <memmove+0x2a>
 800de28:	bd10      	pop	{r4, pc}
 800de2a:	4298      	cmp	r0, r3
 800de2c:	d2f9      	bcs.n	800de22 <memmove+0xa>
 800de2e:	1881      	adds	r1, r0, r2
 800de30:	1ad2      	subs	r2, r2, r3
 800de32:	42d3      	cmn	r3, r2
 800de34:	d100      	bne.n	800de38 <memmove+0x20>
 800de36:	bd10      	pop	{r4, pc}
 800de38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800de40:	e7f7      	b.n	800de32 <memmove+0x1a>
 800de42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de46:	f802 4f01 	strb.w	r4, [r2, #1]!
 800de4a:	e7eb      	b.n	800de24 <memmove+0xc>

0800de4c <_realloc_r>:
 800de4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de4e:	4607      	mov	r7, r0
 800de50:	4614      	mov	r4, r2
 800de52:	460e      	mov	r6, r1
 800de54:	b921      	cbnz	r1, 800de60 <_realloc_r+0x14>
 800de56:	4611      	mov	r1, r2
 800de58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800de5c:	f7fe b836 	b.w	800becc <_malloc_r>
 800de60:	b922      	cbnz	r2, 800de6c <_realloc_r+0x20>
 800de62:	f7fd ffe5 	bl	800be30 <_free_r>
 800de66:	4625      	mov	r5, r4
 800de68:	4628      	mov	r0, r5
 800de6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de6c:	f000 f814 	bl	800de98 <_malloc_usable_size_r>
 800de70:	4284      	cmp	r4, r0
 800de72:	d90f      	bls.n	800de94 <_realloc_r+0x48>
 800de74:	4621      	mov	r1, r4
 800de76:	4638      	mov	r0, r7
 800de78:	f7fe f828 	bl	800becc <_malloc_r>
 800de7c:	4605      	mov	r5, r0
 800de7e:	2800      	cmp	r0, #0
 800de80:	d0f2      	beq.n	800de68 <_realloc_r+0x1c>
 800de82:	4631      	mov	r1, r6
 800de84:	4622      	mov	r2, r4
 800de86:	f7fd ffbf 	bl	800be08 <memcpy>
 800de8a:	4631      	mov	r1, r6
 800de8c:	4638      	mov	r0, r7
 800de8e:	f7fd ffcf 	bl	800be30 <_free_r>
 800de92:	e7e9      	b.n	800de68 <_realloc_r+0x1c>
 800de94:	4635      	mov	r5, r6
 800de96:	e7e7      	b.n	800de68 <_realloc_r+0x1c>

0800de98 <_malloc_usable_size_r>:
 800de98:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800de9c:	2800      	cmp	r0, #0
 800de9e:	f1a0 0004 	sub.w	r0, r0, #4
 800dea2:	bfbc      	itt	lt
 800dea4:	580b      	ldrlt	r3, [r1, r0]
 800dea6:	18c0      	addlt	r0, r0, r3
 800dea8:	4770      	bx	lr
	...

0800deac <asin>:
 800deac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800deae:	ed2d 8b02 	vpush	{d8}
 800deb2:	4e26      	ldr	r6, [pc, #152]	; (800df4c <asin+0xa0>)
 800deb4:	b08b      	sub	sp, #44	; 0x2c
 800deb6:	ec55 4b10 	vmov	r4, r5, d0
 800deba:	f000 f9c9 	bl	800e250 <__ieee754_asin>
 800debe:	f996 3000 	ldrsb.w	r3, [r6]
 800dec2:	eeb0 8a40 	vmov.f32	s16, s0
 800dec6:	eef0 8a60 	vmov.f32	s17, s1
 800deca:	3301      	adds	r3, #1
 800decc:	d036      	beq.n	800df3c <asin+0x90>
 800dece:	4622      	mov	r2, r4
 800ded0:	462b      	mov	r3, r5
 800ded2:	4620      	mov	r0, r4
 800ded4:	4629      	mov	r1, r5
 800ded6:	f7f2 fe35 	bl	8000b44 <__aeabi_dcmpun>
 800deda:	4607      	mov	r7, r0
 800dedc:	bb70      	cbnz	r0, 800df3c <asin+0x90>
 800dede:	ec45 4b10 	vmov	d0, r4, r5
 800dee2:	f001 fc09 	bl	800f6f8 <fabs>
 800dee6:	2200      	movs	r2, #0
 800dee8:	4b19      	ldr	r3, [pc, #100]	; (800df50 <asin+0xa4>)
 800deea:	ec51 0b10 	vmov	r0, r1, d0
 800deee:	f7f2 fe1f 	bl	8000b30 <__aeabi_dcmpgt>
 800def2:	b318      	cbz	r0, 800df3c <asin+0x90>
 800def4:	2301      	movs	r3, #1
 800def6:	9300      	str	r3, [sp, #0]
 800def8:	4816      	ldr	r0, [pc, #88]	; (800df54 <asin+0xa8>)
 800defa:	4b17      	ldr	r3, [pc, #92]	; (800df58 <asin+0xac>)
 800defc:	9301      	str	r3, [sp, #4]
 800defe:	9708      	str	r7, [sp, #32]
 800df00:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800df04:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800df08:	f001 fc0a 	bl	800f720 <nan>
 800df0c:	f996 3000 	ldrsb.w	r3, [r6]
 800df10:	2b02      	cmp	r3, #2
 800df12:	ed8d 0b06 	vstr	d0, [sp, #24]
 800df16:	d104      	bne.n	800df22 <asin+0x76>
 800df18:	f001 fd1a 	bl	800f950 <__errno>
 800df1c:	2321      	movs	r3, #33	; 0x21
 800df1e:	6003      	str	r3, [r0, #0]
 800df20:	e004      	b.n	800df2c <asin+0x80>
 800df22:	4668      	mov	r0, sp
 800df24:	f001 fbf7 	bl	800f716 <matherr>
 800df28:	2800      	cmp	r0, #0
 800df2a:	d0f5      	beq.n	800df18 <asin+0x6c>
 800df2c:	9b08      	ldr	r3, [sp, #32]
 800df2e:	b11b      	cbz	r3, 800df38 <asin+0x8c>
 800df30:	f001 fd0e 	bl	800f950 <__errno>
 800df34:	9b08      	ldr	r3, [sp, #32]
 800df36:	6003      	str	r3, [r0, #0]
 800df38:	ed9d 8b06 	vldr	d8, [sp, #24]
 800df3c:	eeb0 0a48 	vmov.f32	s0, s16
 800df40:	eef0 0a68 	vmov.f32	s1, s17
 800df44:	b00b      	add	sp, #44	; 0x2c
 800df46:	ecbd 8b02 	vpop	{d8}
 800df4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df4c:	2000033c 	.word	0x2000033c
 800df50:	3ff00000 	.word	0x3ff00000
 800df54:	0800fb70 	.word	0x0800fb70
 800df58:	0800ffb5 	.word	0x0800ffb5

0800df5c <atan2>:
 800df5c:	f000 bb84 	b.w	800e668 <__ieee754_atan2>

0800df60 <pow>:
 800df60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df64:	ed2d 8b04 	vpush	{d8-d9}
 800df68:	b08d      	sub	sp, #52	; 0x34
 800df6a:	ec57 6b10 	vmov	r6, r7, d0
 800df6e:	ec55 4b11 	vmov	r4, r5, d1
 800df72:	f000 fc55 	bl	800e820 <__ieee754_pow>
 800df76:	4bae      	ldr	r3, [pc, #696]	; (800e230 <pow+0x2d0>)
 800df78:	eeb0 8a40 	vmov.f32	s16, s0
 800df7c:	eef0 8a60 	vmov.f32	s17, s1
 800df80:	f993 9000 	ldrsb.w	r9, [r3]
 800df84:	f1b9 3fff 	cmp.w	r9, #4294967295
 800df88:	4698      	mov	r8, r3
 800df8a:	d05f      	beq.n	800e04c <pow+0xec>
 800df8c:	4622      	mov	r2, r4
 800df8e:	462b      	mov	r3, r5
 800df90:	4620      	mov	r0, r4
 800df92:	4629      	mov	r1, r5
 800df94:	f7f2 fdd6 	bl	8000b44 <__aeabi_dcmpun>
 800df98:	4683      	mov	fp, r0
 800df9a:	2800      	cmp	r0, #0
 800df9c:	d156      	bne.n	800e04c <pow+0xec>
 800df9e:	4632      	mov	r2, r6
 800dfa0:	463b      	mov	r3, r7
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	4639      	mov	r1, r7
 800dfa6:	f7f2 fdcd 	bl	8000b44 <__aeabi_dcmpun>
 800dfaa:	9001      	str	r0, [sp, #4]
 800dfac:	b1e8      	cbz	r0, 800dfea <pow+0x8a>
 800dfae:	2200      	movs	r2, #0
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	4629      	mov	r1, r5
 800dfb6:	f7f2 fd93 	bl	8000ae0 <__aeabi_dcmpeq>
 800dfba:	2800      	cmp	r0, #0
 800dfbc:	d046      	beq.n	800e04c <pow+0xec>
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	9302      	str	r3, [sp, #8]
 800dfc2:	4b9c      	ldr	r3, [pc, #624]	; (800e234 <pow+0x2d4>)
 800dfc4:	9303      	str	r3, [sp, #12]
 800dfc6:	4b9c      	ldr	r3, [pc, #624]	; (800e238 <pow+0x2d8>)
 800dfc8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800dfcc:	2200      	movs	r2, #0
 800dfce:	f1b9 0f02 	cmp.w	r9, #2
 800dfd2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800dfd6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800dfda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dfde:	d033      	beq.n	800e048 <pow+0xe8>
 800dfe0:	a802      	add	r0, sp, #8
 800dfe2:	f001 fb98 	bl	800f716 <matherr>
 800dfe6:	bb48      	cbnz	r0, 800e03c <pow+0xdc>
 800dfe8:	e05e      	b.n	800e0a8 <pow+0x148>
 800dfea:	f04f 0a00 	mov.w	sl, #0
 800dfee:	f04f 0b00 	mov.w	fp, #0
 800dff2:	4652      	mov	r2, sl
 800dff4:	465b      	mov	r3, fp
 800dff6:	4630      	mov	r0, r6
 800dff8:	4639      	mov	r1, r7
 800dffa:	f7f2 fd71 	bl	8000ae0 <__aeabi_dcmpeq>
 800dffe:	ec4b ab19 	vmov	d9, sl, fp
 800e002:	2800      	cmp	r0, #0
 800e004:	d055      	beq.n	800e0b2 <pow+0x152>
 800e006:	4652      	mov	r2, sl
 800e008:	465b      	mov	r3, fp
 800e00a:	4620      	mov	r0, r4
 800e00c:	4629      	mov	r1, r5
 800e00e:	f7f2 fd67 	bl	8000ae0 <__aeabi_dcmpeq>
 800e012:	4680      	mov	r8, r0
 800e014:	b318      	cbz	r0, 800e05e <pow+0xfe>
 800e016:	2301      	movs	r3, #1
 800e018:	9302      	str	r3, [sp, #8]
 800e01a:	4b86      	ldr	r3, [pc, #536]	; (800e234 <pow+0x2d4>)
 800e01c:	9303      	str	r3, [sp, #12]
 800e01e:	9b01      	ldr	r3, [sp, #4]
 800e020:	930a      	str	r3, [sp, #40]	; 0x28
 800e022:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e026:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e02a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800e02e:	f1b9 0f00 	cmp.w	r9, #0
 800e032:	d0d5      	beq.n	800dfe0 <pow+0x80>
 800e034:	4b80      	ldr	r3, [pc, #512]	; (800e238 <pow+0x2d8>)
 800e036:	2200      	movs	r2, #0
 800e038:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e03c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e03e:	b11b      	cbz	r3, 800e048 <pow+0xe8>
 800e040:	f001 fc86 	bl	800f950 <__errno>
 800e044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e046:	6003      	str	r3, [r0, #0]
 800e048:	ed9d 8b08 	vldr	d8, [sp, #32]
 800e04c:	eeb0 0a48 	vmov.f32	s0, s16
 800e050:	eef0 0a68 	vmov.f32	s1, s17
 800e054:	b00d      	add	sp, #52	; 0x34
 800e056:	ecbd 8b04 	vpop	{d8-d9}
 800e05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e05e:	ec45 4b10 	vmov	d0, r4, r5
 800e062:	f001 fb50 	bl	800f706 <finite>
 800e066:	2800      	cmp	r0, #0
 800e068:	d0f0      	beq.n	800e04c <pow+0xec>
 800e06a:	4652      	mov	r2, sl
 800e06c:	465b      	mov	r3, fp
 800e06e:	4620      	mov	r0, r4
 800e070:	4629      	mov	r1, r5
 800e072:	f7f2 fd3f 	bl	8000af4 <__aeabi_dcmplt>
 800e076:	2800      	cmp	r0, #0
 800e078:	d0e8      	beq.n	800e04c <pow+0xec>
 800e07a:	2301      	movs	r3, #1
 800e07c:	9302      	str	r3, [sp, #8]
 800e07e:	4b6d      	ldr	r3, [pc, #436]	; (800e234 <pow+0x2d4>)
 800e080:	9303      	str	r3, [sp, #12]
 800e082:	4b6b      	ldr	r3, [pc, #428]	; (800e230 <pow+0x2d0>)
 800e084:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800e088:	f993 3000 	ldrsb.w	r3, [r3]
 800e08c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e090:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e094:	b913      	cbnz	r3, 800e09c <pow+0x13c>
 800e096:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800e09a:	e7a1      	b.n	800dfe0 <pow+0x80>
 800e09c:	4967      	ldr	r1, [pc, #412]	; (800e23c <pow+0x2dc>)
 800e09e:	2000      	movs	r0, #0
 800e0a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e0a4:	2b02      	cmp	r3, #2
 800e0a6:	d19b      	bne.n	800dfe0 <pow+0x80>
 800e0a8:	f001 fc52 	bl	800f950 <__errno>
 800e0ac:	2321      	movs	r3, #33	; 0x21
 800e0ae:	6003      	str	r3, [r0, #0]
 800e0b0:	e7c4      	b.n	800e03c <pow+0xdc>
 800e0b2:	eeb0 0a48 	vmov.f32	s0, s16
 800e0b6:	eef0 0a68 	vmov.f32	s1, s17
 800e0ba:	f001 fb24 	bl	800f706 <finite>
 800e0be:	9001      	str	r0, [sp, #4]
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	f040 808a 	bne.w	800e1da <pow+0x27a>
 800e0c6:	ec47 6b10 	vmov	d0, r6, r7
 800e0ca:	f001 fb1c 	bl	800f706 <finite>
 800e0ce:	2800      	cmp	r0, #0
 800e0d0:	f000 8083 	beq.w	800e1da <pow+0x27a>
 800e0d4:	ec45 4b10 	vmov	d0, r4, r5
 800e0d8:	f001 fb15 	bl	800f706 <finite>
 800e0dc:	2800      	cmp	r0, #0
 800e0de:	d07c      	beq.n	800e1da <pow+0x27a>
 800e0e0:	ec53 2b18 	vmov	r2, r3, d8
 800e0e4:	ee18 0a10 	vmov	r0, s16
 800e0e8:	4619      	mov	r1, r3
 800e0ea:	f7f2 fd2b 	bl	8000b44 <__aeabi_dcmpun>
 800e0ee:	f998 9000 	ldrsb.w	r9, [r8]
 800e0f2:	4b50      	ldr	r3, [pc, #320]	; (800e234 <pow+0x2d4>)
 800e0f4:	b1b0      	cbz	r0, 800e124 <pow+0x1c4>
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	9303      	str	r3, [sp, #12]
 800e0fa:	9b01      	ldr	r3, [sp, #4]
 800e0fc:	9202      	str	r2, [sp, #8]
 800e0fe:	930a      	str	r3, [sp, #40]	; 0x28
 800e100:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e104:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e108:	f1b9 0f00 	cmp.w	r9, #0
 800e10c:	d0c3      	beq.n	800e096 <pow+0x136>
 800e10e:	4652      	mov	r2, sl
 800e110:	465b      	mov	r3, fp
 800e112:	4650      	mov	r0, sl
 800e114:	4659      	mov	r1, fp
 800e116:	f7f2 fba5 	bl	8000864 <__aeabi_ddiv>
 800e11a:	f1b9 0f02 	cmp.w	r9, #2
 800e11e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e122:	e7c0      	b.n	800e0a6 <pow+0x146>
 800e124:	2203      	movs	r2, #3
 800e126:	9202      	str	r2, [sp, #8]
 800e128:	9303      	str	r3, [sp, #12]
 800e12a:	900a      	str	r0, [sp, #40]	; 0x28
 800e12c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e130:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e134:	f1b9 0f00 	cmp.w	r9, #0
 800e138:	d12c      	bne.n	800e194 <pow+0x234>
 800e13a:	4b41      	ldr	r3, [pc, #260]	; (800e240 <pow+0x2e0>)
 800e13c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e140:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e144:	4630      	mov	r0, r6
 800e146:	4652      	mov	r2, sl
 800e148:	465b      	mov	r3, fp
 800e14a:	4639      	mov	r1, r7
 800e14c:	f7f2 fcd2 	bl	8000af4 <__aeabi_dcmplt>
 800e150:	2800      	cmp	r0, #0
 800e152:	d066      	beq.n	800e222 <pow+0x2c2>
 800e154:	2200      	movs	r2, #0
 800e156:	4b3b      	ldr	r3, [pc, #236]	; (800e244 <pow+0x2e4>)
 800e158:	4620      	mov	r0, r4
 800e15a:	4629      	mov	r1, r5
 800e15c:	f7f2 fa58 	bl	8000610 <__aeabi_dmul>
 800e160:	4604      	mov	r4, r0
 800e162:	460d      	mov	r5, r1
 800e164:	ec45 4b10 	vmov	d0, r4, r5
 800e168:	f001 fae2 	bl	800f730 <rint>
 800e16c:	4620      	mov	r0, r4
 800e16e:	ec53 2b10 	vmov	r2, r3, d0
 800e172:	4629      	mov	r1, r5
 800e174:	f7f2 fcb4 	bl	8000ae0 <__aeabi_dcmpeq>
 800e178:	b920      	cbnz	r0, 800e184 <pow+0x224>
 800e17a:	4b33      	ldr	r3, [pc, #204]	; (800e248 <pow+0x2e8>)
 800e17c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e180:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e184:	f998 3000 	ldrsb.w	r3, [r8]
 800e188:	2b02      	cmp	r3, #2
 800e18a:	d14a      	bne.n	800e222 <pow+0x2c2>
 800e18c:	f001 fbe0 	bl	800f950 <__errno>
 800e190:	2322      	movs	r3, #34	; 0x22
 800e192:	e78c      	b.n	800e0ae <pow+0x14e>
 800e194:	4b2d      	ldr	r3, [pc, #180]	; (800e24c <pow+0x2ec>)
 800e196:	2200      	movs	r2, #0
 800e198:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e19c:	4630      	mov	r0, r6
 800e19e:	4652      	mov	r2, sl
 800e1a0:	465b      	mov	r3, fp
 800e1a2:	4639      	mov	r1, r7
 800e1a4:	f7f2 fca6 	bl	8000af4 <__aeabi_dcmplt>
 800e1a8:	2800      	cmp	r0, #0
 800e1aa:	d0eb      	beq.n	800e184 <pow+0x224>
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	4b25      	ldr	r3, [pc, #148]	; (800e244 <pow+0x2e4>)
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	4629      	mov	r1, r5
 800e1b4:	f7f2 fa2c 	bl	8000610 <__aeabi_dmul>
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	460d      	mov	r5, r1
 800e1bc:	ec45 4b10 	vmov	d0, r4, r5
 800e1c0:	f001 fab6 	bl	800f730 <rint>
 800e1c4:	4620      	mov	r0, r4
 800e1c6:	ec53 2b10 	vmov	r2, r3, d0
 800e1ca:	4629      	mov	r1, r5
 800e1cc:	f7f2 fc88 	bl	8000ae0 <__aeabi_dcmpeq>
 800e1d0:	2800      	cmp	r0, #0
 800e1d2:	d1d7      	bne.n	800e184 <pow+0x224>
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	4b19      	ldr	r3, [pc, #100]	; (800e23c <pow+0x2dc>)
 800e1d8:	e7d2      	b.n	800e180 <pow+0x220>
 800e1da:	2200      	movs	r2, #0
 800e1dc:	2300      	movs	r3, #0
 800e1de:	ec51 0b18 	vmov	r0, r1, d8
 800e1e2:	f7f2 fc7d 	bl	8000ae0 <__aeabi_dcmpeq>
 800e1e6:	2800      	cmp	r0, #0
 800e1e8:	f43f af30 	beq.w	800e04c <pow+0xec>
 800e1ec:	ec47 6b10 	vmov	d0, r6, r7
 800e1f0:	f001 fa89 	bl	800f706 <finite>
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	f43f af29 	beq.w	800e04c <pow+0xec>
 800e1fa:	ec45 4b10 	vmov	d0, r4, r5
 800e1fe:	f001 fa82 	bl	800f706 <finite>
 800e202:	2800      	cmp	r0, #0
 800e204:	f43f af22 	beq.w	800e04c <pow+0xec>
 800e208:	2304      	movs	r3, #4
 800e20a:	9302      	str	r3, [sp, #8]
 800e20c:	4b09      	ldr	r3, [pc, #36]	; (800e234 <pow+0x2d4>)
 800e20e:	9303      	str	r3, [sp, #12]
 800e210:	2300      	movs	r3, #0
 800e212:	930a      	str	r3, [sp, #40]	; 0x28
 800e214:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800e218:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e21c:	ed8d 9b08 	vstr	d9, [sp, #32]
 800e220:	e7b0      	b.n	800e184 <pow+0x224>
 800e222:	a802      	add	r0, sp, #8
 800e224:	f001 fa77 	bl	800f716 <matherr>
 800e228:	2800      	cmp	r0, #0
 800e22a:	f47f af07 	bne.w	800e03c <pow+0xdc>
 800e22e:	e7ad      	b.n	800e18c <pow+0x22c>
 800e230:	2000033c 	.word	0x2000033c
 800e234:	0800ffba 	.word	0x0800ffba
 800e238:	3ff00000 	.word	0x3ff00000
 800e23c:	fff00000 	.word	0xfff00000
 800e240:	47efffff 	.word	0x47efffff
 800e244:	3fe00000 	.word	0x3fe00000
 800e248:	c7efffff 	.word	0xc7efffff
 800e24c:	7ff00000 	.word	0x7ff00000

0800e250 <__ieee754_asin>:
 800e250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e254:	ec55 4b10 	vmov	r4, r5, d0
 800e258:	4bcb      	ldr	r3, [pc, #812]	; (800e588 <__ieee754_asin+0x338>)
 800e25a:	b085      	sub	sp, #20
 800e25c:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 800e260:	459b      	cmp	fp, r3
 800e262:	9501      	str	r5, [sp, #4]
 800e264:	dd32      	ble.n	800e2cc <__ieee754_asin+0x7c>
 800e266:	ee10 3a10 	vmov	r3, s0
 800e26a:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 800e26e:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 800e272:	ea5b 0303 	orrs.w	r3, fp, r3
 800e276:	d117      	bne.n	800e2a8 <__ieee754_asin+0x58>
 800e278:	a3a9      	add	r3, pc, #676	; (adr r3, 800e520 <__ieee754_asin+0x2d0>)
 800e27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27e:	ee10 0a10 	vmov	r0, s0
 800e282:	4629      	mov	r1, r5
 800e284:	f7f2 f9c4 	bl	8000610 <__aeabi_dmul>
 800e288:	a3a7      	add	r3, pc, #668	; (adr r3, 800e528 <__ieee754_asin+0x2d8>)
 800e28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28e:	4606      	mov	r6, r0
 800e290:	460f      	mov	r7, r1
 800e292:	4620      	mov	r0, r4
 800e294:	4629      	mov	r1, r5
 800e296:	f7f2 f9bb 	bl	8000610 <__aeabi_dmul>
 800e29a:	4602      	mov	r2, r0
 800e29c:	460b      	mov	r3, r1
 800e29e:	4630      	mov	r0, r6
 800e2a0:	4639      	mov	r1, r7
 800e2a2:	f7f2 f803 	bl	80002ac <__adddf3>
 800e2a6:	e00a      	b.n	800e2be <__ieee754_asin+0x6e>
 800e2a8:	ee10 2a10 	vmov	r2, s0
 800e2ac:	462b      	mov	r3, r5
 800e2ae:	4620      	mov	r0, r4
 800e2b0:	4629      	mov	r1, r5
 800e2b2:	f7f1 fff9 	bl	80002a8 <__aeabi_dsub>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	f7f2 fad3 	bl	8000864 <__aeabi_ddiv>
 800e2be:	4604      	mov	r4, r0
 800e2c0:	460d      	mov	r5, r1
 800e2c2:	ec45 4b10 	vmov	d0, r4, r5
 800e2c6:	b005      	add	sp, #20
 800e2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2cc:	4baf      	ldr	r3, [pc, #700]	; (800e58c <__ieee754_asin+0x33c>)
 800e2ce:	459b      	cmp	fp, r3
 800e2d0:	dc11      	bgt.n	800e2f6 <__ieee754_asin+0xa6>
 800e2d2:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 800e2d6:	f280 80b0 	bge.w	800e43a <__ieee754_asin+0x1ea>
 800e2da:	a395      	add	r3, pc, #596	; (adr r3, 800e530 <__ieee754_asin+0x2e0>)
 800e2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e0:	ee10 0a10 	vmov	r0, s0
 800e2e4:	4629      	mov	r1, r5
 800e2e6:	f7f1 ffe1 	bl	80002ac <__adddf3>
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	4ba8      	ldr	r3, [pc, #672]	; (800e590 <__ieee754_asin+0x340>)
 800e2ee:	f7f2 fc1f 	bl	8000b30 <__aeabi_dcmpgt>
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	d1e5      	bne.n	800e2c2 <__ieee754_asin+0x72>
 800e2f6:	ec45 4b10 	vmov	d0, r4, r5
 800e2fa:	f001 f9fd 	bl	800f6f8 <fabs>
 800e2fe:	2000      	movs	r0, #0
 800e300:	ec53 2b10 	vmov	r2, r3, d0
 800e304:	49a2      	ldr	r1, [pc, #648]	; (800e590 <__ieee754_asin+0x340>)
 800e306:	f7f1 ffcf 	bl	80002a8 <__aeabi_dsub>
 800e30a:	2200      	movs	r2, #0
 800e30c:	4ba1      	ldr	r3, [pc, #644]	; (800e594 <__ieee754_asin+0x344>)
 800e30e:	f7f2 f97f 	bl	8000610 <__aeabi_dmul>
 800e312:	a389      	add	r3, pc, #548	; (adr r3, 800e538 <__ieee754_asin+0x2e8>)
 800e314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e318:	4604      	mov	r4, r0
 800e31a:	460d      	mov	r5, r1
 800e31c:	f7f2 f978 	bl	8000610 <__aeabi_dmul>
 800e320:	a387      	add	r3, pc, #540	; (adr r3, 800e540 <__ieee754_asin+0x2f0>)
 800e322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e326:	f7f1 ffc1 	bl	80002ac <__adddf3>
 800e32a:	4622      	mov	r2, r4
 800e32c:	462b      	mov	r3, r5
 800e32e:	f7f2 f96f 	bl	8000610 <__aeabi_dmul>
 800e332:	a385      	add	r3, pc, #532	; (adr r3, 800e548 <__ieee754_asin+0x2f8>)
 800e334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e338:	f7f1 ffb6 	bl	80002a8 <__aeabi_dsub>
 800e33c:	4622      	mov	r2, r4
 800e33e:	462b      	mov	r3, r5
 800e340:	f7f2 f966 	bl	8000610 <__aeabi_dmul>
 800e344:	a382      	add	r3, pc, #520	; (adr r3, 800e550 <__ieee754_asin+0x300>)
 800e346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34a:	f7f1 ffaf 	bl	80002ac <__adddf3>
 800e34e:	4622      	mov	r2, r4
 800e350:	462b      	mov	r3, r5
 800e352:	f7f2 f95d 	bl	8000610 <__aeabi_dmul>
 800e356:	a380      	add	r3, pc, #512	; (adr r3, 800e558 <__ieee754_asin+0x308>)
 800e358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e35c:	f7f1 ffa4 	bl	80002a8 <__aeabi_dsub>
 800e360:	4622      	mov	r2, r4
 800e362:	462b      	mov	r3, r5
 800e364:	f7f2 f954 	bl	8000610 <__aeabi_dmul>
 800e368:	a37d      	add	r3, pc, #500	; (adr r3, 800e560 <__ieee754_asin+0x310>)
 800e36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e36e:	f7f1 ff9d 	bl	80002ac <__adddf3>
 800e372:	4622      	mov	r2, r4
 800e374:	462b      	mov	r3, r5
 800e376:	f7f2 f94b 	bl	8000610 <__aeabi_dmul>
 800e37a:	a37b      	add	r3, pc, #492	; (adr r3, 800e568 <__ieee754_asin+0x318>)
 800e37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e380:	4680      	mov	r8, r0
 800e382:	4689      	mov	r9, r1
 800e384:	4620      	mov	r0, r4
 800e386:	4629      	mov	r1, r5
 800e388:	f7f2 f942 	bl	8000610 <__aeabi_dmul>
 800e38c:	a378      	add	r3, pc, #480	; (adr r3, 800e570 <__ieee754_asin+0x320>)
 800e38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e392:	f7f1 ff89 	bl	80002a8 <__aeabi_dsub>
 800e396:	4622      	mov	r2, r4
 800e398:	462b      	mov	r3, r5
 800e39a:	f7f2 f939 	bl	8000610 <__aeabi_dmul>
 800e39e:	a376      	add	r3, pc, #472	; (adr r3, 800e578 <__ieee754_asin+0x328>)
 800e3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a4:	f7f1 ff82 	bl	80002ac <__adddf3>
 800e3a8:	4622      	mov	r2, r4
 800e3aa:	462b      	mov	r3, r5
 800e3ac:	f7f2 f930 	bl	8000610 <__aeabi_dmul>
 800e3b0:	a373      	add	r3, pc, #460	; (adr r3, 800e580 <__ieee754_asin+0x330>)
 800e3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b6:	f7f1 ff77 	bl	80002a8 <__aeabi_dsub>
 800e3ba:	4622      	mov	r2, r4
 800e3bc:	462b      	mov	r3, r5
 800e3be:	f7f2 f927 	bl	8000610 <__aeabi_dmul>
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	4b72      	ldr	r3, [pc, #456]	; (800e590 <__ieee754_asin+0x340>)
 800e3c6:	f7f1 ff71 	bl	80002ac <__adddf3>
 800e3ca:	ec45 4b10 	vmov	d0, r4, r5
 800e3ce:	460b      	mov	r3, r1
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e3d6:	f000 ff35 	bl	800f244 <__ieee754_sqrt>
 800e3da:	496f      	ldr	r1, [pc, #444]	; (800e598 <__ieee754_asin+0x348>)
 800e3dc:	458b      	cmp	fp, r1
 800e3de:	ec57 6b10 	vmov	r6, r7, d0
 800e3e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e3e6:	f340 80d9 	ble.w	800e59c <__ieee754_asin+0x34c>
 800e3ea:	4640      	mov	r0, r8
 800e3ec:	4649      	mov	r1, r9
 800e3ee:	f7f2 fa39 	bl	8000864 <__aeabi_ddiv>
 800e3f2:	4632      	mov	r2, r6
 800e3f4:	463b      	mov	r3, r7
 800e3f6:	f7f2 f90b 	bl	8000610 <__aeabi_dmul>
 800e3fa:	4632      	mov	r2, r6
 800e3fc:	463b      	mov	r3, r7
 800e3fe:	f7f1 ff55 	bl	80002ac <__adddf3>
 800e402:	4602      	mov	r2, r0
 800e404:	460b      	mov	r3, r1
 800e406:	f7f1 ff51 	bl	80002ac <__adddf3>
 800e40a:	a347      	add	r3, pc, #284	; (adr r3, 800e528 <__ieee754_asin+0x2d8>)
 800e40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e410:	f7f1 ff4a 	bl	80002a8 <__aeabi_dsub>
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	a141      	add	r1, pc, #260	; (adr r1, 800e520 <__ieee754_asin+0x2d0>)
 800e41a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e41e:	f7f1 ff43 	bl	80002a8 <__aeabi_dsub>
 800e422:	9b01      	ldr	r3, [sp, #4]
 800e424:	2b00      	cmp	r3, #0
 800e426:	bfdc      	itt	le
 800e428:	4602      	movle	r2, r0
 800e42a:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800e42e:	4604      	mov	r4, r0
 800e430:	460d      	mov	r5, r1
 800e432:	bfdc      	itt	le
 800e434:	4614      	movle	r4, r2
 800e436:	461d      	movle	r5, r3
 800e438:	e743      	b.n	800e2c2 <__ieee754_asin+0x72>
 800e43a:	ee10 2a10 	vmov	r2, s0
 800e43e:	ee10 0a10 	vmov	r0, s0
 800e442:	462b      	mov	r3, r5
 800e444:	4629      	mov	r1, r5
 800e446:	f7f2 f8e3 	bl	8000610 <__aeabi_dmul>
 800e44a:	a33b      	add	r3, pc, #236	; (adr r3, 800e538 <__ieee754_asin+0x2e8>)
 800e44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e450:	4606      	mov	r6, r0
 800e452:	460f      	mov	r7, r1
 800e454:	f7f2 f8dc 	bl	8000610 <__aeabi_dmul>
 800e458:	a339      	add	r3, pc, #228	; (adr r3, 800e540 <__ieee754_asin+0x2f0>)
 800e45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e45e:	f7f1 ff25 	bl	80002ac <__adddf3>
 800e462:	4632      	mov	r2, r6
 800e464:	463b      	mov	r3, r7
 800e466:	f7f2 f8d3 	bl	8000610 <__aeabi_dmul>
 800e46a:	a337      	add	r3, pc, #220	; (adr r3, 800e548 <__ieee754_asin+0x2f8>)
 800e46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e470:	f7f1 ff1a 	bl	80002a8 <__aeabi_dsub>
 800e474:	4632      	mov	r2, r6
 800e476:	463b      	mov	r3, r7
 800e478:	f7f2 f8ca 	bl	8000610 <__aeabi_dmul>
 800e47c:	a334      	add	r3, pc, #208	; (adr r3, 800e550 <__ieee754_asin+0x300>)
 800e47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e482:	f7f1 ff13 	bl	80002ac <__adddf3>
 800e486:	4632      	mov	r2, r6
 800e488:	463b      	mov	r3, r7
 800e48a:	f7f2 f8c1 	bl	8000610 <__aeabi_dmul>
 800e48e:	a332      	add	r3, pc, #200	; (adr r3, 800e558 <__ieee754_asin+0x308>)
 800e490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e494:	f7f1 ff08 	bl	80002a8 <__aeabi_dsub>
 800e498:	4632      	mov	r2, r6
 800e49a:	463b      	mov	r3, r7
 800e49c:	f7f2 f8b8 	bl	8000610 <__aeabi_dmul>
 800e4a0:	a32f      	add	r3, pc, #188	; (adr r3, 800e560 <__ieee754_asin+0x310>)
 800e4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a6:	f7f1 ff01 	bl	80002ac <__adddf3>
 800e4aa:	4632      	mov	r2, r6
 800e4ac:	463b      	mov	r3, r7
 800e4ae:	f7f2 f8af 	bl	8000610 <__aeabi_dmul>
 800e4b2:	a32d      	add	r3, pc, #180	; (adr r3, 800e568 <__ieee754_asin+0x318>)
 800e4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b8:	4680      	mov	r8, r0
 800e4ba:	4689      	mov	r9, r1
 800e4bc:	4630      	mov	r0, r6
 800e4be:	4639      	mov	r1, r7
 800e4c0:	f7f2 f8a6 	bl	8000610 <__aeabi_dmul>
 800e4c4:	a32a      	add	r3, pc, #168	; (adr r3, 800e570 <__ieee754_asin+0x320>)
 800e4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ca:	f7f1 feed 	bl	80002a8 <__aeabi_dsub>
 800e4ce:	4632      	mov	r2, r6
 800e4d0:	463b      	mov	r3, r7
 800e4d2:	f7f2 f89d 	bl	8000610 <__aeabi_dmul>
 800e4d6:	a328      	add	r3, pc, #160	; (adr r3, 800e578 <__ieee754_asin+0x328>)
 800e4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4dc:	f7f1 fee6 	bl	80002ac <__adddf3>
 800e4e0:	4632      	mov	r2, r6
 800e4e2:	463b      	mov	r3, r7
 800e4e4:	f7f2 f894 	bl	8000610 <__aeabi_dmul>
 800e4e8:	a325      	add	r3, pc, #148	; (adr r3, 800e580 <__ieee754_asin+0x330>)
 800e4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ee:	f7f1 fedb 	bl	80002a8 <__aeabi_dsub>
 800e4f2:	4632      	mov	r2, r6
 800e4f4:	463b      	mov	r3, r7
 800e4f6:	f7f2 f88b 	bl	8000610 <__aeabi_dmul>
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	4b24      	ldr	r3, [pc, #144]	; (800e590 <__ieee754_asin+0x340>)
 800e4fe:	f7f1 fed5 	bl	80002ac <__adddf3>
 800e502:	4602      	mov	r2, r0
 800e504:	460b      	mov	r3, r1
 800e506:	4640      	mov	r0, r8
 800e508:	4649      	mov	r1, r9
 800e50a:	f7f2 f9ab 	bl	8000864 <__aeabi_ddiv>
 800e50e:	4622      	mov	r2, r4
 800e510:	462b      	mov	r3, r5
 800e512:	f7f2 f87d 	bl	8000610 <__aeabi_dmul>
 800e516:	4602      	mov	r2, r0
 800e518:	460b      	mov	r3, r1
 800e51a:	4620      	mov	r0, r4
 800e51c:	4629      	mov	r1, r5
 800e51e:	e6c0      	b.n	800e2a2 <__ieee754_asin+0x52>
 800e520:	54442d18 	.word	0x54442d18
 800e524:	3ff921fb 	.word	0x3ff921fb
 800e528:	33145c07 	.word	0x33145c07
 800e52c:	3c91a626 	.word	0x3c91a626
 800e530:	8800759c 	.word	0x8800759c
 800e534:	7e37e43c 	.word	0x7e37e43c
 800e538:	0dfdf709 	.word	0x0dfdf709
 800e53c:	3f023de1 	.word	0x3f023de1
 800e540:	7501b288 	.word	0x7501b288
 800e544:	3f49efe0 	.word	0x3f49efe0
 800e548:	b5688f3b 	.word	0xb5688f3b
 800e54c:	3fa48228 	.word	0x3fa48228
 800e550:	0e884455 	.word	0x0e884455
 800e554:	3fc9c155 	.word	0x3fc9c155
 800e558:	03eb6f7d 	.word	0x03eb6f7d
 800e55c:	3fd4d612 	.word	0x3fd4d612
 800e560:	55555555 	.word	0x55555555
 800e564:	3fc55555 	.word	0x3fc55555
 800e568:	b12e9282 	.word	0xb12e9282
 800e56c:	3fb3b8c5 	.word	0x3fb3b8c5
 800e570:	1b8d0159 	.word	0x1b8d0159
 800e574:	3fe6066c 	.word	0x3fe6066c
 800e578:	9c598ac8 	.word	0x9c598ac8
 800e57c:	40002ae5 	.word	0x40002ae5
 800e580:	1c8a2d4b 	.word	0x1c8a2d4b
 800e584:	40033a27 	.word	0x40033a27
 800e588:	3fefffff 	.word	0x3fefffff
 800e58c:	3fdfffff 	.word	0x3fdfffff
 800e590:	3ff00000 	.word	0x3ff00000
 800e594:	3fe00000 	.word	0x3fe00000
 800e598:	3fef3332 	.word	0x3fef3332
 800e59c:	4640      	mov	r0, r8
 800e59e:	4649      	mov	r1, r9
 800e5a0:	f7f2 f960 	bl	8000864 <__aeabi_ddiv>
 800e5a4:	4632      	mov	r2, r6
 800e5a6:	4680      	mov	r8, r0
 800e5a8:	4689      	mov	r9, r1
 800e5aa:	463b      	mov	r3, r7
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	4639      	mov	r1, r7
 800e5b0:	f7f1 fe7c 	bl	80002ac <__adddf3>
 800e5b4:	4602      	mov	r2, r0
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	4640      	mov	r0, r8
 800e5ba:	4649      	mov	r1, r9
 800e5bc:	f7f2 f828 	bl	8000610 <__aeabi_dmul>
 800e5c0:	f04f 0a00 	mov.w	sl, #0
 800e5c4:	4680      	mov	r8, r0
 800e5c6:	4689      	mov	r9, r1
 800e5c8:	4652      	mov	r2, sl
 800e5ca:	463b      	mov	r3, r7
 800e5cc:	4650      	mov	r0, sl
 800e5ce:	4639      	mov	r1, r7
 800e5d0:	f7f2 f81e 	bl	8000610 <__aeabi_dmul>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	460b      	mov	r3, r1
 800e5d8:	4620      	mov	r0, r4
 800e5da:	4629      	mov	r1, r5
 800e5dc:	f7f1 fe64 	bl	80002a8 <__aeabi_dsub>
 800e5e0:	4652      	mov	r2, sl
 800e5e2:	4604      	mov	r4, r0
 800e5e4:	460d      	mov	r5, r1
 800e5e6:	463b      	mov	r3, r7
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	4639      	mov	r1, r7
 800e5ec:	f7f1 fe5e 	bl	80002ac <__adddf3>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	4620      	mov	r0, r4
 800e5f6:	4629      	mov	r1, r5
 800e5f8:	f7f2 f934 	bl	8000864 <__aeabi_ddiv>
 800e5fc:	4602      	mov	r2, r0
 800e5fe:	460b      	mov	r3, r1
 800e600:	f7f1 fe54 	bl	80002ac <__adddf3>
 800e604:	4602      	mov	r2, r0
 800e606:	460b      	mov	r3, r1
 800e608:	a113      	add	r1, pc, #76	; (adr r1, 800e658 <__ieee754_asin+0x408>)
 800e60a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e60e:	f7f1 fe4b 	bl	80002a8 <__aeabi_dsub>
 800e612:	4602      	mov	r2, r0
 800e614:	460b      	mov	r3, r1
 800e616:	4640      	mov	r0, r8
 800e618:	4649      	mov	r1, r9
 800e61a:	f7f1 fe45 	bl	80002a8 <__aeabi_dsub>
 800e61e:	4652      	mov	r2, sl
 800e620:	4604      	mov	r4, r0
 800e622:	460d      	mov	r5, r1
 800e624:	463b      	mov	r3, r7
 800e626:	4650      	mov	r0, sl
 800e628:	4639      	mov	r1, r7
 800e62a:	f7f1 fe3f 	bl	80002ac <__adddf3>
 800e62e:	4602      	mov	r2, r0
 800e630:	460b      	mov	r3, r1
 800e632:	a10b      	add	r1, pc, #44	; (adr r1, 800e660 <__ieee754_asin+0x410>)
 800e634:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e638:	f7f1 fe36 	bl	80002a8 <__aeabi_dsub>
 800e63c:	4602      	mov	r2, r0
 800e63e:	460b      	mov	r3, r1
 800e640:	4620      	mov	r0, r4
 800e642:	4629      	mov	r1, r5
 800e644:	f7f1 fe30 	bl	80002a8 <__aeabi_dsub>
 800e648:	4602      	mov	r2, r0
 800e64a:	460b      	mov	r3, r1
 800e64c:	a104      	add	r1, pc, #16	; (adr r1, 800e660 <__ieee754_asin+0x410>)
 800e64e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e652:	e6e4      	b.n	800e41e <__ieee754_asin+0x1ce>
 800e654:	f3af 8000 	nop.w
 800e658:	33145c07 	.word	0x33145c07
 800e65c:	3c91a626 	.word	0x3c91a626
 800e660:	54442d18 	.word	0x54442d18
 800e664:	3fe921fb 	.word	0x3fe921fb

0800e668 <__ieee754_atan2>:
 800e668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e66c:	ec57 6b11 	vmov	r6, r7, d1
 800e670:	4273      	negs	r3, r6
 800e672:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800e676:	4333      	orrs	r3, r6
 800e678:	f8df c19c 	ldr.w	ip, [pc, #412]	; 800e818 <__ieee754_atan2+0x1b0>
 800e67c:	ec51 0b10 	vmov	r0, r1, d0
 800e680:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e684:	4563      	cmp	r3, ip
 800e686:	ee11 8a10 	vmov	r8, s2
 800e68a:	ee10 9a10 	vmov	r9, s0
 800e68e:	468e      	mov	lr, r1
 800e690:	d807      	bhi.n	800e6a2 <__ieee754_atan2+0x3a>
 800e692:	4244      	negs	r4, r0
 800e694:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e698:	4304      	orrs	r4, r0
 800e69a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e69e:	4564      	cmp	r4, ip
 800e6a0:	d907      	bls.n	800e6b2 <__ieee754_atan2+0x4a>
 800e6a2:	4632      	mov	r2, r6
 800e6a4:	463b      	mov	r3, r7
 800e6a6:	f7f1 fe01 	bl	80002ac <__adddf3>
 800e6aa:	ec41 0b10 	vmov	d0, r0, r1
 800e6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6b2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800e6b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e6ba:	4334      	orrs	r4, r6
 800e6bc:	d103      	bne.n	800e6c6 <__ieee754_atan2+0x5e>
 800e6be:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6c2:	f000 be71 	b.w	800f3a8 <atan>
 800e6c6:	17bc      	asrs	r4, r7, #30
 800e6c8:	f004 0402 	and.w	r4, r4, #2
 800e6cc:	ea59 0903 	orrs.w	r9, r9, r3
 800e6d0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e6d4:	d107      	bne.n	800e6e6 <__ieee754_atan2+0x7e>
 800e6d6:	2c02      	cmp	r4, #2
 800e6d8:	d030      	beq.n	800e73c <__ieee754_atan2+0xd4>
 800e6da:	2c03      	cmp	r4, #3
 800e6dc:	d1e5      	bne.n	800e6aa <__ieee754_atan2+0x42>
 800e6de:	a13c      	add	r1, pc, #240	; (adr r1, 800e7d0 <__ieee754_atan2+0x168>)
 800e6e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6e4:	e7e1      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e6e6:	ea58 0802 	orrs.w	r8, r8, r2
 800e6ea:	d106      	bne.n	800e6fa <__ieee754_atan2+0x92>
 800e6ec:	f1be 0f00 	cmp.w	lr, #0
 800e6f0:	da6a      	bge.n	800e7c8 <__ieee754_atan2+0x160>
 800e6f2:	a139      	add	r1, pc, #228	; (adr r1, 800e7d8 <__ieee754_atan2+0x170>)
 800e6f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6f8:	e7d7      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e6fa:	4562      	cmp	r2, ip
 800e6fc:	d122      	bne.n	800e744 <__ieee754_atan2+0xdc>
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d111      	bne.n	800e726 <__ieee754_atan2+0xbe>
 800e702:	2c02      	cmp	r4, #2
 800e704:	d007      	beq.n	800e716 <__ieee754_atan2+0xae>
 800e706:	2c03      	cmp	r4, #3
 800e708:	d009      	beq.n	800e71e <__ieee754_atan2+0xb6>
 800e70a:	2c01      	cmp	r4, #1
 800e70c:	d156      	bne.n	800e7bc <__ieee754_atan2+0x154>
 800e70e:	a134      	add	r1, pc, #208	; (adr r1, 800e7e0 <__ieee754_atan2+0x178>)
 800e710:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e714:	e7c9      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e716:	a134      	add	r1, pc, #208	; (adr r1, 800e7e8 <__ieee754_atan2+0x180>)
 800e718:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e71c:	e7c5      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e71e:	a134      	add	r1, pc, #208	; (adr r1, 800e7f0 <__ieee754_atan2+0x188>)
 800e720:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e724:	e7c1      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e726:	2c02      	cmp	r4, #2
 800e728:	d008      	beq.n	800e73c <__ieee754_atan2+0xd4>
 800e72a:	2c03      	cmp	r4, #3
 800e72c:	d0d7      	beq.n	800e6de <__ieee754_atan2+0x76>
 800e72e:	2c01      	cmp	r4, #1
 800e730:	f04f 0000 	mov.w	r0, #0
 800e734:	d146      	bne.n	800e7c4 <__ieee754_atan2+0x15c>
 800e736:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e73a:	e7b6      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e73c:	a12e      	add	r1, pc, #184	; (adr r1, 800e7f8 <__ieee754_atan2+0x190>)
 800e73e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e742:	e7b2      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e744:	4563      	cmp	r3, ip
 800e746:	d0d1      	beq.n	800e6ec <__ieee754_atan2+0x84>
 800e748:	1a9b      	subs	r3, r3, r2
 800e74a:	151b      	asrs	r3, r3, #20
 800e74c:	2b3c      	cmp	r3, #60	; 0x3c
 800e74e:	dc1e      	bgt.n	800e78e <__ieee754_atan2+0x126>
 800e750:	2f00      	cmp	r7, #0
 800e752:	da01      	bge.n	800e758 <__ieee754_atan2+0xf0>
 800e754:	333c      	adds	r3, #60	; 0x3c
 800e756:	db1e      	blt.n	800e796 <__ieee754_atan2+0x12e>
 800e758:	4632      	mov	r2, r6
 800e75a:	463b      	mov	r3, r7
 800e75c:	f7f2 f882 	bl	8000864 <__aeabi_ddiv>
 800e760:	ec41 0b10 	vmov	d0, r0, r1
 800e764:	f000 ffc8 	bl	800f6f8 <fabs>
 800e768:	f000 fe1e 	bl	800f3a8 <atan>
 800e76c:	ec51 0b10 	vmov	r0, r1, d0
 800e770:	2c01      	cmp	r4, #1
 800e772:	d013      	beq.n	800e79c <__ieee754_atan2+0x134>
 800e774:	2c02      	cmp	r4, #2
 800e776:	d014      	beq.n	800e7a2 <__ieee754_atan2+0x13a>
 800e778:	2c00      	cmp	r4, #0
 800e77a:	d096      	beq.n	800e6aa <__ieee754_atan2+0x42>
 800e77c:	a320      	add	r3, pc, #128	; (adr r3, 800e800 <__ieee754_atan2+0x198>)
 800e77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e782:	f7f1 fd91 	bl	80002a8 <__aeabi_dsub>
 800e786:	a31c      	add	r3, pc, #112	; (adr r3, 800e7f8 <__ieee754_atan2+0x190>)
 800e788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78c:	e013      	b.n	800e7b6 <__ieee754_atan2+0x14e>
 800e78e:	a11e      	add	r1, pc, #120	; (adr r1, 800e808 <__ieee754_atan2+0x1a0>)
 800e790:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e794:	e7ec      	b.n	800e770 <__ieee754_atan2+0x108>
 800e796:	2000      	movs	r0, #0
 800e798:	2100      	movs	r1, #0
 800e79a:	e7e9      	b.n	800e770 <__ieee754_atan2+0x108>
 800e79c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800e7a0:	e783      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e7a2:	a317      	add	r3, pc, #92	; (adr r3, 800e800 <__ieee754_atan2+0x198>)
 800e7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a8:	f7f1 fd7e 	bl	80002a8 <__aeabi_dsub>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	a111      	add	r1, pc, #68	; (adr r1, 800e7f8 <__ieee754_atan2+0x190>)
 800e7b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7b6:	f7f1 fd77 	bl	80002a8 <__aeabi_dsub>
 800e7ba:	e776      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e7bc:	a114      	add	r1, pc, #80	; (adr r1, 800e810 <__ieee754_atan2+0x1a8>)
 800e7be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7c2:	e772      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e7c4:	2100      	movs	r1, #0
 800e7c6:	e770      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e7c8:	a10f      	add	r1, pc, #60	; (adr r1, 800e808 <__ieee754_atan2+0x1a0>)
 800e7ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7ce:	e76c      	b.n	800e6aa <__ieee754_atan2+0x42>
 800e7d0:	54442d18 	.word	0x54442d18
 800e7d4:	c00921fb 	.word	0xc00921fb
 800e7d8:	54442d18 	.word	0x54442d18
 800e7dc:	bff921fb 	.word	0xbff921fb
 800e7e0:	54442d18 	.word	0x54442d18
 800e7e4:	bfe921fb 	.word	0xbfe921fb
 800e7e8:	7f3321d2 	.word	0x7f3321d2
 800e7ec:	4002d97c 	.word	0x4002d97c
 800e7f0:	7f3321d2 	.word	0x7f3321d2
 800e7f4:	c002d97c 	.word	0xc002d97c
 800e7f8:	54442d18 	.word	0x54442d18
 800e7fc:	400921fb 	.word	0x400921fb
 800e800:	33145c07 	.word	0x33145c07
 800e804:	3ca1a626 	.word	0x3ca1a626
 800e808:	54442d18 	.word	0x54442d18
 800e80c:	3ff921fb 	.word	0x3ff921fb
 800e810:	54442d18 	.word	0x54442d18
 800e814:	3fe921fb 	.word	0x3fe921fb
 800e818:	7ff00000 	.word	0x7ff00000
 800e81c:	00000000 	.word	0x00000000

0800e820 <__ieee754_pow>:
 800e820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e824:	b091      	sub	sp, #68	; 0x44
 800e826:	ed8d 1b00 	vstr	d1, [sp]
 800e82a:	e89d 0204 	ldmia.w	sp, {r2, r9}
 800e82e:	ec57 6b10 	vmov	r6, r7, d0
 800e832:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800e836:	ea58 0302 	orrs.w	r3, r8, r2
 800e83a:	ee10 aa10 	vmov	sl, s0
 800e83e:	463d      	mov	r5, r7
 800e840:	f000 84bd 	beq.w	800f1be <__ieee754_pow+0x99e>
 800e844:	4b78      	ldr	r3, [pc, #480]	; (800ea28 <__ieee754_pow+0x208>)
 800e846:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800e84a:	429c      	cmp	r4, r3
 800e84c:	dc09      	bgt.n	800e862 <__ieee754_pow+0x42>
 800e84e:	d103      	bne.n	800e858 <__ieee754_pow+0x38>
 800e850:	b93e      	cbnz	r6, 800e862 <__ieee754_pow+0x42>
 800e852:	45a0      	cmp	r8, r4
 800e854:	dc0d      	bgt.n	800e872 <__ieee754_pow+0x52>
 800e856:	e001      	b.n	800e85c <__ieee754_pow+0x3c>
 800e858:	4598      	cmp	r8, r3
 800e85a:	dc02      	bgt.n	800e862 <__ieee754_pow+0x42>
 800e85c:	4598      	cmp	r8, r3
 800e85e:	d10e      	bne.n	800e87e <__ieee754_pow+0x5e>
 800e860:	b16a      	cbz	r2, 800e87e <__ieee754_pow+0x5e>
 800e862:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e866:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e86a:	ea54 030a 	orrs.w	r3, r4, sl
 800e86e:	f000 84a6 	beq.w	800f1be <__ieee754_pow+0x99e>
 800e872:	486e      	ldr	r0, [pc, #440]	; (800ea2c <__ieee754_pow+0x20c>)
 800e874:	b011      	add	sp, #68	; 0x44
 800e876:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e87a:	f000 bf51 	b.w	800f720 <nan>
 800e87e:	2d00      	cmp	r5, #0
 800e880:	da53      	bge.n	800e92a <__ieee754_pow+0x10a>
 800e882:	4b6b      	ldr	r3, [pc, #428]	; (800ea30 <__ieee754_pow+0x210>)
 800e884:	4598      	cmp	r8, r3
 800e886:	dc4d      	bgt.n	800e924 <__ieee754_pow+0x104>
 800e888:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e88c:	4598      	cmp	r8, r3
 800e88e:	dd4c      	ble.n	800e92a <__ieee754_pow+0x10a>
 800e890:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e894:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e898:	2b14      	cmp	r3, #20
 800e89a:	dd26      	ble.n	800e8ea <__ieee754_pow+0xca>
 800e89c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e8a0:	fa22 f103 	lsr.w	r1, r2, r3
 800e8a4:	fa01 f303 	lsl.w	r3, r1, r3
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d13e      	bne.n	800e92a <__ieee754_pow+0x10a>
 800e8ac:	f001 0101 	and.w	r1, r1, #1
 800e8b0:	f1c1 0b02 	rsb	fp, r1, #2
 800e8b4:	2a00      	cmp	r2, #0
 800e8b6:	d15b      	bne.n	800e970 <__ieee754_pow+0x150>
 800e8b8:	4b5b      	ldr	r3, [pc, #364]	; (800ea28 <__ieee754_pow+0x208>)
 800e8ba:	4598      	cmp	r8, r3
 800e8bc:	d124      	bne.n	800e908 <__ieee754_pow+0xe8>
 800e8be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e8c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e8c6:	ea53 030a 	orrs.w	r3, r3, sl
 800e8ca:	f000 8478 	beq.w	800f1be <__ieee754_pow+0x99e>
 800e8ce:	4b59      	ldr	r3, [pc, #356]	; (800ea34 <__ieee754_pow+0x214>)
 800e8d0:	429c      	cmp	r4, r3
 800e8d2:	dd2d      	ble.n	800e930 <__ieee754_pow+0x110>
 800e8d4:	f1b9 0f00 	cmp.w	r9, #0
 800e8d8:	f280 8475 	bge.w	800f1c6 <__ieee754_pow+0x9a6>
 800e8dc:	2000      	movs	r0, #0
 800e8de:	2100      	movs	r1, #0
 800e8e0:	ec41 0b10 	vmov	d0, r0, r1
 800e8e4:	b011      	add	sp, #68	; 0x44
 800e8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ea:	2a00      	cmp	r2, #0
 800e8ec:	d13e      	bne.n	800e96c <__ieee754_pow+0x14c>
 800e8ee:	f1c3 0314 	rsb	r3, r3, #20
 800e8f2:	fa48 f103 	asr.w	r1, r8, r3
 800e8f6:	fa01 f303 	lsl.w	r3, r1, r3
 800e8fa:	4598      	cmp	r8, r3
 800e8fc:	f040 846b 	bne.w	800f1d6 <__ieee754_pow+0x9b6>
 800e900:	f001 0101 	and.w	r1, r1, #1
 800e904:	f1c1 0b02 	rsb	fp, r1, #2
 800e908:	4b4b      	ldr	r3, [pc, #300]	; (800ea38 <__ieee754_pow+0x218>)
 800e90a:	4598      	cmp	r8, r3
 800e90c:	d118      	bne.n	800e940 <__ieee754_pow+0x120>
 800e90e:	f1b9 0f00 	cmp.w	r9, #0
 800e912:	f280 845c 	bge.w	800f1ce <__ieee754_pow+0x9ae>
 800e916:	4948      	ldr	r1, [pc, #288]	; (800ea38 <__ieee754_pow+0x218>)
 800e918:	4632      	mov	r2, r6
 800e91a:	463b      	mov	r3, r7
 800e91c:	2000      	movs	r0, #0
 800e91e:	f7f1 ffa1 	bl	8000864 <__aeabi_ddiv>
 800e922:	e7dd      	b.n	800e8e0 <__ieee754_pow+0xc0>
 800e924:	f04f 0b02 	mov.w	fp, #2
 800e928:	e7c4      	b.n	800e8b4 <__ieee754_pow+0x94>
 800e92a:	f04f 0b00 	mov.w	fp, #0
 800e92e:	e7c1      	b.n	800e8b4 <__ieee754_pow+0x94>
 800e930:	f1b9 0f00 	cmp.w	r9, #0
 800e934:	dad2      	bge.n	800e8dc <__ieee754_pow+0xbc>
 800e936:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800e93a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e93e:	e7cf      	b.n	800e8e0 <__ieee754_pow+0xc0>
 800e940:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e944:	d106      	bne.n	800e954 <__ieee754_pow+0x134>
 800e946:	4632      	mov	r2, r6
 800e948:	463b      	mov	r3, r7
 800e94a:	4610      	mov	r0, r2
 800e94c:	4619      	mov	r1, r3
 800e94e:	f7f1 fe5f 	bl	8000610 <__aeabi_dmul>
 800e952:	e7c5      	b.n	800e8e0 <__ieee754_pow+0xc0>
 800e954:	4b39      	ldr	r3, [pc, #228]	; (800ea3c <__ieee754_pow+0x21c>)
 800e956:	4599      	cmp	r9, r3
 800e958:	d10a      	bne.n	800e970 <__ieee754_pow+0x150>
 800e95a:	2d00      	cmp	r5, #0
 800e95c:	db08      	blt.n	800e970 <__ieee754_pow+0x150>
 800e95e:	ec47 6b10 	vmov	d0, r6, r7
 800e962:	b011      	add	sp, #68	; 0x44
 800e964:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e968:	f000 bc6c 	b.w	800f244 <__ieee754_sqrt>
 800e96c:	f04f 0b00 	mov.w	fp, #0
 800e970:	ec47 6b10 	vmov	d0, r6, r7
 800e974:	f000 fec0 	bl	800f6f8 <fabs>
 800e978:	ec51 0b10 	vmov	r0, r1, d0
 800e97c:	f1ba 0f00 	cmp.w	sl, #0
 800e980:	d127      	bne.n	800e9d2 <__ieee754_pow+0x1b2>
 800e982:	b124      	cbz	r4, 800e98e <__ieee754_pow+0x16e>
 800e984:	4b2c      	ldr	r3, [pc, #176]	; (800ea38 <__ieee754_pow+0x218>)
 800e986:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d121      	bne.n	800e9d2 <__ieee754_pow+0x1b2>
 800e98e:	f1b9 0f00 	cmp.w	r9, #0
 800e992:	da05      	bge.n	800e9a0 <__ieee754_pow+0x180>
 800e994:	4602      	mov	r2, r0
 800e996:	460b      	mov	r3, r1
 800e998:	2000      	movs	r0, #0
 800e99a:	4927      	ldr	r1, [pc, #156]	; (800ea38 <__ieee754_pow+0x218>)
 800e99c:	f7f1 ff62 	bl	8000864 <__aeabi_ddiv>
 800e9a0:	2d00      	cmp	r5, #0
 800e9a2:	da9d      	bge.n	800e8e0 <__ieee754_pow+0xc0>
 800e9a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e9a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e9ac:	ea54 030b 	orrs.w	r3, r4, fp
 800e9b0:	d108      	bne.n	800e9c4 <__ieee754_pow+0x1a4>
 800e9b2:	4602      	mov	r2, r0
 800e9b4:	460b      	mov	r3, r1
 800e9b6:	4610      	mov	r0, r2
 800e9b8:	4619      	mov	r1, r3
 800e9ba:	f7f1 fc75 	bl	80002a8 <__aeabi_dsub>
 800e9be:	4602      	mov	r2, r0
 800e9c0:	460b      	mov	r3, r1
 800e9c2:	e7ac      	b.n	800e91e <__ieee754_pow+0xfe>
 800e9c4:	f1bb 0f01 	cmp.w	fp, #1
 800e9c8:	d18a      	bne.n	800e8e0 <__ieee754_pow+0xc0>
 800e9ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9ce:	4619      	mov	r1, r3
 800e9d0:	e786      	b.n	800e8e0 <__ieee754_pow+0xc0>
 800e9d2:	0fed      	lsrs	r5, r5, #31
 800e9d4:	1e6b      	subs	r3, r5, #1
 800e9d6:	930d      	str	r3, [sp, #52]	; 0x34
 800e9d8:	ea5b 0303 	orrs.w	r3, fp, r3
 800e9dc:	d102      	bne.n	800e9e4 <__ieee754_pow+0x1c4>
 800e9de:	4632      	mov	r2, r6
 800e9e0:	463b      	mov	r3, r7
 800e9e2:	e7e8      	b.n	800e9b6 <__ieee754_pow+0x196>
 800e9e4:	4b16      	ldr	r3, [pc, #88]	; (800ea40 <__ieee754_pow+0x220>)
 800e9e6:	4598      	cmp	r8, r3
 800e9e8:	f340 80fe 	ble.w	800ebe8 <__ieee754_pow+0x3c8>
 800e9ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e9f0:	4598      	cmp	r8, r3
 800e9f2:	dd0a      	ble.n	800ea0a <__ieee754_pow+0x1ea>
 800e9f4:	4b0f      	ldr	r3, [pc, #60]	; (800ea34 <__ieee754_pow+0x214>)
 800e9f6:	429c      	cmp	r4, r3
 800e9f8:	dc0d      	bgt.n	800ea16 <__ieee754_pow+0x1f6>
 800e9fa:	f1b9 0f00 	cmp.w	r9, #0
 800e9fe:	f6bf af6d 	bge.w	800e8dc <__ieee754_pow+0xbc>
 800ea02:	a307      	add	r3, pc, #28	; (adr r3, 800ea20 <__ieee754_pow+0x200>)
 800ea04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea08:	e79f      	b.n	800e94a <__ieee754_pow+0x12a>
 800ea0a:	4b0e      	ldr	r3, [pc, #56]	; (800ea44 <__ieee754_pow+0x224>)
 800ea0c:	429c      	cmp	r4, r3
 800ea0e:	ddf4      	ble.n	800e9fa <__ieee754_pow+0x1da>
 800ea10:	4b09      	ldr	r3, [pc, #36]	; (800ea38 <__ieee754_pow+0x218>)
 800ea12:	429c      	cmp	r4, r3
 800ea14:	dd18      	ble.n	800ea48 <__ieee754_pow+0x228>
 800ea16:	f1b9 0f00 	cmp.w	r9, #0
 800ea1a:	dcf2      	bgt.n	800ea02 <__ieee754_pow+0x1e2>
 800ea1c:	e75e      	b.n	800e8dc <__ieee754_pow+0xbc>
 800ea1e:	bf00      	nop
 800ea20:	8800759c 	.word	0x8800759c
 800ea24:	7e37e43c 	.word	0x7e37e43c
 800ea28:	7ff00000 	.word	0x7ff00000
 800ea2c:	0800fb70 	.word	0x0800fb70
 800ea30:	433fffff 	.word	0x433fffff
 800ea34:	3fefffff 	.word	0x3fefffff
 800ea38:	3ff00000 	.word	0x3ff00000
 800ea3c:	3fe00000 	.word	0x3fe00000
 800ea40:	41e00000 	.word	0x41e00000
 800ea44:	3feffffe 	.word	0x3feffffe
 800ea48:	2200      	movs	r2, #0
 800ea4a:	4b63      	ldr	r3, [pc, #396]	; (800ebd8 <__ieee754_pow+0x3b8>)
 800ea4c:	f7f1 fc2c 	bl	80002a8 <__aeabi_dsub>
 800ea50:	a355      	add	r3, pc, #340	; (adr r3, 800eba8 <__ieee754_pow+0x388>)
 800ea52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea56:	4604      	mov	r4, r0
 800ea58:	460d      	mov	r5, r1
 800ea5a:	f7f1 fdd9 	bl	8000610 <__aeabi_dmul>
 800ea5e:	a354      	add	r3, pc, #336	; (adr r3, 800ebb0 <__ieee754_pow+0x390>)
 800ea60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea64:	4606      	mov	r6, r0
 800ea66:	460f      	mov	r7, r1
 800ea68:	4620      	mov	r0, r4
 800ea6a:	4629      	mov	r1, r5
 800ea6c:	f7f1 fdd0 	bl	8000610 <__aeabi_dmul>
 800ea70:	2200      	movs	r2, #0
 800ea72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea76:	4b59      	ldr	r3, [pc, #356]	; (800ebdc <__ieee754_pow+0x3bc>)
 800ea78:	4620      	mov	r0, r4
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	f7f1 fdc8 	bl	8000610 <__aeabi_dmul>
 800ea80:	4602      	mov	r2, r0
 800ea82:	460b      	mov	r3, r1
 800ea84:	a14c      	add	r1, pc, #304	; (adr r1, 800ebb8 <__ieee754_pow+0x398>)
 800ea86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea8a:	f7f1 fc0d 	bl	80002a8 <__aeabi_dsub>
 800ea8e:	4622      	mov	r2, r4
 800ea90:	462b      	mov	r3, r5
 800ea92:	f7f1 fdbd 	bl	8000610 <__aeabi_dmul>
 800ea96:	4602      	mov	r2, r0
 800ea98:	460b      	mov	r3, r1
 800ea9a:	2000      	movs	r0, #0
 800ea9c:	4950      	ldr	r1, [pc, #320]	; (800ebe0 <__ieee754_pow+0x3c0>)
 800ea9e:	f7f1 fc03 	bl	80002a8 <__aeabi_dsub>
 800eaa2:	4622      	mov	r2, r4
 800eaa4:	462b      	mov	r3, r5
 800eaa6:	4680      	mov	r8, r0
 800eaa8:	4689      	mov	r9, r1
 800eaaa:	4620      	mov	r0, r4
 800eaac:	4629      	mov	r1, r5
 800eaae:	f7f1 fdaf 	bl	8000610 <__aeabi_dmul>
 800eab2:	4602      	mov	r2, r0
 800eab4:	460b      	mov	r3, r1
 800eab6:	4640      	mov	r0, r8
 800eab8:	4649      	mov	r1, r9
 800eaba:	f7f1 fda9 	bl	8000610 <__aeabi_dmul>
 800eabe:	a340      	add	r3, pc, #256	; (adr r3, 800ebc0 <__ieee754_pow+0x3a0>)
 800eac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac4:	f7f1 fda4 	bl	8000610 <__aeabi_dmul>
 800eac8:	4602      	mov	r2, r0
 800eaca:	460b      	mov	r3, r1
 800eacc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ead0:	f7f1 fbea 	bl	80002a8 <__aeabi_dsub>
 800ead4:	4602      	mov	r2, r0
 800ead6:	460b      	mov	r3, r1
 800ead8:	4604      	mov	r4, r0
 800eada:	460d      	mov	r5, r1
 800eadc:	4630      	mov	r0, r6
 800eade:	4639      	mov	r1, r7
 800eae0:	f7f1 fbe4 	bl	80002ac <__adddf3>
 800eae4:	2000      	movs	r0, #0
 800eae6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eaea:	4632      	mov	r2, r6
 800eaec:	463b      	mov	r3, r7
 800eaee:	f7f1 fbdb 	bl	80002a8 <__aeabi_dsub>
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	4620      	mov	r0, r4
 800eaf8:	4629      	mov	r1, r5
 800eafa:	f7f1 fbd5 	bl	80002a8 <__aeabi_dsub>
 800eafe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eb00:	f10b 33ff 	add.w	r3, fp, #4294967295
 800eb04:	4313      	orrs	r3, r2
 800eb06:	4606      	mov	r6, r0
 800eb08:	460f      	mov	r7, r1
 800eb0a:	f040 81eb 	bne.w	800eee4 <__ieee754_pow+0x6c4>
 800eb0e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800ebc8 <__ieee754_pow+0x3a8>
 800eb12:	e9dd 4500 	ldrd	r4, r5, [sp]
 800eb16:	2400      	movs	r4, #0
 800eb18:	4622      	mov	r2, r4
 800eb1a:	462b      	mov	r3, r5
 800eb1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb20:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eb24:	f7f1 fbc0 	bl	80002a8 <__aeabi_dsub>
 800eb28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb2c:	f7f1 fd70 	bl	8000610 <__aeabi_dmul>
 800eb30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eb34:	4680      	mov	r8, r0
 800eb36:	4689      	mov	r9, r1
 800eb38:	4630      	mov	r0, r6
 800eb3a:	4639      	mov	r1, r7
 800eb3c:	f7f1 fd68 	bl	8000610 <__aeabi_dmul>
 800eb40:	4602      	mov	r2, r0
 800eb42:	460b      	mov	r3, r1
 800eb44:	4640      	mov	r0, r8
 800eb46:	4649      	mov	r1, r9
 800eb48:	f7f1 fbb0 	bl	80002ac <__adddf3>
 800eb4c:	4622      	mov	r2, r4
 800eb4e:	462b      	mov	r3, r5
 800eb50:	4680      	mov	r8, r0
 800eb52:	4689      	mov	r9, r1
 800eb54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eb58:	f7f1 fd5a 	bl	8000610 <__aeabi_dmul>
 800eb5c:	460b      	mov	r3, r1
 800eb5e:	4604      	mov	r4, r0
 800eb60:	460d      	mov	r5, r1
 800eb62:	4602      	mov	r2, r0
 800eb64:	4649      	mov	r1, r9
 800eb66:	4640      	mov	r0, r8
 800eb68:	e9cd 4500 	strd	r4, r5, [sp]
 800eb6c:	f7f1 fb9e 	bl	80002ac <__adddf3>
 800eb70:	4b1c      	ldr	r3, [pc, #112]	; (800ebe4 <__ieee754_pow+0x3c4>)
 800eb72:	4299      	cmp	r1, r3
 800eb74:	4606      	mov	r6, r0
 800eb76:	460f      	mov	r7, r1
 800eb78:	468b      	mov	fp, r1
 800eb7a:	f340 82f7 	ble.w	800f16c <__ieee754_pow+0x94c>
 800eb7e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800eb82:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800eb86:	4303      	orrs	r3, r0
 800eb88:	f000 81ea 	beq.w	800ef60 <__ieee754_pow+0x740>
 800eb8c:	a310      	add	r3, pc, #64	; (adr r3, 800ebd0 <__ieee754_pow+0x3b0>)
 800eb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb96:	f7f1 fd3b 	bl	8000610 <__aeabi_dmul>
 800eb9a:	a30d      	add	r3, pc, #52	; (adr r3, 800ebd0 <__ieee754_pow+0x3b0>)
 800eb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba0:	e6d5      	b.n	800e94e <__ieee754_pow+0x12e>
 800eba2:	bf00      	nop
 800eba4:	f3af 8000 	nop.w
 800eba8:	60000000 	.word	0x60000000
 800ebac:	3ff71547 	.word	0x3ff71547
 800ebb0:	f85ddf44 	.word	0xf85ddf44
 800ebb4:	3e54ae0b 	.word	0x3e54ae0b
 800ebb8:	55555555 	.word	0x55555555
 800ebbc:	3fd55555 	.word	0x3fd55555
 800ebc0:	652b82fe 	.word	0x652b82fe
 800ebc4:	3ff71547 	.word	0x3ff71547
 800ebc8:	00000000 	.word	0x00000000
 800ebcc:	bff00000 	.word	0xbff00000
 800ebd0:	8800759c 	.word	0x8800759c
 800ebd4:	7e37e43c 	.word	0x7e37e43c
 800ebd8:	3ff00000 	.word	0x3ff00000
 800ebdc:	3fd00000 	.word	0x3fd00000
 800ebe0:	3fe00000 	.word	0x3fe00000
 800ebe4:	408fffff 	.word	0x408fffff
 800ebe8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ebec:	f04f 0200 	mov.w	r2, #0
 800ebf0:	da05      	bge.n	800ebfe <__ieee754_pow+0x3de>
 800ebf2:	4bd3      	ldr	r3, [pc, #844]	; (800ef40 <__ieee754_pow+0x720>)
 800ebf4:	f7f1 fd0c 	bl	8000610 <__aeabi_dmul>
 800ebf8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ebfc:	460c      	mov	r4, r1
 800ebfe:	1523      	asrs	r3, r4, #20
 800ec00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ec04:	4413      	add	r3, r2
 800ec06:	9307      	str	r3, [sp, #28]
 800ec08:	4bce      	ldr	r3, [pc, #824]	; (800ef44 <__ieee754_pow+0x724>)
 800ec0a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ec0e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ec12:	429c      	cmp	r4, r3
 800ec14:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ec18:	dd08      	ble.n	800ec2c <__ieee754_pow+0x40c>
 800ec1a:	4bcb      	ldr	r3, [pc, #812]	; (800ef48 <__ieee754_pow+0x728>)
 800ec1c:	429c      	cmp	r4, r3
 800ec1e:	f340 815e 	ble.w	800eede <__ieee754_pow+0x6be>
 800ec22:	9b07      	ldr	r3, [sp, #28]
 800ec24:	3301      	adds	r3, #1
 800ec26:	9307      	str	r3, [sp, #28]
 800ec28:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ec2c:	f04f 0a00 	mov.w	sl, #0
 800ec30:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ec34:	930c      	str	r3, [sp, #48]	; 0x30
 800ec36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec38:	4bc4      	ldr	r3, [pc, #784]	; (800ef4c <__ieee754_pow+0x72c>)
 800ec3a:	4413      	add	r3, r2
 800ec3c:	ed93 7b00 	vldr	d7, [r3]
 800ec40:	4629      	mov	r1, r5
 800ec42:	ec53 2b17 	vmov	r2, r3, d7
 800ec46:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ec4a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ec4e:	f7f1 fb2b 	bl	80002a8 <__aeabi_dsub>
 800ec52:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ec56:	4606      	mov	r6, r0
 800ec58:	460f      	mov	r7, r1
 800ec5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ec5e:	f7f1 fb25 	bl	80002ac <__adddf3>
 800ec62:	4602      	mov	r2, r0
 800ec64:	460b      	mov	r3, r1
 800ec66:	2000      	movs	r0, #0
 800ec68:	49b9      	ldr	r1, [pc, #740]	; (800ef50 <__ieee754_pow+0x730>)
 800ec6a:	f7f1 fdfb 	bl	8000864 <__aeabi_ddiv>
 800ec6e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ec72:	4602      	mov	r2, r0
 800ec74:	460b      	mov	r3, r1
 800ec76:	4630      	mov	r0, r6
 800ec78:	4639      	mov	r1, r7
 800ec7a:	f7f1 fcc9 	bl	8000610 <__aeabi_dmul>
 800ec7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ec82:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ec86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	9302      	str	r3, [sp, #8]
 800ec8e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ec92:	106d      	asrs	r5, r5, #1
 800ec94:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ec98:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800eca2:	4640      	mov	r0, r8
 800eca4:	4649      	mov	r1, r9
 800eca6:	4614      	mov	r4, r2
 800eca8:	461d      	mov	r5, r3
 800ecaa:	f7f1 fcb1 	bl	8000610 <__aeabi_dmul>
 800ecae:	4602      	mov	r2, r0
 800ecb0:	460b      	mov	r3, r1
 800ecb2:	4630      	mov	r0, r6
 800ecb4:	4639      	mov	r1, r7
 800ecb6:	f7f1 faf7 	bl	80002a8 <__aeabi_dsub>
 800ecba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ecbe:	4606      	mov	r6, r0
 800ecc0:	460f      	mov	r7, r1
 800ecc2:	4620      	mov	r0, r4
 800ecc4:	4629      	mov	r1, r5
 800ecc6:	f7f1 faef 	bl	80002a8 <__aeabi_dsub>
 800ecca:	4602      	mov	r2, r0
 800eccc:	460b      	mov	r3, r1
 800ecce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ecd2:	f7f1 fae9 	bl	80002a8 <__aeabi_dsub>
 800ecd6:	4642      	mov	r2, r8
 800ecd8:	464b      	mov	r3, r9
 800ecda:	f7f1 fc99 	bl	8000610 <__aeabi_dmul>
 800ecde:	4602      	mov	r2, r0
 800ece0:	460b      	mov	r3, r1
 800ece2:	4630      	mov	r0, r6
 800ece4:	4639      	mov	r1, r7
 800ece6:	f7f1 fadf 	bl	80002a8 <__aeabi_dsub>
 800ecea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ecee:	f7f1 fc8f 	bl	8000610 <__aeabi_dmul>
 800ecf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ecf6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ecfa:	4610      	mov	r0, r2
 800ecfc:	4619      	mov	r1, r3
 800ecfe:	f7f1 fc87 	bl	8000610 <__aeabi_dmul>
 800ed02:	a37b      	add	r3, pc, #492	; (adr r3, 800eef0 <__ieee754_pow+0x6d0>)
 800ed04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed08:	4604      	mov	r4, r0
 800ed0a:	460d      	mov	r5, r1
 800ed0c:	f7f1 fc80 	bl	8000610 <__aeabi_dmul>
 800ed10:	a379      	add	r3, pc, #484	; (adr r3, 800eef8 <__ieee754_pow+0x6d8>)
 800ed12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed16:	f7f1 fac9 	bl	80002ac <__adddf3>
 800ed1a:	4622      	mov	r2, r4
 800ed1c:	462b      	mov	r3, r5
 800ed1e:	f7f1 fc77 	bl	8000610 <__aeabi_dmul>
 800ed22:	a377      	add	r3, pc, #476	; (adr r3, 800ef00 <__ieee754_pow+0x6e0>)
 800ed24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed28:	f7f1 fac0 	bl	80002ac <__adddf3>
 800ed2c:	4622      	mov	r2, r4
 800ed2e:	462b      	mov	r3, r5
 800ed30:	f7f1 fc6e 	bl	8000610 <__aeabi_dmul>
 800ed34:	a374      	add	r3, pc, #464	; (adr r3, 800ef08 <__ieee754_pow+0x6e8>)
 800ed36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3a:	f7f1 fab7 	bl	80002ac <__adddf3>
 800ed3e:	4622      	mov	r2, r4
 800ed40:	462b      	mov	r3, r5
 800ed42:	f7f1 fc65 	bl	8000610 <__aeabi_dmul>
 800ed46:	a372      	add	r3, pc, #456	; (adr r3, 800ef10 <__ieee754_pow+0x6f0>)
 800ed48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4c:	f7f1 faae 	bl	80002ac <__adddf3>
 800ed50:	4622      	mov	r2, r4
 800ed52:	462b      	mov	r3, r5
 800ed54:	f7f1 fc5c 	bl	8000610 <__aeabi_dmul>
 800ed58:	a36f      	add	r3, pc, #444	; (adr r3, 800ef18 <__ieee754_pow+0x6f8>)
 800ed5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed5e:	f7f1 faa5 	bl	80002ac <__adddf3>
 800ed62:	4622      	mov	r2, r4
 800ed64:	4606      	mov	r6, r0
 800ed66:	460f      	mov	r7, r1
 800ed68:	462b      	mov	r3, r5
 800ed6a:	4620      	mov	r0, r4
 800ed6c:	4629      	mov	r1, r5
 800ed6e:	f7f1 fc4f 	bl	8000610 <__aeabi_dmul>
 800ed72:	4602      	mov	r2, r0
 800ed74:	460b      	mov	r3, r1
 800ed76:	4630      	mov	r0, r6
 800ed78:	4639      	mov	r1, r7
 800ed7a:	f7f1 fc49 	bl	8000610 <__aeabi_dmul>
 800ed7e:	4642      	mov	r2, r8
 800ed80:	4604      	mov	r4, r0
 800ed82:	460d      	mov	r5, r1
 800ed84:	464b      	mov	r3, r9
 800ed86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed8a:	f7f1 fa8f 	bl	80002ac <__adddf3>
 800ed8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ed92:	f7f1 fc3d 	bl	8000610 <__aeabi_dmul>
 800ed96:	4622      	mov	r2, r4
 800ed98:	462b      	mov	r3, r5
 800ed9a:	f7f1 fa87 	bl	80002ac <__adddf3>
 800ed9e:	4642      	mov	r2, r8
 800eda0:	4606      	mov	r6, r0
 800eda2:	460f      	mov	r7, r1
 800eda4:	464b      	mov	r3, r9
 800eda6:	4640      	mov	r0, r8
 800eda8:	4649      	mov	r1, r9
 800edaa:	f7f1 fc31 	bl	8000610 <__aeabi_dmul>
 800edae:	2200      	movs	r2, #0
 800edb0:	4b68      	ldr	r3, [pc, #416]	; (800ef54 <__ieee754_pow+0x734>)
 800edb2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800edb6:	f7f1 fa79 	bl	80002ac <__adddf3>
 800edba:	4632      	mov	r2, r6
 800edbc:	463b      	mov	r3, r7
 800edbe:	f7f1 fa75 	bl	80002ac <__adddf3>
 800edc2:	9802      	ldr	r0, [sp, #8]
 800edc4:	460d      	mov	r5, r1
 800edc6:	4604      	mov	r4, r0
 800edc8:	4602      	mov	r2, r0
 800edca:	460b      	mov	r3, r1
 800edcc:	4640      	mov	r0, r8
 800edce:	4649      	mov	r1, r9
 800edd0:	f7f1 fc1e 	bl	8000610 <__aeabi_dmul>
 800edd4:	2200      	movs	r2, #0
 800edd6:	4680      	mov	r8, r0
 800edd8:	4689      	mov	r9, r1
 800edda:	4b5e      	ldr	r3, [pc, #376]	; (800ef54 <__ieee754_pow+0x734>)
 800eddc:	4620      	mov	r0, r4
 800edde:	4629      	mov	r1, r5
 800ede0:	f7f1 fa62 	bl	80002a8 <__aeabi_dsub>
 800ede4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ede8:	f7f1 fa5e 	bl	80002a8 <__aeabi_dsub>
 800edec:	4602      	mov	r2, r0
 800edee:	460b      	mov	r3, r1
 800edf0:	4630      	mov	r0, r6
 800edf2:	4639      	mov	r1, r7
 800edf4:	f7f1 fa58 	bl	80002a8 <__aeabi_dsub>
 800edf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edfc:	f7f1 fc08 	bl	8000610 <__aeabi_dmul>
 800ee00:	4622      	mov	r2, r4
 800ee02:	4606      	mov	r6, r0
 800ee04:	460f      	mov	r7, r1
 800ee06:	462b      	mov	r3, r5
 800ee08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ee0c:	f7f1 fc00 	bl	8000610 <__aeabi_dmul>
 800ee10:	4602      	mov	r2, r0
 800ee12:	460b      	mov	r3, r1
 800ee14:	4630      	mov	r0, r6
 800ee16:	4639      	mov	r1, r7
 800ee18:	f7f1 fa48 	bl	80002ac <__adddf3>
 800ee1c:	4606      	mov	r6, r0
 800ee1e:	460f      	mov	r7, r1
 800ee20:	4602      	mov	r2, r0
 800ee22:	460b      	mov	r3, r1
 800ee24:	4640      	mov	r0, r8
 800ee26:	4649      	mov	r1, r9
 800ee28:	f7f1 fa40 	bl	80002ac <__adddf3>
 800ee2c:	9802      	ldr	r0, [sp, #8]
 800ee2e:	a33c      	add	r3, pc, #240	; (adr r3, 800ef20 <__ieee754_pow+0x700>)
 800ee30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee34:	4604      	mov	r4, r0
 800ee36:	460d      	mov	r5, r1
 800ee38:	f7f1 fbea 	bl	8000610 <__aeabi_dmul>
 800ee3c:	4642      	mov	r2, r8
 800ee3e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ee42:	464b      	mov	r3, r9
 800ee44:	4620      	mov	r0, r4
 800ee46:	4629      	mov	r1, r5
 800ee48:	f7f1 fa2e 	bl	80002a8 <__aeabi_dsub>
 800ee4c:	4602      	mov	r2, r0
 800ee4e:	460b      	mov	r3, r1
 800ee50:	4630      	mov	r0, r6
 800ee52:	4639      	mov	r1, r7
 800ee54:	f7f1 fa28 	bl	80002a8 <__aeabi_dsub>
 800ee58:	a333      	add	r3, pc, #204	; (adr r3, 800ef28 <__ieee754_pow+0x708>)
 800ee5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee5e:	f7f1 fbd7 	bl	8000610 <__aeabi_dmul>
 800ee62:	a333      	add	r3, pc, #204	; (adr r3, 800ef30 <__ieee754_pow+0x710>)
 800ee64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee68:	4606      	mov	r6, r0
 800ee6a:	460f      	mov	r7, r1
 800ee6c:	4620      	mov	r0, r4
 800ee6e:	4629      	mov	r1, r5
 800ee70:	f7f1 fbce 	bl	8000610 <__aeabi_dmul>
 800ee74:	4602      	mov	r2, r0
 800ee76:	460b      	mov	r3, r1
 800ee78:	4630      	mov	r0, r6
 800ee7a:	4639      	mov	r1, r7
 800ee7c:	f7f1 fa16 	bl	80002ac <__adddf3>
 800ee80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ee82:	4b35      	ldr	r3, [pc, #212]	; (800ef58 <__ieee754_pow+0x738>)
 800ee84:	4413      	add	r3, r2
 800ee86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee8a:	f7f1 fa0f 	bl	80002ac <__adddf3>
 800ee8e:	4604      	mov	r4, r0
 800ee90:	9807      	ldr	r0, [sp, #28]
 800ee92:	460d      	mov	r5, r1
 800ee94:	f7f1 fb56 	bl	8000544 <__aeabi_i2d>
 800ee98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ee9a:	4b30      	ldr	r3, [pc, #192]	; (800ef5c <__ieee754_pow+0x73c>)
 800ee9c:	4413      	add	r3, r2
 800ee9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800eea2:	4606      	mov	r6, r0
 800eea4:	460f      	mov	r7, r1
 800eea6:	4622      	mov	r2, r4
 800eea8:	462b      	mov	r3, r5
 800eeaa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eeae:	f7f1 f9fd 	bl	80002ac <__adddf3>
 800eeb2:	4642      	mov	r2, r8
 800eeb4:	464b      	mov	r3, r9
 800eeb6:	f7f1 f9f9 	bl	80002ac <__adddf3>
 800eeba:	4632      	mov	r2, r6
 800eebc:	463b      	mov	r3, r7
 800eebe:	f7f1 f9f5 	bl	80002ac <__adddf3>
 800eec2:	9802      	ldr	r0, [sp, #8]
 800eec4:	4632      	mov	r2, r6
 800eec6:	463b      	mov	r3, r7
 800eec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eecc:	f7f1 f9ec 	bl	80002a8 <__aeabi_dsub>
 800eed0:	4642      	mov	r2, r8
 800eed2:	464b      	mov	r3, r9
 800eed4:	f7f1 f9e8 	bl	80002a8 <__aeabi_dsub>
 800eed8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eedc:	e607      	b.n	800eaee <__ieee754_pow+0x2ce>
 800eede:	f04f 0a01 	mov.w	sl, #1
 800eee2:	e6a5      	b.n	800ec30 <__ieee754_pow+0x410>
 800eee4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800ef38 <__ieee754_pow+0x718>
 800eee8:	e613      	b.n	800eb12 <__ieee754_pow+0x2f2>
 800eeea:	bf00      	nop
 800eeec:	f3af 8000 	nop.w
 800eef0:	4a454eef 	.word	0x4a454eef
 800eef4:	3fca7e28 	.word	0x3fca7e28
 800eef8:	93c9db65 	.word	0x93c9db65
 800eefc:	3fcd864a 	.word	0x3fcd864a
 800ef00:	a91d4101 	.word	0xa91d4101
 800ef04:	3fd17460 	.word	0x3fd17460
 800ef08:	518f264d 	.word	0x518f264d
 800ef0c:	3fd55555 	.word	0x3fd55555
 800ef10:	db6fabff 	.word	0xdb6fabff
 800ef14:	3fdb6db6 	.word	0x3fdb6db6
 800ef18:	33333303 	.word	0x33333303
 800ef1c:	3fe33333 	.word	0x3fe33333
 800ef20:	e0000000 	.word	0xe0000000
 800ef24:	3feec709 	.word	0x3feec709
 800ef28:	dc3a03fd 	.word	0xdc3a03fd
 800ef2c:	3feec709 	.word	0x3feec709
 800ef30:	145b01f5 	.word	0x145b01f5
 800ef34:	be3e2fe0 	.word	0xbe3e2fe0
 800ef38:	00000000 	.word	0x00000000
 800ef3c:	3ff00000 	.word	0x3ff00000
 800ef40:	43400000 	.word	0x43400000
 800ef44:	0003988e 	.word	0x0003988e
 800ef48:	000bb679 	.word	0x000bb679
 800ef4c:	0800ffc0 	.word	0x0800ffc0
 800ef50:	3ff00000 	.word	0x3ff00000
 800ef54:	40080000 	.word	0x40080000
 800ef58:	0800ffe0 	.word	0x0800ffe0
 800ef5c:	0800ffd0 	.word	0x0800ffd0
 800ef60:	a3b6      	add	r3, pc, #728	; (adr r3, 800f23c <__ieee754_pow+0xa1c>)
 800ef62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef66:	4640      	mov	r0, r8
 800ef68:	4649      	mov	r1, r9
 800ef6a:	f7f1 f99f 	bl	80002ac <__adddf3>
 800ef6e:	4622      	mov	r2, r4
 800ef70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef74:	462b      	mov	r3, r5
 800ef76:	4630      	mov	r0, r6
 800ef78:	4639      	mov	r1, r7
 800ef7a:	f7f1 f995 	bl	80002a8 <__aeabi_dsub>
 800ef7e:	4602      	mov	r2, r0
 800ef80:	460b      	mov	r3, r1
 800ef82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef86:	f7f1 fdd3 	bl	8000b30 <__aeabi_dcmpgt>
 800ef8a:	2800      	cmp	r0, #0
 800ef8c:	f47f adfe 	bne.w	800eb8c <__ieee754_pow+0x36c>
 800ef90:	4aa5      	ldr	r2, [pc, #660]	; (800f228 <__ieee754_pow+0xa08>)
 800ef92:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ef96:	4293      	cmp	r3, r2
 800ef98:	f340 810c 	ble.w	800f1b4 <__ieee754_pow+0x994>
 800ef9c:	151b      	asrs	r3, r3, #20
 800ef9e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800efa2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800efa6:	fa4a f303 	asr.w	r3, sl, r3
 800efaa:	445b      	add	r3, fp
 800efac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800efb0:	4e9e      	ldr	r6, [pc, #632]	; (800f22c <__ieee754_pow+0xa0c>)
 800efb2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800efb6:	4116      	asrs	r6, r2
 800efb8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800efbc:	2000      	movs	r0, #0
 800efbe:	ea23 0106 	bic.w	r1, r3, r6
 800efc2:	f1c2 0214 	rsb	r2, r2, #20
 800efc6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800efca:	fa4a fa02 	asr.w	sl, sl, r2
 800efce:	f1bb 0f00 	cmp.w	fp, #0
 800efd2:	4602      	mov	r2, r0
 800efd4:	460b      	mov	r3, r1
 800efd6:	4620      	mov	r0, r4
 800efd8:	4629      	mov	r1, r5
 800efda:	bfb8      	it	lt
 800efdc:	f1ca 0a00 	rsblt	sl, sl, #0
 800efe0:	f7f1 f962 	bl	80002a8 <__aeabi_dsub>
 800efe4:	e9cd 0100 	strd	r0, r1, [sp]
 800efe8:	4642      	mov	r2, r8
 800efea:	464b      	mov	r3, r9
 800efec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eff0:	f7f1 f95c 	bl	80002ac <__adddf3>
 800eff4:	2000      	movs	r0, #0
 800eff6:	a37a      	add	r3, pc, #488	; (adr r3, 800f1e0 <__ieee754_pow+0x9c0>)
 800eff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800effc:	4604      	mov	r4, r0
 800effe:	460d      	mov	r5, r1
 800f000:	f7f1 fb06 	bl	8000610 <__aeabi_dmul>
 800f004:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f008:	4606      	mov	r6, r0
 800f00a:	460f      	mov	r7, r1
 800f00c:	4620      	mov	r0, r4
 800f00e:	4629      	mov	r1, r5
 800f010:	f7f1 f94a 	bl	80002a8 <__aeabi_dsub>
 800f014:	4602      	mov	r2, r0
 800f016:	460b      	mov	r3, r1
 800f018:	4640      	mov	r0, r8
 800f01a:	4649      	mov	r1, r9
 800f01c:	f7f1 f944 	bl	80002a8 <__aeabi_dsub>
 800f020:	a371      	add	r3, pc, #452	; (adr r3, 800f1e8 <__ieee754_pow+0x9c8>)
 800f022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f026:	f7f1 faf3 	bl	8000610 <__aeabi_dmul>
 800f02a:	a371      	add	r3, pc, #452	; (adr r3, 800f1f0 <__ieee754_pow+0x9d0>)
 800f02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f030:	4680      	mov	r8, r0
 800f032:	4689      	mov	r9, r1
 800f034:	4620      	mov	r0, r4
 800f036:	4629      	mov	r1, r5
 800f038:	f7f1 faea 	bl	8000610 <__aeabi_dmul>
 800f03c:	4602      	mov	r2, r0
 800f03e:	460b      	mov	r3, r1
 800f040:	4640      	mov	r0, r8
 800f042:	4649      	mov	r1, r9
 800f044:	f7f1 f932 	bl	80002ac <__adddf3>
 800f048:	4604      	mov	r4, r0
 800f04a:	460d      	mov	r5, r1
 800f04c:	4602      	mov	r2, r0
 800f04e:	460b      	mov	r3, r1
 800f050:	4630      	mov	r0, r6
 800f052:	4639      	mov	r1, r7
 800f054:	f7f1 f92a 	bl	80002ac <__adddf3>
 800f058:	4632      	mov	r2, r6
 800f05a:	463b      	mov	r3, r7
 800f05c:	4680      	mov	r8, r0
 800f05e:	4689      	mov	r9, r1
 800f060:	f7f1 f922 	bl	80002a8 <__aeabi_dsub>
 800f064:	4602      	mov	r2, r0
 800f066:	460b      	mov	r3, r1
 800f068:	4620      	mov	r0, r4
 800f06a:	4629      	mov	r1, r5
 800f06c:	f7f1 f91c 	bl	80002a8 <__aeabi_dsub>
 800f070:	4642      	mov	r2, r8
 800f072:	4606      	mov	r6, r0
 800f074:	460f      	mov	r7, r1
 800f076:	464b      	mov	r3, r9
 800f078:	4640      	mov	r0, r8
 800f07a:	4649      	mov	r1, r9
 800f07c:	f7f1 fac8 	bl	8000610 <__aeabi_dmul>
 800f080:	a35d      	add	r3, pc, #372	; (adr r3, 800f1f8 <__ieee754_pow+0x9d8>)
 800f082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f086:	4604      	mov	r4, r0
 800f088:	460d      	mov	r5, r1
 800f08a:	f7f1 fac1 	bl	8000610 <__aeabi_dmul>
 800f08e:	a35c      	add	r3, pc, #368	; (adr r3, 800f200 <__ieee754_pow+0x9e0>)
 800f090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f094:	f7f1 f908 	bl	80002a8 <__aeabi_dsub>
 800f098:	4622      	mov	r2, r4
 800f09a:	462b      	mov	r3, r5
 800f09c:	f7f1 fab8 	bl	8000610 <__aeabi_dmul>
 800f0a0:	a359      	add	r3, pc, #356	; (adr r3, 800f208 <__ieee754_pow+0x9e8>)
 800f0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a6:	f7f1 f901 	bl	80002ac <__adddf3>
 800f0aa:	4622      	mov	r2, r4
 800f0ac:	462b      	mov	r3, r5
 800f0ae:	f7f1 faaf 	bl	8000610 <__aeabi_dmul>
 800f0b2:	a357      	add	r3, pc, #348	; (adr r3, 800f210 <__ieee754_pow+0x9f0>)
 800f0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b8:	f7f1 f8f6 	bl	80002a8 <__aeabi_dsub>
 800f0bc:	4622      	mov	r2, r4
 800f0be:	462b      	mov	r3, r5
 800f0c0:	f7f1 faa6 	bl	8000610 <__aeabi_dmul>
 800f0c4:	a354      	add	r3, pc, #336	; (adr r3, 800f218 <__ieee754_pow+0x9f8>)
 800f0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ca:	f7f1 f8ef 	bl	80002ac <__adddf3>
 800f0ce:	4622      	mov	r2, r4
 800f0d0:	462b      	mov	r3, r5
 800f0d2:	f7f1 fa9d 	bl	8000610 <__aeabi_dmul>
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	460b      	mov	r3, r1
 800f0da:	4640      	mov	r0, r8
 800f0dc:	4649      	mov	r1, r9
 800f0de:	f7f1 f8e3 	bl	80002a8 <__aeabi_dsub>
 800f0e2:	4604      	mov	r4, r0
 800f0e4:	460d      	mov	r5, r1
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	460b      	mov	r3, r1
 800f0ea:	4640      	mov	r0, r8
 800f0ec:	4649      	mov	r1, r9
 800f0ee:	f7f1 fa8f 	bl	8000610 <__aeabi_dmul>
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	e9cd 0100 	strd	r0, r1, [sp]
 800f0f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f0fc:	4620      	mov	r0, r4
 800f0fe:	4629      	mov	r1, r5
 800f100:	f7f1 f8d2 	bl	80002a8 <__aeabi_dsub>
 800f104:	4602      	mov	r2, r0
 800f106:	460b      	mov	r3, r1
 800f108:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f10c:	f7f1 fbaa 	bl	8000864 <__aeabi_ddiv>
 800f110:	4632      	mov	r2, r6
 800f112:	4604      	mov	r4, r0
 800f114:	460d      	mov	r5, r1
 800f116:	463b      	mov	r3, r7
 800f118:	4640      	mov	r0, r8
 800f11a:	4649      	mov	r1, r9
 800f11c:	f7f1 fa78 	bl	8000610 <__aeabi_dmul>
 800f120:	4632      	mov	r2, r6
 800f122:	463b      	mov	r3, r7
 800f124:	f7f1 f8c2 	bl	80002ac <__adddf3>
 800f128:	4602      	mov	r2, r0
 800f12a:	460b      	mov	r3, r1
 800f12c:	4620      	mov	r0, r4
 800f12e:	4629      	mov	r1, r5
 800f130:	f7f1 f8ba 	bl	80002a8 <__aeabi_dsub>
 800f134:	4642      	mov	r2, r8
 800f136:	464b      	mov	r3, r9
 800f138:	f7f1 f8b6 	bl	80002a8 <__aeabi_dsub>
 800f13c:	4602      	mov	r2, r0
 800f13e:	460b      	mov	r3, r1
 800f140:	2000      	movs	r0, #0
 800f142:	493b      	ldr	r1, [pc, #236]	; (800f230 <__ieee754_pow+0xa10>)
 800f144:	f7f1 f8b0 	bl	80002a8 <__aeabi_dsub>
 800f148:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f14c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f150:	4602      	mov	r2, r0
 800f152:	460b      	mov	r3, r1
 800f154:	da31      	bge.n	800f1ba <__ieee754_pow+0x99a>
 800f156:	4650      	mov	r0, sl
 800f158:	ec43 2b10 	vmov	d0, r2, r3
 800f15c:	f000 fb70 	bl	800f840 <scalbn>
 800f160:	ec51 0b10 	vmov	r0, r1, d0
 800f164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f168:	f7ff bbf1 	b.w	800e94e <__ieee754_pow+0x12e>
 800f16c:	4b31      	ldr	r3, [pc, #196]	; (800f234 <__ieee754_pow+0xa14>)
 800f16e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f172:	429e      	cmp	r6, r3
 800f174:	f77f af0c 	ble.w	800ef90 <__ieee754_pow+0x770>
 800f178:	4b2f      	ldr	r3, [pc, #188]	; (800f238 <__ieee754_pow+0xa18>)
 800f17a:	440b      	add	r3, r1
 800f17c:	4303      	orrs	r3, r0
 800f17e:	d00b      	beq.n	800f198 <__ieee754_pow+0x978>
 800f180:	a327      	add	r3, pc, #156	; (adr r3, 800f220 <__ieee754_pow+0xa00>)
 800f182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f18a:	f7f1 fa41 	bl	8000610 <__aeabi_dmul>
 800f18e:	a324      	add	r3, pc, #144	; (adr r3, 800f220 <__ieee754_pow+0xa00>)
 800f190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f194:	f7ff bbdb 	b.w	800e94e <__ieee754_pow+0x12e>
 800f198:	4622      	mov	r2, r4
 800f19a:	462b      	mov	r3, r5
 800f19c:	f7f1 f884 	bl	80002a8 <__aeabi_dsub>
 800f1a0:	4602      	mov	r2, r0
 800f1a2:	460b      	mov	r3, r1
 800f1a4:	4640      	mov	r0, r8
 800f1a6:	4649      	mov	r1, r9
 800f1a8:	f7f1 fcae 	bl	8000b08 <__aeabi_dcmple>
 800f1ac:	2800      	cmp	r0, #0
 800f1ae:	f43f aeef 	beq.w	800ef90 <__ieee754_pow+0x770>
 800f1b2:	e7e5      	b.n	800f180 <__ieee754_pow+0x960>
 800f1b4:	f04f 0a00 	mov.w	sl, #0
 800f1b8:	e716      	b.n	800efe8 <__ieee754_pow+0x7c8>
 800f1ba:	4621      	mov	r1, r4
 800f1bc:	e7d2      	b.n	800f164 <__ieee754_pow+0x944>
 800f1be:	2000      	movs	r0, #0
 800f1c0:	491b      	ldr	r1, [pc, #108]	; (800f230 <__ieee754_pow+0xa10>)
 800f1c2:	f7ff bb8d 	b.w	800e8e0 <__ieee754_pow+0xc0>
 800f1c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1ca:	f7ff bb89 	b.w	800e8e0 <__ieee754_pow+0xc0>
 800f1ce:	4630      	mov	r0, r6
 800f1d0:	4639      	mov	r1, r7
 800f1d2:	f7ff bb85 	b.w	800e8e0 <__ieee754_pow+0xc0>
 800f1d6:	4693      	mov	fp, r2
 800f1d8:	f7ff bb96 	b.w	800e908 <__ieee754_pow+0xe8>
 800f1dc:	f3af 8000 	nop.w
 800f1e0:	00000000 	.word	0x00000000
 800f1e4:	3fe62e43 	.word	0x3fe62e43
 800f1e8:	fefa39ef 	.word	0xfefa39ef
 800f1ec:	3fe62e42 	.word	0x3fe62e42
 800f1f0:	0ca86c39 	.word	0x0ca86c39
 800f1f4:	be205c61 	.word	0xbe205c61
 800f1f8:	72bea4d0 	.word	0x72bea4d0
 800f1fc:	3e663769 	.word	0x3e663769
 800f200:	c5d26bf1 	.word	0xc5d26bf1
 800f204:	3ebbbd41 	.word	0x3ebbbd41
 800f208:	af25de2c 	.word	0xaf25de2c
 800f20c:	3f11566a 	.word	0x3f11566a
 800f210:	16bebd93 	.word	0x16bebd93
 800f214:	3f66c16c 	.word	0x3f66c16c
 800f218:	5555553e 	.word	0x5555553e
 800f21c:	3fc55555 	.word	0x3fc55555
 800f220:	c2f8f359 	.word	0xc2f8f359
 800f224:	01a56e1f 	.word	0x01a56e1f
 800f228:	3fe00000 	.word	0x3fe00000
 800f22c:	000fffff 	.word	0x000fffff
 800f230:	3ff00000 	.word	0x3ff00000
 800f234:	4090cbff 	.word	0x4090cbff
 800f238:	3f6f3400 	.word	0x3f6f3400
 800f23c:	652b82fe 	.word	0x652b82fe
 800f240:	3c971547 	.word	0x3c971547

0800f244 <__ieee754_sqrt>:
 800f244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f248:	ec55 4b10 	vmov	r4, r5, d0
 800f24c:	4e54      	ldr	r6, [pc, #336]	; (800f3a0 <__ieee754_sqrt+0x15c>)
 800f24e:	43ae      	bics	r6, r5
 800f250:	ee10 0a10 	vmov	r0, s0
 800f254:	462b      	mov	r3, r5
 800f256:	462a      	mov	r2, r5
 800f258:	4621      	mov	r1, r4
 800f25a:	d113      	bne.n	800f284 <__ieee754_sqrt+0x40>
 800f25c:	ee10 2a10 	vmov	r2, s0
 800f260:	462b      	mov	r3, r5
 800f262:	ee10 0a10 	vmov	r0, s0
 800f266:	4629      	mov	r1, r5
 800f268:	f7f1 f9d2 	bl	8000610 <__aeabi_dmul>
 800f26c:	4602      	mov	r2, r0
 800f26e:	460b      	mov	r3, r1
 800f270:	4620      	mov	r0, r4
 800f272:	4629      	mov	r1, r5
 800f274:	f7f1 f81a 	bl	80002ac <__adddf3>
 800f278:	4604      	mov	r4, r0
 800f27a:	460d      	mov	r5, r1
 800f27c:	ec45 4b10 	vmov	d0, r4, r5
 800f280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f284:	2d00      	cmp	r5, #0
 800f286:	dc10      	bgt.n	800f2aa <__ieee754_sqrt+0x66>
 800f288:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f28c:	4330      	orrs	r0, r6
 800f28e:	d0f5      	beq.n	800f27c <__ieee754_sqrt+0x38>
 800f290:	b15d      	cbz	r5, 800f2aa <__ieee754_sqrt+0x66>
 800f292:	ee10 2a10 	vmov	r2, s0
 800f296:	462b      	mov	r3, r5
 800f298:	4620      	mov	r0, r4
 800f29a:	4629      	mov	r1, r5
 800f29c:	f7f1 f804 	bl	80002a8 <__aeabi_dsub>
 800f2a0:	4602      	mov	r2, r0
 800f2a2:	460b      	mov	r3, r1
 800f2a4:	f7f1 fade 	bl	8000864 <__aeabi_ddiv>
 800f2a8:	e7e6      	b.n	800f278 <__ieee754_sqrt+0x34>
 800f2aa:	151b      	asrs	r3, r3, #20
 800f2ac:	d10c      	bne.n	800f2c8 <__ieee754_sqrt+0x84>
 800f2ae:	2a00      	cmp	r2, #0
 800f2b0:	d06d      	beq.n	800f38e <__ieee754_sqrt+0x14a>
 800f2b2:	2000      	movs	r0, #0
 800f2b4:	02d6      	lsls	r6, r2, #11
 800f2b6:	d56e      	bpl.n	800f396 <__ieee754_sqrt+0x152>
 800f2b8:	1e44      	subs	r4, r0, #1
 800f2ba:	1b1b      	subs	r3, r3, r4
 800f2bc:	f1c0 0420 	rsb	r4, r0, #32
 800f2c0:	fa21 f404 	lsr.w	r4, r1, r4
 800f2c4:	4322      	orrs	r2, r4
 800f2c6:	4081      	lsls	r1, r0
 800f2c8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f2cc:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800f2d0:	07dd      	lsls	r5, r3, #31
 800f2d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800f2d6:	bf42      	ittt	mi
 800f2d8:	0052      	lslmi	r2, r2, #1
 800f2da:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800f2de:	0049      	lslmi	r1, r1, #1
 800f2e0:	1058      	asrs	r0, r3, #1
 800f2e2:	2500      	movs	r5, #0
 800f2e4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800f2e8:	441a      	add	r2, r3
 800f2ea:	0049      	lsls	r1, r1, #1
 800f2ec:	2316      	movs	r3, #22
 800f2ee:	462c      	mov	r4, r5
 800f2f0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800f2f4:	19a7      	adds	r7, r4, r6
 800f2f6:	4297      	cmp	r7, r2
 800f2f8:	bfde      	ittt	le
 800f2fa:	1bd2      	suble	r2, r2, r7
 800f2fc:	19bc      	addle	r4, r7, r6
 800f2fe:	19ad      	addle	r5, r5, r6
 800f300:	0052      	lsls	r2, r2, #1
 800f302:	3b01      	subs	r3, #1
 800f304:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800f308:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f30c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f310:	d1f0      	bne.n	800f2f4 <__ieee754_sqrt+0xb0>
 800f312:	f04f 0e20 	mov.w	lr, #32
 800f316:	469c      	mov	ip, r3
 800f318:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f31c:	42a2      	cmp	r2, r4
 800f31e:	eb06 070c 	add.w	r7, r6, ip
 800f322:	dc02      	bgt.n	800f32a <__ieee754_sqrt+0xe6>
 800f324:	d112      	bne.n	800f34c <__ieee754_sqrt+0x108>
 800f326:	428f      	cmp	r7, r1
 800f328:	d810      	bhi.n	800f34c <__ieee754_sqrt+0x108>
 800f32a:	2f00      	cmp	r7, #0
 800f32c:	eb07 0c06 	add.w	ip, r7, r6
 800f330:	da34      	bge.n	800f39c <__ieee754_sqrt+0x158>
 800f332:	f1bc 0f00 	cmp.w	ip, #0
 800f336:	db31      	blt.n	800f39c <__ieee754_sqrt+0x158>
 800f338:	f104 0801 	add.w	r8, r4, #1
 800f33c:	1b12      	subs	r2, r2, r4
 800f33e:	428f      	cmp	r7, r1
 800f340:	bf88      	it	hi
 800f342:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800f346:	1bc9      	subs	r1, r1, r7
 800f348:	4433      	add	r3, r6
 800f34a:	4644      	mov	r4, r8
 800f34c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800f350:	f1be 0e01 	subs.w	lr, lr, #1
 800f354:	443a      	add	r2, r7
 800f356:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f35a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f35e:	d1dd      	bne.n	800f31c <__ieee754_sqrt+0xd8>
 800f360:	430a      	orrs	r2, r1
 800f362:	d006      	beq.n	800f372 <__ieee754_sqrt+0x12e>
 800f364:	1c5c      	adds	r4, r3, #1
 800f366:	bf13      	iteet	ne
 800f368:	3301      	addne	r3, #1
 800f36a:	3501      	addeq	r5, #1
 800f36c:	4673      	moveq	r3, lr
 800f36e:	f023 0301 	bicne.w	r3, r3, #1
 800f372:	106a      	asrs	r2, r5, #1
 800f374:	085b      	lsrs	r3, r3, #1
 800f376:	07e9      	lsls	r1, r5, #31
 800f378:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f37c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f380:	bf48      	it	mi
 800f382:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f386:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800f38a:	461c      	mov	r4, r3
 800f38c:	e776      	b.n	800f27c <__ieee754_sqrt+0x38>
 800f38e:	0aca      	lsrs	r2, r1, #11
 800f390:	3b15      	subs	r3, #21
 800f392:	0549      	lsls	r1, r1, #21
 800f394:	e78b      	b.n	800f2ae <__ieee754_sqrt+0x6a>
 800f396:	0052      	lsls	r2, r2, #1
 800f398:	3001      	adds	r0, #1
 800f39a:	e78b      	b.n	800f2b4 <__ieee754_sqrt+0x70>
 800f39c:	46a0      	mov	r8, r4
 800f39e:	e7cd      	b.n	800f33c <__ieee754_sqrt+0xf8>
 800f3a0:	7ff00000 	.word	0x7ff00000
 800f3a4:	00000000 	.word	0x00000000

0800f3a8 <atan>:
 800f3a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ac:	ec55 4b10 	vmov	r4, r5, d0
 800f3b0:	4bc7      	ldr	r3, [pc, #796]	; (800f6d0 <atan+0x328>)
 800f3b2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f3b6:	429e      	cmp	r6, r3
 800f3b8:	46ab      	mov	fp, r5
 800f3ba:	dd18      	ble.n	800f3ee <atan+0x46>
 800f3bc:	4ac5      	ldr	r2, [pc, #788]	; (800f6d4 <atan+0x32c>)
 800f3be:	4296      	cmp	r6, r2
 800f3c0:	dc01      	bgt.n	800f3c6 <atan+0x1e>
 800f3c2:	d109      	bne.n	800f3d8 <atan+0x30>
 800f3c4:	b144      	cbz	r4, 800f3d8 <atan+0x30>
 800f3c6:	4622      	mov	r2, r4
 800f3c8:	462b      	mov	r3, r5
 800f3ca:	4620      	mov	r0, r4
 800f3cc:	4629      	mov	r1, r5
 800f3ce:	f7f0 ff6d 	bl	80002ac <__adddf3>
 800f3d2:	4604      	mov	r4, r0
 800f3d4:	460d      	mov	r5, r1
 800f3d6:	e006      	b.n	800f3e6 <atan+0x3e>
 800f3d8:	f1bb 0f00 	cmp.w	fp, #0
 800f3dc:	f300 813a 	bgt.w	800f654 <atan+0x2ac>
 800f3e0:	a59f      	add	r5, pc, #636	; (adr r5, 800f660 <atan+0x2b8>)
 800f3e2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f3e6:	ec45 4b10 	vmov	d0, r4, r5
 800f3ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3ee:	4bba      	ldr	r3, [pc, #744]	; (800f6d8 <atan+0x330>)
 800f3f0:	429e      	cmp	r6, r3
 800f3f2:	dc14      	bgt.n	800f41e <atan+0x76>
 800f3f4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800f3f8:	429e      	cmp	r6, r3
 800f3fa:	dc0d      	bgt.n	800f418 <atan+0x70>
 800f3fc:	a39a      	add	r3, pc, #616	; (adr r3, 800f668 <atan+0x2c0>)
 800f3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f402:	ee10 0a10 	vmov	r0, s0
 800f406:	4629      	mov	r1, r5
 800f408:	f7f0 ff50 	bl	80002ac <__adddf3>
 800f40c:	2200      	movs	r2, #0
 800f40e:	4bb3      	ldr	r3, [pc, #716]	; (800f6dc <atan+0x334>)
 800f410:	f7f1 fb8e 	bl	8000b30 <__aeabi_dcmpgt>
 800f414:	2800      	cmp	r0, #0
 800f416:	d1e6      	bne.n	800f3e6 <atan+0x3e>
 800f418:	f04f 3aff 	mov.w	sl, #4294967295
 800f41c:	e02b      	b.n	800f476 <atan+0xce>
 800f41e:	f000 f96b 	bl	800f6f8 <fabs>
 800f422:	4baf      	ldr	r3, [pc, #700]	; (800f6e0 <atan+0x338>)
 800f424:	429e      	cmp	r6, r3
 800f426:	ec55 4b10 	vmov	r4, r5, d0
 800f42a:	f300 80bf 	bgt.w	800f5ac <atan+0x204>
 800f42e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800f432:	429e      	cmp	r6, r3
 800f434:	f300 80a0 	bgt.w	800f578 <atan+0x1d0>
 800f438:	ee10 2a10 	vmov	r2, s0
 800f43c:	ee10 0a10 	vmov	r0, s0
 800f440:	462b      	mov	r3, r5
 800f442:	4629      	mov	r1, r5
 800f444:	f7f0 ff32 	bl	80002ac <__adddf3>
 800f448:	2200      	movs	r2, #0
 800f44a:	4ba4      	ldr	r3, [pc, #656]	; (800f6dc <atan+0x334>)
 800f44c:	f7f0 ff2c 	bl	80002a8 <__aeabi_dsub>
 800f450:	2200      	movs	r2, #0
 800f452:	4606      	mov	r6, r0
 800f454:	460f      	mov	r7, r1
 800f456:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f45a:	4620      	mov	r0, r4
 800f45c:	4629      	mov	r1, r5
 800f45e:	f7f0 ff25 	bl	80002ac <__adddf3>
 800f462:	4602      	mov	r2, r0
 800f464:	460b      	mov	r3, r1
 800f466:	4630      	mov	r0, r6
 800f468:	4639      	mov	r1, r7
 800f46a:	f7f1 f9fb 	bl	8000864 <__aeabi_ddiv>
 800f46e:	f04f 0a00 	mov.w	sl, #0
 800f472:	4604      	mov	r4, r0
 800f474:	460d      	mov	r5, r1
 800f476:	4622      	mov	r2, r4
 800f478:	462b      	mov	r3, r5
 800f47a:	4620      	mov	r0, r4
 800f47c:	4629      	mov	r1, r5
 800f47e:	f7f1 f8c7 	bl	8000610 <__aeabi_dmul>
 800f482:	4602      	mov	r2, r0
 800f484:	460b      	mov	r3, r1
 800f486:	4680      	mov	r8, r0
 800f488:	4689      	mov	r9, r1
 800f48a:	f7f1 f8c1 	bl	8000610 <__aeabi_dmul>
 800f48e:	a378      	add	r3, pc, #480	; (adr r3, 800f670 <atan+0x2c8>)
 800f490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f494:	4606      	mov	r6, r0
 800f496:	460f      	mov	r7, r1
 800f498:	f7f1 f8ba 	bl	8000610 <__aeabi_dmul>
 800f49c:	a376      	add	r3, pc, #472	; (adr r3, 800f678 <atan+0x2d0>)
 800f49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a2:	f7f0 ff03 	bl	80002ac <__adddf3>
 800f4a6:	4632      	mov	r2, r6
 800f4a8:	463b      	mov	r3, r7
 800f4aa:	f7f1 f8b1 	bl	8000610 <__aeabi_dmul>
 800f4ae:	a374      	add	r3, pc, #464	; (adr r3, 800f680 <atan+0x2d8>)
 800f4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b4:	f7f0 fefa 	bl	80002ac <__adddf3>
 800f4b8:	4632      	mov	r2, r6
 800f4ba:	463b      	mov	r3, r7
 800f4bc:	f7f1 f8a8 	bl	8000610 <__aeabi_dmul>
 800f4c0:	a371      	add	r3, pc, #452	; (adr r3, 800f688 <atan+0x2e0>)
 800f4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c6:	f7f0 fef1 	bl	80002ac <__adddf3>
 800f4ca:	4632      	mov	r2, r6
 800f4cc:	463b      	mov	r3, r7
 800f4ce:	f7f1 f89f 	bl	8000610 <__aeabi_dmul>
 800f4d2:	a36f      	add	r3, pc, #444	; (adr r3, 800f690 <atan+0x2e8>)
 800f4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d8:	f7f0 fee8 	bl	80002ac <__adddf3>
 800f4dc:	4632      	mov	r2, r6
 800f4de:	463b      	mov	r3, r7
 800f4e0:	f7f1 f896 	bl	8000610 <__aeabi_dmul>
 800f4e4:	a36c      	add	r3, pc, #432	; (adr r3, 800f698 <atan+0x2f0>)
 800f4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ea:	f7f0 fedf 	bl	80002ac <__adddf3>
 800f4ee:	4642      	mov	r2, r8
 800f4f0:	464b      	mov	r3, r9
 800f4f2:	f7f1 f88d 	bl	8000610 <__aeabi_dmul>
 800f4f6:	a36a      	add	r3, pc, #424	; (adr r3, 800f6a0 <atan+0x2f8>)
 800f4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4fc:	4680      	mov	r8, r0
 800f4fe:	4689      	mov	r9, r1
 800f500:	4630      	mov	r0, r6
 800f502:	4639      	mov	r1, r7
 800f504:	f7f1 f884 	bl	8000610 <__aeabi_dmul>
 800f508:	a367      	add	r3, pc, #412	; (adr r3, 800f6a8 <atan+0x300>)
 800f50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f50e:	f7f0 fecb 	bl	80002a8 <__aeabi_dsub>
 800f512:	4632      	mov	r2, r6
 800f514:	463b      	mov	r3, r7
 800f516:	f7f1 f87b 	bl	8000610 <__aeabi_dmul>
 800f51a:	a365      	add	r3, pc, #404	; (adr r3, 800f6b0 <atan+0x308>)
 800f51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f520:	f7f0 fec2 	bl	80002a8 <__aeabi_dsub>
 800f524:	4632      	mov	r2, r6
 800f526:	463b      	mov	r3, r7
 800f528:	f7f1 f872 	bl	8000610 <__aeabi_dmul>
 800f52c:	a362      	add	r3, pc, #392	; (adr r3, 800f6b8 <atan+0x310>)
 800f52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f532:	f7f0 feb9 	bl	80002a8 <__aeabi_dsub>
 800f536:	4632      	mov	r2, r6
 800f538:	463b      	mov	r3, r7
 800f53a:	f7f1 f869 	bl	8000610 <__aeabi_dmul>
 800f53e:	a360      	add	r3, pc, #384	; (adr r3, 800f6c0 <atan+0x318>)
 800f540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f544:	f7f0 feb0 	bl	80002a8 <__aeabi_dsub>
 800f548:	4632      	mov	r2, r6
 800f54a:	463b      	mov	r3, r7
 800f54c:	f7f1 f860 	bl	8000610 <__aeabi_dmul>
 800f550:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f554:	4602      	mov	r2, r0
 800f556:	460b      	mov	r3, r1
 800f558:	d155      	bne.n	800f606 <atan+0x25e>
 800f55a:	4640      	mov	r0, r8
 800f55c:	4649      	mov	r1, r9
 800f55e:	f7f0 fea5 	bl	80002ac <__adddf3>
 800f562:	4622      	mov	r2, r4
 800f564:	462b      	mov	r3, r5
 800f566:	f7f1 f853 	bl	8000610 <__aeabi_dmul>
 800f56a:	4602      	mov	r2, r0
 800f56c:	460b      	mov	r3, r1
 800f56e:	4620      	mov	r0, r4
 800f570:	4629      	mov	r1, r5
 800f572:	f7f0 fe99 	bl	80002a8 <__aeabi_dsub>
 800f576:	e72c      	b.n	800f3d2 <atan+0x2a>
 800f578:	ee10 0a10 	vmov	r0, s0
 800f57c:	2200      	movs	r2, #0
 800f57e:	4b57      	ldr	r3, [pc, #348]	; (800f6dc <atan+0x334>)
 800f580:	4629      	mov	r1, r5
 800f582:	f7f0 fe91 	bl	80002a8 <__aeabi_dsub>
 800f586:	2200      	movs	r2, #0
 800f588:	4606      	mov	r6, r0
 800f58a:	460f      	mov	r7, r1
 800f58c:	4b53      	ldr	r3, [pc, #332]	; (800f6dc <atan+0x334>)
 800f58e:	4620      	mov	r0, r4
 800f590:	4629      	mov	r1, r5
 800f592:	f7f0 fe8b 	bl	80002ac <__adddf3>
 800f596:	4602      	mov	r2, r0
 800f598:	460b      	mov	r3, r1
 800f59a:	4630      	mov	r0, r6
 800f59c:	4639      	mov	r1, r7
 800f59e:	f7f1 f961 	bl	8000864 <__aeabi_ddiv>
 800f5a2:	f04f 0a01 	mov.w	sl, #1
 800f5a6:	4604      	mov	r4, r0
 800f5a8:	460d      	mov	r5, r1
 800f5aa:	e764      	b.n	800f476 <atan+0xce>
 800f5ac:	4b4d      	ldr	r3, [pc, #308]	; (800f6e4 <atan+0x33c>)
 800f5ae:	429e      	cmp	r6, r3
 800f5b0:	dc1d      	bgt.n	800f5ee <atan+0x246>
 800f5b2:	ee10 0a10 	vmov	r0, s0
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	4b4b      	ldr	r3, [pc, #300]	; (800f6e8 <atan+0x340>)
 800f5ba:	4629      	mov	r1, r5
 800f5bc:	f7f0 fe74 	bl	80002a8 <__aeabi_dsub>
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	4606      	mov	r6, r0
 800f5c4:	460f      	mov	r7, r1
 800f5c6:	4b48      	ldr	r3, [pc, #288]	; (800f6e8 <atan+0x340>)
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	4629      	mov	r1, r5
 800f5cc:	f7f1 f820 	bl	8000610 <__aeabi_dmul>
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	4b42      	ldr	r3, [pc, #264]	; (800f6dc <atan+0x334>)
 800f5d4:	f7f0 fe6a 	bl	80002ac <__adddf3>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	460b      	mov	r3, r1
 800f5dc:	4630      	mov	r0, r6
 800f5de:	4639      	mov	r1, r7
 800f5e0:	f7f1 f940 	bl	8000864 <__aeabi_ddiv>
 800f5e4:	f04f 0a02 	mov.w	sl, #2
 800f5e8:	4604      	mov	r4, r0
 800f5ea:	460d      	mov	r5, r1
 800f5ec:	e743      	b.n	800f476 <atan+0xce>
 800f5ee:	462b      	mov	r3, r5
 800f5f0:	ee10 2a10 	vmov	r2, s0
 800f5f4:	2000      	movs	r0, #0
 800f5f6:	493d      	ldr	r1, [pc, #244]	; (800f6ec <atan+0x344>)
 800f5f8:	f7f1 f934 	bl	8000864 <__aeabi_ddiv>
 800f5fc:	f04f 0a03 	mov.w	sl, #3
 800f600:	4604      	mov	r4, r0
 800f602:	460d      	mov	r5, r1
 800f604:	e737      	b.n	800f476 <atan+0xce>
 800f606:	4640      	mov	r0, r8
 800f608:	4649      	mov	r1, r9
 800f60a:	f7f0 fe4f 	bl	80002ac <__adddf3>
 800f60e:	4622      	mov	r2, r4
 800f610:	462b      	mov	r3, r5
 800f612:	f7f0 fffd 	bl	8000610 <__aeabi_dmul>
 800f616:	4e36      	ldr	r6, [pc, #216]	; (800f6f0 <atan+0x348>)
 800f618:	4b36      	ldr	r3, [pc, #216]	; (800f6f4 <atan+0x34c>)
 800f61a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800f61e:	4456      	add	r6, sl
 800f620:	449a      	add	sl, r3
 800f622:	e9da 2300 	ldrd	r2, r3, [sl]
 800f626:	f7f0 fe3f 	bl	80002a8 <__aeabi_dsub>
 800f62a:	4622      	mov	r2, r4
 800f62c:	462b      	mov	r3, r5
 800f62e:	f7f0 fe3b 	bl	80002a8 <__aeabi_dsub>
 800f632:	4602      	mov	r2, r0
 800f634:	460b      	mov	r3, r1
 800f636:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f63a:	f7f0 fe35 	bl	80002a8 <__aeabi_dsub>
 800f63e:	f1bb 0f00 	cmp.w	fp, #0
 800f642:	4604      	mov	r4, r0
 800f644:	460d      	mov	r5, r1
 800f646:	f6bf aece 	bge.w	800f3e6 <atan+0x3e>
 800f64a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f64e:	4604      	mov	r4, r0
 800f650:	461d      	mov	r5, r3
 800f652:	e6c8      	b.n	800f3e6 <atan+0x3e>
 800f654:	a51c      	add	r5, pc, #112	; (adr r5, 800f6c8 <atan+0x320>)
 800f656:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f65a:	e6c4      	b.n	800f3e6 <atan+0x3e>
 800f65c:	f3af 8000 	nop.w
 800f660:	54442d18 	.word	0x54442d18
 800f664:	bff921fb 	.word	0xbff921fb
 800f668:	8800759c 	.word	0x8800759c
 800f66c:	7e37e43c 	.word	0x7e37e43c
 800f670:	e322da11 	.word	0xe322da11
 800f674:	3f90ad3a 	.word	0x3f90ad3a
 800f678:	24760deb 	.word	0x24760deb
 800f67c:	3fa97b4b 	.word	0x3fa97b4b
 800f680:	a0d03d51 	.word	0xa0d03d51
 800f684:	3fb10d66 	.word	0x3fb10d66
 800f688:	c54c206e 	.word	0xc54c206e
 800f68c:	3fb745cd 	.word	0x3fb745cd
 800f690:	920083ff 	.word	0x920083ff
 800f694:	3fc24924 	.word	0x3fc24924
 800f698:	5555550d 	.word	0x5555550d
 800f69c:	3fd55555 	.word	0x3fd55555
 800f6a0:	2c6a6c2f 	.word	0x2c6a6c2f
 800f6a4:	bfa2b444 	.word	0xbfa2b444
 800f6a8:	52defd9a 	.word	0x52defd9a
 800f6ac:	3fadde2d 	.word	0x3fadde2d
 800f6b0:	af749a6d 	.word	0xaf749a6d
 800f6b4:	3fb3b0f2 	.word	0x3fb3b0f2
 800f6b8:	fe231671 	.word	0xfe231671
 800f6bc:	3fbc71c6 	.word	0x3fbc71c6
 800f6c0:	9998ebc4 	.word	0x9998ebc4
 800f6c4:	3fc99999 	.word	0x3fc99999
 800f6c8:	54442d18 	.word	0x54442d18
 800f6cc:	3ff921fb 	.word	0x3ff921fb
 800f6d0:	440fffff 	.word	0x440fffff
 800f6d4:	7ff00000 	.word	0x7ff00000
 800f6d8:	3fdbffff 	.word	0x3fdbffff
 800f6dc:	3ff00000 	.word	0x3ff00000
 800f6e0:	3ff2ffff 	.word	0x3ff2ffff
 800f6e4:	40037fff 	.word	0x40037fff
 800f6e8:	3ff80000 	.word	0x3ff80000
 800f6ec:	bff00000 	.word	0xbff00000
 800f6f0:	0800fff0 	.word	0x0800fff0
 800f6f4:	08010010 	.word	0x08010010

0800f6f8 <fabs>:
 800f6f8:	ec53 2b10 	vmov	r2, r3, d0
 800f6fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f700:	ec43 2b10 	vmov	d0, r2, r3
 800f704:	4770      	bx	lr

0800f706 <finite>:
 800f706:	ee10 3a90 	vmov	r3, s1
 800f70a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800f70e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f712:	0fc0      	lsrs	r0, r0, #31
 800f714:	4770      	bx	lr

0800f716 <matherr>:
 800f716:	2000      	movs	r0, #0
 800f718:	4770      	bx	lr
 800f71a:	0000      	movs	r0, r0
 800f71c:	0000      	movs	r0, r0
	...

0800f720 <nan>:
 800f720:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f728 <nan+0x8>
 800f724:	4770      	bx	lr
 800f726:	bf00      	nop
 800f728:	00000000 	.word	0x00000000
 800f72c:	7ff80000 	.word	0x7ff80000

0800f730 <rint>:
 800f730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f732:	ec51 0b10 	vmov	r0, r1, d0
 800f736:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f73a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 800f73e:	2e13      	cmp	r6, #19
 800f740:	ee10 7a10 	vmov	r7, s0
 800f744:	460b      	mov	r3, r1
 800f746:	4602      	mov	r2, r0
 800f748:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800f74c:	dc58      	bgt.n	800f800 <rint+0xd0>
 800f74e:	2e00      	cmp	r6, #0
 800f750:	da2b      	bge.n	800f7aa <rint+0x7a>
 800f752:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800f756:	4302      	orrs	r2, r0
 800f758:	d023      	beq.n	800f7a2 <rint+0x72>
 800f75a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800f75e:	4302      	orrs	r2, r0
 800f760:	4251      	negs	r1, r2
 800f762:	4311      	orrs	r1, r2
 800f764:	0b09      	lsrs	r1, r1, #12
 800f766:	0c5b      	lsrs	r3, r3, #17
 800f768:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 800f76c:	045b      	lsls	r3, r3, #17
 800f76e:	ea41 0703 	orr.w	r7, r1, r3
 800f772:	4b31      	ldr	r3, [pc, #196]	; (800f838 <rint+0x108>)
 800f774:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f778:	4639      	mov	r1, r7
 800f77a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f77e:	ee10 0a10 	vmov	r0, s0
 800f782:	4632      	mov	r2, r6
 800f784:	463b      	mov	r3, r7
 800f786:	f7f0 fd91 	bl	80002ac <__adddf3>
 800f78a:	e9cd 0100 	strd	r0, r1, [sp]
 800f78e:	463b      	mov	r3, r7
 800f790:	4632      	mov	r2, r6
 800f792:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f796:	f7f0 fd87 	bl	80002a8 <__aeabi_dsub>
 800f79a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f79e:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 800f7a2:	ec41 0b10 	vmov	d0, r0, r1
 800f7a6:	b003      	add	sp, #12
 800f7a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7aa:	4c24      	ldr	r4, [pc, #144]	; (800f83c <rint+0x10c>)
 800f7ac:	4134      	asrs	r4, r6
 800f7ae:	ea01 0704 	and.w	r7, r1, r4
 800f7b2:	4307      	orrs	r7, r0
 800f7b4:	d0f5      	beq.n	800f7a2 <rint+0x72>
 800f7b6:	0861      	lsrs	r1, r4, #1
 800f7b8:	ea03 0001 	and.w	r0, r3, r1
 800f7bc:	4302      	orrs	r2, r0
 800f7be:	d00b      	beq.n	800f7d8 <rint+0xa8>
 800f7c0:	ea23 0101 	bic.w	r1, r3, r1
 800f7c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f7c8:	2e13      	cmp	r6, #19
 800f7ca:	fa43 f306 	asr.w	r3, r3, r6
 800f7ce:	bf0c      	ite	eq
 800f7d0:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800f7d4:	2200      	movne	r2, #0
 800f7d6:	430b      	orrs	r3, r1
 800f7d8:	4619      	mov	r1, r3
 800f7da:	4b17      	ldr	r3, [pc, #92]	; (800f838 <rint+0x108>)
 800f7dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f7e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f7e4:	4610      	mov	r0, r2
 800f7e6:	462b      	mov	r3, r5
 800f7e8:	4622      	mov	r2, r4
 800f7ea:	f7f0 fd5f 	bl	80002ac <__adddf3>
 800f7ee:	e9cd 0100 	strd	r0, r1, [sp]
 800f7f2:	4622      	mov	r2, r4
 800f7f4:	462b      	mov	r3, r5
 800f7f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7fa:	f7f0 fd55 	bl	80002a8 <__aeabi_dsub>
 800f7fe:	e7d0      	b.n	800f7a2 <rint+0x72>
 800f800:	2e33      	cmp	r6, #51	; 0x33
 800f802:	dd08      	ble.n	800f816 <rint+0xe6>
 800f804:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f808:	d1cb      	bne.n	800f7a2 <rint+0x72>
 800f80a:	ee10 2a10 	vmov	r2, s0
 800f80e:	460b      	mov	r3, r1
 800f810:	f7f0 fd4c 	bl	80002ac <__adddf3>
 800f814:	e7c5      	b.n	800f7a2 <rint+0x72>
 800f816:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800f81a:	f04f 34ff 	mov.w	r4, #4294967295
 800f81e:	40f4      	lsrs	r4, r6
 800f820:	4220      	tst	r0, r4
 800f822:	d0be      	beq.n	800f7a2 <rint+0x72>
 800f824:	0861      	lsrs	r1, r4, #1
 800f826:	420f      	tst	r7, r1
 800f828:	bf1f      	itttt	ne
 800f82a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800f82e:	ea27 0101 	bicne.w	r1, r7, r1
 800f832:	4132      	asrne	r2, r6
 800f834:	430a      	orrne	r2, r1
 800f836:	e7cf      	b.n	800f7d8 <rint+0xa8>
 800f838:	08010030 	.word	0x08010030
 800f83c:	000fffff 	.word	0x000fffff

0800f840 <scalbn>:
 800f840:	b570      	push	{r4, r5, r6, lr}
 800f842:	ec55 4b10 	vmov	r4, r5, d0
 800f846:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800f84a:	4606      	mov	r6, r0
 800f84c:	462b      	mov	r3, r5
 800f84e:	b9b2      	cbnz	r2, 800f87e <scalbn+0x3e>
 800f850:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f854:	4323      	orrs	r3, r4
 800f856:	d03c      	beq.n	800f8d2 <scalbn+0x92>
 800f858:	2200      	movs	r2, #0
 800f85a:	4b33      	ldr	r3, [pc, #204]	; (800f928 <scalbn+0xe8>)
 800f85c:	4629      	mov	r1, r5
 800f85e:	ee10 0a10 	vmov	r0, s0
 800f862:	f7f0 fed5 	bl	8000610 <__aeabi_dmul>
 800f866:	4a31      	ldr	r2, [pc, #196]	; (800f92c <scalbn+0xec>)
 800f868:	4296      	cmp	r6, r2
 800f86a:	4604      	mov	r4, r0
 800f86c:	460d      	mov	r5, r1
 800f86e:	460b      	mov	r3, r1
 800f870:	da13      	bge.n	800f89a <scalbn+0x5a>
 800f872:	a329      	add	r3, pc, #164	; (adr r3, 800f918 <scalbn+0xd8>)
 800f874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f878:	f7f0 feca 	bl	8000610 <__aeabi_dmul>
 800f87c:	e00a      	b.n	800f894 <scalbn+0x54>
 800f87e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800f882:	428a      	cmp	r2, r1
 800f884:	d10c      	bne.n	800f8a0 <scalbn+0x60>
 800f886:	ee10 2a10 	vmov	r2, s0
 800f88a:	462b      	mov	r3, r5
 800f88c:	4620      	mov	r0, r4
 800f88e:	4629      	mov	r1, r5
 800f890:	f7f0 fd0c 	bl	80002ac <__adddf3>
 800f894:	4604      	mov	r4, r0
 800f896:	460d      	mov	r5, r1
 800f898:	e01b      	b.n	800f8d2 <scalbn+0x92>
 800f89a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f89e:	3a36      	subs	r2, #54	; 0x36
 800f8a0:	4432      	add	r2, r6
 800f8a2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f8a6:	428a      	cmp	r2, r1
 800f8a8:	dd0b      	ble.n	800f8c2 <scalbn+0x82>
 800f8aa:	ec45 4b11 	vmov	d1, r4, r5
 800f8ae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800f920 <scalbn+0xe0>
 800f8b2:	f000 f83f 	bl	800f934 <copysign>
 800f8b6:	a31a      	add	r3, pc, #104	; (adr r3, 800f920 <scalbn+0xe0>)
 800f8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8bc:	ec51 0b10 	vmov	r0, r1, d0
 800f8c0:	e7da      	b.n	800f878 <scalbn+0x38>
 800f8c2:	2a00      	cmp	r2, #0
 800f8c4:	dd08      	ble.n	800f8d8 <scalbn+0x98>
 800f8c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f8ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f8ce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f8d2:	ec45 4b10 	vmov	d0, r4, r5
 800f8d6:	bd70      	pop	{r4, r5, r6, pc}
 800f8d8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f8dc:	da0d      	bge.n	800f8fa <scalbn+0xba>
 800f8de:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f8e2:	429e      	cmp	r6, r3
 800f8e4:	ec45 4b11 	vmov	d1, r4, r5
 800f8e8:	dce1      	bgt.n	800f8ae <scalbn+0x6e>
 800f8ea:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800f918 <scalbn+0xd8>
 800f8ee:	f000 f821 	bl	800f934 <copysign>
 800f8f2:	a309      	add	r3, pc, #36	; (adr r3, 800f918 <scalbn+0xd8>)
 800f8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f8:	e7e0      	b.n	800f8bc <scalbn+0x7c>
 800f8fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f8fe:	3236      	adds	r2, #54	; 0x36
 800f900:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f904:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f908:	4620      	mov	r0, r4
 800f90a:	4629      	mov	r1, r5
 800f90c:	2200      	movs	r2, #0
 800f90e:	4b08      	ldr	r3, [pc, #32]	; (800f930 <scalbn+0xf0>)
 800f910:	e7b2      	b.n	800f878 <scalbn+0x38>
 800f912:	bf00      	nop
 800f914:	f3af 8000 	nop.w
 800f918:	c2f8f359 	.word	0xc2f8f359
 800f91c:	01a56e1f 	.word	0x01a56e1f
 800f920:	8800759c 	.word	0x8800759c
 800f924:	7e37e43c 	.word	0x7e37e43c
 800f928:	43500000 	.word	0x43500000
 800f92c:	ffff3cb0 	.word	0xffff3cb0
 800f930:	3c900000 	.word	0x3c900000

0800f934 <copysign>:
 800f934:	ec53 2b10 	vmov	r2, r3, d0
 800f938:	ee11 0a90 	vmov	r0, s3
 800f93c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f940:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800f944:	ea41 0300 	orr.w	r3, r1, r0
 800f948:	ec43 2b10 	vmov	d0, r2, r3
 800f94c:	4770      	bx	lr
	...

0800f950 <__errno>:
 800f950:	4b01      	ldr	r3, [pc, #4]	; (800f958 <__errno+0x8>)
 800f952:	6818      	ldr	r0, [r3, #0]
 800f954:	4770      	bx	lr
 800f956:	bf00      	nop
 800f958:	200002d8 	.word	0x200002d8

0800f95c <_sbrk>:
 800f95c:	4b04      	ldr	r3, [pc, #16]	; (800f970 <_sbrk+0x14>)
 800f95e:	6819      	ldr	r1, [r3, #0]
 800f960:	4602      	mov	r2, r0
 800f962:	b909      	cbnz	r1, 800f968 <_sbrk+0xc>
 800f964:	4903      	ldr	r1, [pc, #12]	; (800f974 <_sbrk+0x18>)
 800f966:	6019      	str	r1, [r3, #0]
 800f968:	6818      	ldr	r0, [r3, #0]
 800f96a:	4402      	add	r2, r0
 800f96c:	601a      	str	r2, [r3, #0]
 800f96e:	4770      	bx	lr
 800f970:	200228f8 	.word	0x200228f8
 800f974:	20024084 	.word	0x20024084

0800f978 <_init>:
 800f978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f97a:	bf00      	nop
 800f97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f97e:	bc08      	pop	{r3}
 800f980:	469e      	mov	lr, r3
 800f982:	4770      	bx	lr

0800f984 <_fini>:
 800f984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f986:	bf00      	nop
 800f988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f98a:	bc08      	pop	{r3}
 800f98c:	469e      	mov	lr, r3
 800f98e:	4770      	bx	lr
