{
    "name": "biriscv",
    "folder": "biriscv",
    "sim_files": [],
    "files": [
        "src/core/biriscv_alu.v",
        "src/core/biriscv_csr.v",
        "src/core/biriscv_csr_regfile.v",
        "src/core/biriscv_decode.v",
        "src/core/biriscv_decoder.v",
        "src/core/biriscv_defs.v",
        "src/core/biriscv_divider.v",
        "src/core/biriscv_exec.v",
        "src/core/biriscv_fetch.v",
        "src/core/biriscv_frontend.v",
        "src/core/biriscv_issue.v",
        "src/core/biriscv_lsu.v",
        "src/core/biriscv_mmu.v",
        "src/core/biriscv_multiplier.v",
        "src/core/biriscv_npc.v",
        "src/core/biriscv_pipe_ctrl.v",
        "src/core/biriscv_regfile.v",
        "src/core/biriscv_xilinx_2r1w.v",
        "src/core/riscv_core.v",
        "src/dcache/dcache.v",
        "src/dcache/dcache_axi.v",
        "src/dcache/dcache_axi_axi.v",
        "src/dcache/dcache_core.v",
        "src/dcache/dcache_core_data_ram.v",
        "src/dcache/dcache_core_tag_ram.v",
        "src/dcache/dcache_if_pmem.v",
        "src/dcache/dcache_mux.v",
        "src/dcache/dcache_pmem_mux.v",
        "src/icache/icache.v",
        "src/icache/icache_data_ram.v",
        "src/icache/icache_tag_ram.v",
        "src/tcm/dport_axi.v",
        "src/tcm/dport_mux.v",
        "src/tcm/tcm_mem.v",
        "src/tcm/tcm_mem_pmem.v",
        "src/tcm/tcm_mem_ram.v",
        "src/top/riscv_tcm_top.v",
        "src/top/riscv_top.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/ultraembedded/biriscv",
    "top_module": "biriscv_frontend",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}