<stg><name>matmul_Pipeline_nopart1_nopart2</name>


<trans_list>

<trans id="541" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %temp_sum_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %temp_sum_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %temp_sum_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %temp_sum_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %temp_sum_V_4_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %temp_sum_V_5_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %temp_sum_V_6_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %temp_sum_V_7_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %temp_sum_V_8_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %temp_sum_V_9_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %temp_sum_V_10_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %temp_sum_V_11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %temp_sum_V_12_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %temp_sum_V_13_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %temp_sum_V_14_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %temp_sum_V_15_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i5 0, i5 %row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i5 0, i5 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2 %icmp_ln68 = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3 %add_ln68_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0 %col_load = load i5 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2 %row_load = load i5 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3 %add_ln68 = add i5 %row_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:6 %icmp_ln72 = icmp_eq  i5 %col_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:7 %select_ln68 = select i1 %icmp_ln72, i5 0, i5 %col_load

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:8 %select_ln68_1 = select i1 %icmp_ln72, i5 %add_ln68, i5 %row_load

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="5">
<![CDATA[
.preheader:9 %empty_31 = trunc i5 %select_ln68_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:60 %cmp59 = icmp_eq  i5 %select_ln68, i5 0

]]></Node>
<StgValue><ssdm name="cmp59"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="5">
<![CDATA[
.preheader:61 %empty_32 = trunc i5 %select_ln68

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:62 %tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
.preheader:63 %tmp_23_cast = zext i8 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:64 %A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:65 %tmp_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
.preheader:66 %zext_ln232 = zext i8 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:67 %B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:68 %or_ln232 = or i8 %tmp_19, i8 1

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:69 %tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:70 %B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:113 %cmp72 = icmp_eq  i5 %select_ln68, i5 15

]]></Node>
<StgValue><ssdm name="cmp72"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
.preheader:114 %A_V_load = load i8 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
.preheader:116 %B_V_load = load i8 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:119 %br_ln82 = br i1 %cmp72, void %.split8.1, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
.split8.1:2 %B_V_load_1 = load i8 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.1:5 %br_ln82 = br i1 %cmp72, void %.split8.2, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.2:5 %br_ln82 = br i1 %cmp72, void %.split8.3, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.3:5 %br_ln82 = br i1 %cmp72, void %.split8.4, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.4:5 %br_ln82 = br i1 %cmp72, void %.split8.5, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.5:5 %br_ln82 = br i1 %cmp72, void %.split8.6, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.6:5 %br_ln82 = br i1 %cmp72, void %.split8.7, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.7:5 %br_ln82 = br i1 %cmp72, void %.split8.8, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.8:5 %br_ln82 = br i1 %cmp72, void %.split8.9, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.9:5 %br_ln82 = br i1 %cmp72, void %.split8.10, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.10:5 %br_ln82 = br i1 %cmp72, void %.split8.11, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.11:5 %br_ln82 = br i1 %cmp72, void %.split8.12, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.12:5 %br_ln82 = br i1 %cmp72, void %.split8.13, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.13:5 %br_ln82 = br i1 %cmp72, void %.split8.14, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.14:5 %br_ln82 = br i1 %cmp72, void %.split8.15, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8.15:5 %br_ln82 = br i1 %cmp72, void %._crit_edge.15, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.15:0 %add_ln72 = add i5 %select_ln68, i5 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.15:1 %store_ln68 = store i9 %add_ln68_1, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.15:2 %store_ln68 = store i5 %select_ln68_1, i5 %row

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.15:19 %store_ln72 = store i5 %add_ln72, i5 %col

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:71 %or_ln232_1 = or i8 %tmp_19, i8 2

]]></Node>
<StgValue><ssdm name="or_ln232_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:72 %tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:73 %B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="B_V_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:74 %or_ln232_2 = or i8 %tmp_19, i8 3

]]></Node>
<StgValue><ssdm name="or_ln232_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:75 %tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:76 %B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="B_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
.preheader:114 %A_V_load = load i8 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
.preheader:116 %B_V_load = load i8 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:117 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
.split8.1:2 %B_V_load_1 = load i8 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
.split8.2:2 %B_V_load_2 = load i8 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
.split8.3:2 %B_V_load_3 = load i8 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:77 %or_ln232_3 = or i8 %tmp_19, i8 4

]]></Node>
<StgValue><ssdm name="or_ln232_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:78 %tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:79 %B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="B_V_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:80 %or_ln232_4 = or i8 %tmp_19, i8 5

]]></Node>
<StgValue><ssdm name="or_ln232_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:81 %tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:82 %B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="B_V_addr_5"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:117 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
.split8.2:2 %B_V_load_2 = load i8 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
.split8.3:2 %B_V_load_3 = load i8 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
.split8.4:2 %B_V_load_4 = load i8 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
.split8.5:2 %B_V_load_5 = load i8 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
.preheader:1 %temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:83 %or_ln232_5 = or i8 %tmp_19, i8 6

]]></Node>
<StgValue><ssdm name="or_ln232_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:84 %tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_5

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:85 %B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="B_V_addr_6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:86 %or_ln232_6 = or i8 %tmp_19, i8 7

]]></Node>
<StgValue><ssdm name="or_ln232_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:87 %tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:88 %B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="B_V_addr_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader:115 %select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:117 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:118 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
.split8.1:0 %temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.1:1 %select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
.split8.4:2 %B_V_load_4 = load i8 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
.split8.5:2 %B_V_load_5 = load i8 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="8">
<![CDATA[
.split8.6:2 %B_V_load_6 = load i8 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8">
<![CDATA[
.split8.7:2 %B_V_load_7 = load i8 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:10 %tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
.preheader:11 %tmp_7_cast = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12 %C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:13 %or_ln82 = or i8 %tmp_7, i8 1

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:14 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15 %C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="C_V_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:89 %or_ln232_7 = or i8 %tmp_19, i8 8

]]></Node>
<StgValue><ssdm name="or_ln232_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:90 %tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:91 %B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="B_V_addr_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:92 %or_ln232_8 = or i8 %tmp_19, i8 9

]]></Node>
<StgValue><ssdm name="or_ln232_8"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:93 %tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_8

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:94 %B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="B_V_addr_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:118 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_0, i8 %C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_1, i8 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.split8.2:0 %temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.2:1 %select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
.split8.3:0 %temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1_load"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.3:1 %select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="8">
<![CDATA[
.split8.6:2 %B_V_load_6 = load i8 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8">
<![CDATA[
.split8.7:2 %B_V_load_7 = load i8 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
.split8.8:2 %B_V_load_8 = load i8 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
.split8.9:2 %B_V_load_9 = load i8 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:17 %store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:18 %store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:16 %or_ln82_1 = or i8 %tmp_7, i8 2

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:17 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18 %C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="C_V_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:19 %or_ln82_2 = or i8 %tmp_7, i8 3

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:20 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:21 %C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="C_V_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:95 %or_ln232_9 = or i8 %tmp_19, i8 10

]]></Node>
<StgValue><ssdm name="or_ln232_9"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:96 %tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:97 %B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="B_V_addr_10"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:98 %or_ln232_10 = or i8 %tmp_19, i8 11

]]></Node>
<StgValue><ssdm name="or_ln232_10"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:99 %tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_10

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:100 %B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="B_V_addr_11"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_2, i8 %C_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_3, i8 %C_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
.split8.4:0 %temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1_load"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.4:1 %select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16">
<![CDATA[
.split8.5:0 %temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1_load"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.5:1 %select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8">
<![CDATA[
.split8.8:2 %B_V_load_8 = load i8 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
.split8.9:2 %B_V_load_9 = load i8 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8">
<![CDATA[
.split8.10:2 %B_V_load_10 = load i8 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8">
<![CDATA[
.split8.11:2 %B_V_load_11 = load i8 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:15 %store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:16 %store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:22 %or_ln82_3 = or i8 %tmp_7, i8 4

]]></Node>
<StgValue><ssdm name="or_ln82_3"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:23 %tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24 %C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="C_V_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:25 %or_ln82_4 = or i8 %tmp_7, i8 5

]]></Node>
<StgValue><ssdm name="or_ln82_4"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:26 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:27 %C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="C_V_addr_5"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:101 %or_ln232_11 = or i8 %tmp_19, i8 12

]]></Node>
<StgValue><ssdm name="or_ln232_11"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:102 %tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_11

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:103 %B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="B_V_addr_12"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:104 %or_ln232_12 = or i8 %tmp_19, i8 13

]]></Node>
<StgValue><ssdm name="or_ln232_12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:105 %tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_12

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:106 %B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="B_V_addr_13"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_4, i8 %C_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_5, i8 %C_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
.split8.6:0 %temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.6:1 %select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_6"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16">
<![CDATA[
.split8.7:0 %temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1_load"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.7:1 %select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_7"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8">
<![CDATA[
.split8.10:2 %B_V_load_10 = load i8 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8">
<![CDATA[
.split8.11:2 %B_V_load_11 = load i8 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
.split8.12:2 %B_V_load_12 = load i8 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
.split8.13:2 %B_V_load_13 = load i8 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:13 %store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:14 %store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:28 %or_ln82_5 = or i8 %tmp_7, i8 6

]]></Node>
<StgValue><ssdm name="or_ln82_5"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:29 %tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:30 %C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="C_V_addr_6"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:31 %or_ln82_6 = or i8 %tmp_7, i8 7

]]></Node>
<StgValue><ssdm name="or_ln82_6"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:32 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:33 %C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="C_V_addr_7"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:107 %or_ln232_13 = or i8 %tmp_19, i8 14

]]></Node>
<StgValue><ssdm name="or_ln232_13"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:108 %tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_13

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:109 %B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="B_V_addr_14"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:110 %or_ln232_14 = or i8 %tmp_19, i8 15

]]></Node>
<StgValue><ssdm name="or_ln232_14"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:111 %tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_14

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:112 %B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="B_V_addr_15"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_6, i8 %C_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.7

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_7, i8 %C_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.8

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
.split8.8:0 %temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1_load"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.8:1 %select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_8"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16">
<![CDATA[
.split8.9:0 %temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.9:1 %select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_9"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
.split8.12:2 %B_V_load_12 = load i8 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
.split8.13:2 %B_V_load_13 = load i8 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
.split8.14:2 %B_V_load_14 = load i8 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
.split8.15:2 %B_V_load_15 = load i8 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:11 %store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:12 %store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:34 %or_ln82_7 = or i8 %tmp_7, i8 8

]]></Node>
<StgValue><ssdm name="or_ln82_7"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:35 %tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:36 %C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="C_V_addr_8"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:37 %or_ln82_8 = or i8 %tmp_7, i8 9

]]></Node>
<StgValue><ssdm name="or_ln82_8"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:38 %tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:39 %C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="C_V_addr_9"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_8, i8 %C_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.9

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_9, i8 %C_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16">
<![CDATA[
.split8.10:0 %temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1_load"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.10:1 %select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_10"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16">
<![CDATA[
.split8.11:0 %temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1_load"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.11:1 %select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_11"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
.split8.14:2 %B_V_load_14 = load i8 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
.split8.15:2 %B_V_load_15 = load i8 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:9 %store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:10 %store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:40 %or_ln82_9 = or i8 %tmp_7, i8 10

]]></Node>
<StgValue><ssdm name="or_ln82_9"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:41 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:42 %C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="C_V_addr_10"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:43 %or_ln82_10 = or i8 %tmp_7, i8 11

]]></Node>
<StgValue><ssdm name="or_ln82_10"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:44 %tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:45 %C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="C_V_addr_11"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_10, i8 %C_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.11

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_11, i8 %C_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.12

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
.split8.12:0 %temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1_load"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.12:1 %select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_12"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
.split8.13:0 %temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1_load"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.13:1 %select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_13"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:7 %store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:8 %store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:46 %or_ln82_11 = or i8 %tmp_7, i8 12

]]></Node>
<StgValue><ssdm name="or_ln82_11"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:47 %tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:48 %C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="C_V_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:49 %or_ln82_12 = or i8 %tmp_7, i8 13

]]></Node>
<StgValue><ssdm name="or_ln82_12"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:50 %tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:51 %C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="C_V_addr_13"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_12, i8 %C_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.13

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_13, i8 %C_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.14

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16">
<![CDATA[
.split8.14:0 %temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1_load"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.14:1 %select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_14"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16">
<![CDATA[
.split8.15:0 %temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1_load"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split8.15:1 %select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_15"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:5 %store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:6 %store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:52 %or_ln82_13 = or i8 %tmp_7, i8 14

]]></Node>
<StgValue><ssdm name="or_ln82_13"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:53 %tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:54 %C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="C_V_addr_14"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:55 %or_ln82_14 = or i8 %tmp_7, i8 15

]]></Node>
<StgValue><ssdm name="or_ln82_14"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader:56 %tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:57 %C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="C_V_addr_15"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:58 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:59 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_14, i8 %C_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split8.15

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_15, i8 %C_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:3 %store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.15:4 %store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.15:20 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
