// Seed: 3273579935
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output uwire id_3,
    output wor id_4,
    output wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    input wire id_13
    , id_15
);
  assign id_8 = id_0 >= id_7;
endmodule
module module_1 (
    input  tri1  id_0,
    input  logic id_1,
    output uwire id_2,
    output logic id_3,
    input  logic id_4,
    output tri1  id_5,
    output logic id_6
);
  always @(1 or posedge 1 * id_0) begin
    id_6 <= id_4;
    id_6 = id_1;
    assume (1 == id_1);
    disable id_8;
    id_3 = id_1;
  end
  module_0(
      id_0, id_0, id_0, id_2, id_5, id_2, id_5, id_0, id_2, id_0, id_2, id_2, id_2, id_0
  );
endmodule
