Metric,Value
design__instance__count,1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,25
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-1.875394
clock__skew__worst_setup__corner:nom_tt_025C_1v80,3.052212
timing__hold__ws__corner:nom_tt_025C_1v80,0.303301
timing__setup__ws__corner:nom_tt_025C_1v80,5.806607
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,5
design__max_fanout_violation__count,225
design__max_cap_violation__count,2
clock__skew__worst_hold,-1.863222
clock__skew__worst_setup,3.172084
timing__hold__ws,0.174428
timing__setup__ws,0.172083
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39520
design__violations,0
antenna__violating__nets,0
antenna__violating__pins,0
antenna__count,0
route__net,637
route__net__special,8
route__drc_errors__iter:1,63
route__wirelength__iter:1,37906
route__drc_errors__iter:2,3
route__wirelength__iter:2,37575
route__drc_errors__iter:3,2
route__wirelength__iter:3,37578
route__drc_errors__iter:4,0
route__wirelength__iter:4,37577
route__drc_errors,0
route__wirelength,37577
route__vias,1100
route__vias__singlecut,1100
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,206.14
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,25
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.899352
clock__skew__worst_setup__corner:nom_ss_100C_1v60,3.172084
timing__hold__ws__corner:nom_ss_100C_1v60,0.964928
timing__setup__ws__corner:nom_ss_100C_1v60,0.285223
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,25
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-1.866035
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,3.038799
timing__hold__ws__corner:nom_ff_n40C_1v95,0.18965
timing__setup__ws__corner:nom_ff_n40C_1v95,7.552577
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,25
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-1.871605
clock__skew__worst_setup__corner:min_tt_025C_1v80,3.047763
timing__hold__ws__corner:min_tt_025C_1v80,0.385268
timing__setup__ws__corner:min_tt_025C_1v80,5.94576
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,25
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.891126
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.155879
timing__hold__ws__corner:min_ss_100C_1v60,1.114632
timing__setup__ws__corner:min_ss_100C_1v60,0.531781
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,25
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-1.863222
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.03579
timing__hold__ws__corner:min_ff_n40C_1v95,0.24632
timing__setup__ws__corner:min_ff_n40C_1v95,7.668749
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,25
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-1.875816
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.044067
timing__hold__ws__corner:max_tt_025C_1v80,0.285691
timing__setup__ws__corner:max_tt_025C_1v80,5.684457
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3
design__max_fanout_violation__count__corner:max_ss_100C_1v60,25
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.899189
clock__skew__worst_setup__corner:max_ss_100C_1v60,3.160417
timing__hold__ws__corner:max_ss_100C_1v60,0.9412
timing__setup__ws__corner:max_ss_100C_1v60,0.172083
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,25
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-1.866478
clock__skew__worst_setup__corner:max_ff_n40C_1v95,3.033387
timing__hold__ws__corner:max_ff_n40C_1v95,0.174428
timing__setup__ws__corner:max_ff_n40C_1v95,7.457088
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,1.9984E-15
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0
ir__drop__worst,2.0000000000000001554107997533221584766143712023900302909851234289817512035369873046875E-15
design__xor_difference__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
