#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001357f4f66f0 .scope module, "top_level_tb" "top_level_tb" 2 3;
 .timescale -9 -9;
P_000001357f4f9090 .param/l "HCLK" 1 2 4, +C4<00000000000000000000000000000101>;
v000001357f4f6a10_0 .var "clk", 0 0;
v000001357f4f6ab0_0 .var "rst", 0 0;
S_000001357f4f6880 .scope module, "tl" "TopLevel" 2 8, 3 1 0, S_000001357f4f66f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001357f4f6fb0_0 .net "clk", 0 0, v000001357f4f6a10_0;  1 drivers
v000001357f4fa7c0_0 .net "rst", 0 0, v000001357f4f6ab0_0;  1 drivers
    .scope S_000001357f4f66f0;
T_0 ;
    %delay 5, 0;
    %load/vec4 v000001357f4f6a10_0;
    %inv;
    %store/vec4 v000001357f4f6a10_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001357f4f66f0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "top_level_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001357f4f66f0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001357f4f6ab0_0, 0, 1;
    %store/vec4 v000001357f4f6a10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001357f4f6ab0_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top_level_tb.v";
    "./top_level.v";
