#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x102fd7190 .scope module, "tb_top_system" "tb_top_system" 2 4;
 .timescale -9 -9;
P_0x102fd6650 .param/l "CLK_HALF" 1 2 28, +C4<00000000000000000000000000110010>;
P_0x102fd6690 .param/l "FUNCTION_ALIGN_LEFT" 1 2 42, C4<00>;
P_0x102fd66d0 .param/l "FUNCTION_ALIGN_RIGHT" 1 2 43, C4<01>;
P_0x102fd6710 .param/l "FUNCTION_RANGE_BETWEEN_COMPARES" 1 2 44, C4<10>;
P_0x102fd6750 .param/l "REG_COMPARE1" 1 2 33, C4<000011>;
P_0x102fd6790 .param/l "REG_COMPARE2" 1 2 34, C4<000101>;
P_0x102fd67d0 .param/l "REG_COUNTER_EN" 1 2 32, C4<000010>;
P_0x102fd6810 .param/l "REG_COUNTER_RESET" 1 2 35, C4<000111>;
P_0x102fd6850 .param/l "REG_COUNTER_VAL" 1 2 36, C4<001000>;
P_0x102fd6890 .param/l "REG_FUNCTIONS" 1 2 40, C4<001101>;
P_0x102fd68d0 .param/l "REG_PERIOD" 1 2 31, C4<000000>;
P_0x102fd6910 .param/l "REG_PRESCALE" 1 2 37, C4<001010>;
P_0x102fd6950 .param/l "REG_PWM_EN" 1 2 39, C4<001100>;
P_0x102fd6990 .param/l "REG_UPNOTDOWN" 1 2 38, C4<001011>;
P_0x102fd69d0 .param/l "SCLK_HALF" 1 2 29, +C4<00000000000000000000000000110010>;
v0x7ecc9cd20_0 .var "clk", 0 0;
v0x7ecc9cdc0_0 .var "counter_lsb", 7 0;
v0x7ecc9ce60_0 .var "cs_n", 0 0;
v0x7ecc9cf00_0 .net "pwm_out", 0 0, L_0x7ed080460;  1 drivers
v0x7ecc9cfa0_0 .var "rst_n", 0 0;
v0x7ecc9d040_0 .var "sclk", 0 0;
o0x7ec8454b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ecc9d0e0_0 .net "tb_miso", 0 0, o0x7ec8454b0;  0 drivers
v0x7ecc9d180_0 .var "tb_mosi", 0 0;
S_0x102fd5ff0 .scope task, "apply_reset" "apply_reset" 2 56, 2 56 0, S_0x102fd7190;
 .timescale -9 -9;
TD_tb_top_system.apply_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9cfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9d180_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9cfa0_0, 0, 1;
    %delay 250, 0;
    %vpi_call 2 65 "$display", "Time %0t: Reset deasserted.", $time {0 0 0};
    %end;
S_0x102fc4200 .scope task, "check_pwm_duty" "check_pwm_duty" 2 129, 2 129 0, S_0x102fd7190;
 .timescale -9 -9;
v0x102fd6170_0 .var/i "exp", 31 0;
v0x102fd7310_0 .var/i "high_count", 31 0;
v0x102fd2e90_0 .var/i "high_per_period", 31 0;
v0x102fd47f0_0 .var/i "i", 31 0;
v0x102fd5790_0 .var/i "num_periods", 31 0;
v0x102fd55b0_0 .var/i "period_val", 31 0;
v0x102fd3df0_0 .var/i "total_ticks", 31 0;
E_0x7ecc62e40 .event posedge, v0x102fcdde0_0;
TD_tb_top_system.check_pwm_duty ;
    %load/vec4 v0x102fd55b0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x102fd5790_0;
    %mul;
    %store/vec4 v0x102fd3df0_0, 0, 32;
    %load/vec4 v0x102fd2e90_0;
    %load/vec4 v0x102fd5790_0;
    %mul;
    %store/vec4 v0x102fd6170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x102fd7310_0, 0, 32;
    %delay 250, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x102fd47f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x102fd47f0_0;
    %load/vec4 v0x102fd3df0_0;
    %cmp/s;
    %jmp/0xz T_1.1, 5;
    %wait E_0x7ecc62e40;
    %load/vec4 v0x7ecc9cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x102fd7310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x102fd7310_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x102fd47f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x102fd47f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x102fd6170_0;
    %subi 1, 0, 32;
    %load/vec4 v0x102fd7310_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.6, 5;
    %load/vec4 v0x102fd7310_0;
    %load/vec4 v0x102fd6170_0;
    %addi 1, 0, 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 151 "$display", "[PASS] PWM duty aprox. corect: high=%0d, expected ~%0d", v0x102fd7310_0, v0x102fd6170_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 154 "$display", "[FAIL] PWM duty incorect: high=%0d, expected %0d", v0x102fd7310_0, v0x102fd6170_0 {0 0 0};
T_1.5 ;
    %end;
S_0x102fc4380 .scope module, "dut" "top" 2 18, 3 5 0, S_0x102fd7190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "cs_n";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /OUTPUT 1 "pwm_out";
v0x7ecc9b700_0 .net "addr", 5 0, L_0x102fc4500;  1 drivers
v0x7ecc9b7a0_0 .net "clk", 0 0, v0x7ecc9cd20_0;  1 drivers
v0x7ecc9b840_0 .net "compare1", 15 0, L_0x7ed0802a0;  1 drivers
v0x7ecc9b8e0_0 .net "compare2", 15 0, L_0x7ed080310;  1 drivers
v0x7ecc9b980_0 .net "count_reset", 0 0, L_0x7ed080070;  1 drivers
v0x7ecc9ba20_0 .net "counter_val", 15 0, L_0x7ed0803f0;  1 drivers
v0x7ecc9bac0_0 .net "cs_n", 0 0, v0x7ecc9ce60_0;  1 drivers
o0x7ec844610 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ecc9bb60_0 .net "data_in", 7 0, o0x7ec844610;  0 drivers
v0x7ecc9bc00_0 .net "data_out", 7 0, L_0x7ecc74780;  1 drivers
v0x7ecc9bca0_0 .net "data_read", 7 0, v0x7ecc9a440_0;  1 drivers
v0x7ecc9bd40_0 .net "data_write", 7 0, L_0x102fd3e90;  1 drivers
v0x7ecc9bde0_0 .net "en", 0 0, L_0x7ed080000;  1 drivers
v0x7ecc9be80_0 .net "functions", 7 0, v0x7ecc9a580_0;  1 drivers
RS_0x7ec845480 .resolv tri, v0x7ecc9b480_0, v0x7ecc9d180_0;
v0x7ecc9bf20_0 .net8 "miso", 0 0, RS_0x7ec845480;  2 drivers
v0x7ecc9c000_0 .net "mosi", 0 0, o0x7ec8454b0;  alias, 0 drivers
v0x7ecc9c0a0_0 .net "period", 15 0, L_0x102fd5650;  1 drivers
v0x7ecc9c140_0 .net "prescale", 7 0, v0x7ecc9a6c0_0;  1 drivers
v0x7ecc9c1e0_0 .net "pwm_en", 0 0, L_0x7ed0801c0;  1 drivers
v0x7ecc9c280_0 .net "pwm_out", 0 0, L_0x7ed080460;  alias, 1 drivers
v0x7ecc9c320_0 .net "read", 0 0, L_0x102fd6fb0;  1 drivers
v0x7ecc9c3c0_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  1 drivers
v0x7ecc9c460_0 .net "sclk", 0 0, v0x7ecc9d040_0;  1 drivers
v0x7ecc9c500_0 .net "upnotdown", 0 0, L_0x7ed0800e0;  1 drivers
v0x7ecc9c5a0_0 .net "write", 0 0, L_0x102fd3cd0;  1 drivers
S_0x102fcdbc0 .scope module, "i_counter" "counter" 3 81, 4 1 0, S_0x102fc4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "count_val";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "count_reset";
    .port_info 6 /INPUT 1 "upnotdown";
    .port_info 7 /INPUT 8 "prescale";
L_0x7ed0803f0 .functor BUFZ 16, v0x7ecc983c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ec878058 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x102fcdd40_0 .net/2u *"_ivl_2", 15 0, L_0x7ec878058;  1 drivers
v0x102fcdde0_0 .net "clk", 0 0, v0x7ecc9cd20_0;  alias, 1 drivers
v0x7ecc98000_0 .net "count_reset", 0 0, L_0x7ed080070;  alias, 1 drivers
v0x7ecc980a0_0 .net "count_val", 15 0, L_0x7ed0803f0;  alias, 1 drivers
v0x7ecc98140_0 .net "en", 0 0, L_0x7ed080000;  alias, 1 drivers
v0x7ecc981e0_0 .net "period", 15 0, L_0x102fd5650;  alias, 1 drivers
v0x7ecc98280_0 .net "prescale", 7 0, v0x7ecc9a6c0_0;  alias, 1 drivers
v0x7ecc98320_0 .net "psc_limit", 15 0, L_0x7ecc740a0;  1 drivers
v0x7ecc983c0_0 .var "r_count", 15 0;
v0x7ecc98460_0 .var "r_psc", 15 0;
v0x7ecc98500_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  alias, 1 drivers
v0x7ecc985a0_0 .net "upnotdown", 0 0, L_0x7ed0800e0;  alias, 1 drivers
E_0x7ecc62e80/0 .event negedge, v0x7ecc98500_0;
E_0x7ecc62e80/1 .event posedge, v0x102fcdde0_0;
E_0x7ecc62e80 .event/or E_0x7ecc62e80/0, E_0x7ecc62e80/1;
L_0x7ecc740a0 .shift/l 16, L_0x7ec878058, v0x7ecc9a6c0_0;
S_0x102fcd440 .scope module, "i_instr_dcd" "instr_dcd" 3 48, 5 1 0, S_0x102fc4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "byte_sync";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "read";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 6 "addr";
    .port_info 8 /INPUT 8 "data_read";
    .port_info 9 /OUTPUT 8 "data_write";
P_0x7ecc40100 .param/l "ST_DATA" 1 5 42, +C4<00000000000000000000000000000001>;
P_0x7ecc40140 .param/l "ST_SETUP" 1 5 41, +C4<00000000000000000000000000000000>;
L_0x102fd6fb0 .functor BUFZ 1, v0x7ecc98f00_0, C4<0>, C4<0>, C4<0>;
L_0x102fd3cd0 .functor BUFZ 1, v0x7ecc98fa0_0, C4<0>, C4<0>, C4<0>;
L_0x102fc4500 .functor BUFZ 6, v0x7ecc98dc0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x102fd3e90 .functor BUFZ 8, v0x7ecc98e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ec878010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ecc98640_0 .net/2u *"_ivl_8", 7 0, L_0x7ec878010;  1 drivers
v0x7ecc986e0_0 .net "addr", 5 0, L_0x102fc4500;  alias, 1 drivers
v0x7ecc98780_0 .var "base_addr", 5 0;
v0x7ecc98820_0 .var "byte_sel", 0 0;
o0x7ec8445e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ecc988c0_0 .net "byte_sync", 0 0, o0x7ec8445e0;  0 drivers
v0x7ecc98960_0 .net "clk", 0 0, v0x7ecc9cd20_0;  alias, 1 drivers
v0x7ecc98a00_0 .net "data_in", 7 0, o0x7ec844610;  alias, 0 drivers
v0x7ecc98aa0_0 .net "data_out", 7 0, L_0x7ecc74780;  alias, 1 drivers
v0x7ecc98b40_0 .net "data_read", 7 0, v0x7ecc9a440_0;  alias, 1 drivers
v0x7ecc98be0_0 .net "data_write", 7 0, L_0x102fd3e90;  alias, 1 drivers
v0x7ecc98c80_0 .var "is_read_op", 0 0;
v0x7ecc98d20_0 .var "next_state", 0 0;
v0x7ecc98dc0_0 .var "r_addr", 5 0;
v0x7ecc98e60_0 .var "r_data_write", 7 0;
v0x7ecc98f00_0 .var "r_read", 0 0;
v0x7ecc98fa0_0 .var "r_write", 0 0;
v0x7ecc99040_0 .net "read", 0 0, L_0x102fd6fb0;  alias, 1 drivers
v0x7ecc990e0_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  alias, 1 drivers
v0x7ecc99180_0 .var "state", 0 0;
v0x7ecc99220_0 .net "write", 0 0, L_0x102fd3cd0;  alias, 1 drivers
E_0x7ecc62ec0 .event anyedge, v0x7ecc99180_0, v0x7ecc988c0_0;
L_0x7ecc74780 .functor MUXZ 8, L_0x7ec878010, v0x7ecc9a440_0, v0x7ecc98f00_0, C4<>;
S_0x102fcc410 .scope module, "i_pwm_gen" "pwm_gen" 3 92, 6 1 0, S_0x102fc4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pwm_en";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 8 "functions";
    .port_info 5 /INPUT 16 "compare1";
    .port_info 6 /INPUT 16 "compare2";
    .port_info 7 /INPUT 16 "count_val";
    .port_info 8 /OUTPUT 1 "pwm_out";
L_0x7ed080460 .functor BUFZ 1, v0x7ecc99900_0, C4<0>, C4<0>, C4<0>;
v0x7ecc992c0_0 .net "align_mode", 0 0, L_0x7ecc9d220;  1 drivers
v0x7ecc99360_0 .net "align_right", 0 0, L_0x7ecc9d2c0;  1 drivers
v0x7ecc99400_0 .net "clk", 0 0, v0x7ecc9cd20_0;  alias, 1 drivers
v0x7ecc994a0_0 .net "compare1", 15 0, L_0x7ed0802a0;  alias, 1 drivers
v0x7ecc99540_0 .net "compare2", 15 0, L_0x7ed080310;  alias, 1 drivers
v0x7ecc995e0_0 .net "count_val", 15 0, L_0x7ed0803f0;  alias, 1 drivers
v0x7ecc99680_0 .net "functions", 7 0, v0x7ecc9a580_0;  alias, 1 drivers
v0x7ecc99720_0 .net "period", 15 0, L_0x102fd5650;  alias, 1 drivers
v0x7ecc997c0_0 .net "pwm_en", 0 0, L_0x7ed0801c0;  alias, 1 drivers
v0x7ecc99860_0 .net "pwm_out", 0 0, L_0x7ed080460;  alias, 1 drivers
v0x7ecc99900_0 .var "r_pwm", 0 0;
v0x7ecc999a0_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  alias, 1 drivers
E_0x7ecc62f00/0 .event anyedge, v0x7ecc997c0_0, v0x7ecc994a0_0, v0x7ecc99540_0, v0x7ecc992c0_0;
E_0x7ecc62f00/1 .event anyedge, v0x7ecc99360_0, v0x7ecc980a0_0;
E_0x7ecc62f00 .event/or E_0x7ecc62f00/0, E_0x7ecc62f00/1;
L_0x7ecc9d220 .part v0x7ecc9a580_0, 1, 1;
L_0x7ecc9d2c0 .part v0x7ecc9a580_0, 0, 1;
S_0x102fcc590 .scope module, "i_regs" "regs" 3 61, 7 1 0, S_0x102fc4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "addr";
    .port_info 5 /OUTPUT 8 "data_read";
    .port_info 6 /INPUT 8 "data_write";
    .port_info 7 /INPUT 16 "counter_val";
    .port_info 8 /OUTPUT 16 "period";
    .port_info 9 /OUTPUT 1 "en";
    .port_info 10 /OUTPUT 1 "count_reset";
    .port_info 11 /OUTPUT 1 "upnotdown";
    .port_info 12 /OUTPUT 8 "prescale";
    .port_info 13 /OUTPUT 1 "pwm_en";
    .port_info 14 /OUTPUT 8 "functions";
    .port_info 15 /OUTPUT 16 "compare1";
    .port_info 16 /OUTPUT 16 "compare2";
L_0x102fd5650 .functor BUFZ 16, v0x7ecc9a620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ed080000 .functor BUFZ 1, v0x7ecc9a4e0_0, C4<0>, C4<0>, C4<0>;
L_0x7ed080070 .functor BUFZ 1, v0x7ecc9a3a0_0, C4<0>, C4<0>, C4<0>;
L_0x7ed0800e0 .functor BUFZ 1, v0x7ecc9a800_0, C4<0>, C4<0>, C4<0>;
L_0x7ed0801c0 .functor BUFZ 1, v0x7ecc9a760_0, C4<0>, C4<0>, C4<0>;
L_0x7ed0802a0 .functor BUFZ 16, v0x7ecc9a260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ed080310 .functor BUFZ 16, v0x7ecc9a300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ecc99a40_0 .net "addr", 5 0, L_0x102fc4500;  alias, 1 drivers
v0x7ecc99ae0_0 .net "clk", 0 0, v0x7ecc9cd20_0;  alias, 1 drivers
v0x7ecc99b80_0 .net "compare1", 15 0, L_0x7ed0802a0;  alias, 1 drivers
v0x7ecc99c20_0 .net "compare2", 15 0, L_0x7ed080310;  alias, 1 drivers
v0x7ecc99cc0_0 .net "count_reset", 0 0, L_0x7ed080070;  alias, 1 drivers
v0x7ecc99d60_0 .net "counter_val", 15 0, L_0x7ed0803f0;  alias, 1 drivers
v0x7ecc99e00_0 .net "data_read", 7 0, v0x7ecc9a440_0;  alias, 1 drivers
v0x7ecc99ea0_0 .net "data_write", 7 0, L_0x102fd3e90;  alias, 1 drivers
v0x7ecc99f40_0 .net "en", 0 0, L_0x7ed080000;  alias, 1 drivers
v0x7ecc99fe0_0 .net "functions", 7 0, v0x7ecc9a580_0;  alias, 1 drivers
v0x7ecc9a080_0 .net "period", 15 0, L_0x102fd5650;  alias, 1 drivers
v0x7ecc9a120_0 .net "prescale", 7 0, v0x7ecc9a6c0_0;  alias, 1 drivers
v0x7ecc9a1c0_0 .net "pwm_en", 0 0, L_0x7ed0801c0;  alias, 1 drivers
v0x7ecc9a260_0 .var "r_compare1", 15 0;
v0x7ecc9a300_0 .var "r_compare2", 15 0;
v0x7ecc9a3a0_0 .var "r_count_reset", 0 0;
v0x7ecc9a440_0 .var "r_data_read", 7 0;
v0x7ecc9a4e0_0 .var "r_en", 0 0;
v0x7ecc9a580_0 .var "r_functions", 7 0;
v0x7ecc9a620_0 .var "r_period", 15 0;
v0x7ecc9a6c0_0 .var "r_prescale", 7 0;
v0x7ecc9a760_0 .var "r_pwm_en", 0 0;
v0x7ecc9a800_0 .var "r_upnotdown", 0 0;
v0x7ecc9a8a0_0 .net "read", 0 0, L_0x102fd6fb0;  alias, 1 drivers
v0x7ecc9a940_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  alias, 1 drivers
v0x7ecc9a9e0_0 .net "upnotdown", 0 0, L_0x7ed0800e0;  alias, 1 drivers
v0x7ecc9aa80_0 .net "write", 0 0, L_0x102fd3cd0;  alias, 1 drivers
E_0x7ecc62f40/0 .event anyedge, v0x7ecc99040_0, v0x7ecc986e0_0, v0x7ecc9a620_0, v0x7ecc9a4e0_0;
E_0x7ecc62f40/1 .event anyedge, v0x7ecc9a260_0, v0x7ecc9a300_0, v0x7ecc980a0_0, v0x7ecc9a6c0_0;
E_0x7ecc62f40/2 .event anyedge, v0x7ecc9a800_0, v0x7ecc9a760_0, v0x7ecc9a580_0;
E_0x7ecc62f40 .event/or E_0x7ecc62f40/0, E_0x7ecc62f40/1, E_0x7ecc62f40/2;
S_0x102fca080 .scope module, "i_spi_bridge" "spi_bridge" 3 39, 8 1 0, S_0x102fc4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "cs_n";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /OUTPUT 1 "byte_sync";
    .port_info 7 /OUTPUT 8 "data_in";
    .port_info 8 /INPUT 8 "data_out";
L_0x102fcb7a0 .functor BUFZ 1, v0x7ecc9b340_0, C4<0>, C4<0>, C4<0>;
L_0x102fcde80 .functor BUFZ 8, v0x7ecc9b3e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ecc9ab20_0 .var "bit_cnt", 2 0;
v0x7ecc9abc0_0 .var "byte_counter", 7 0;
v0x7ecc9ac60_0 .var "byte_counter_prev", 7 0;
v0x7ecc9ad00_0 .var "byte_counter_sync1", 7 0;
v0x7ecc9ada0_0 .var "byte_counter_sync2", 7 0;
v0x7ecc9ae40_0 .net "byte_sync", 0 0, L_0x102fcb7a0;  1 drivers
v0x7ecc9aee0_0 .var "captured_data", 7 0;
v0x7ecc9af80_0 .net "clk", 0 0, v0x7ecc9cd20_0;  alias, 1 drivers
v0x7ecc9b020_0 .net "cs_n", 0 0, v0x7ecc9ce60_0;  alias, 1 drivers
v0x7ecc9b0c0_0 .net "data_in", 7 0, L_0x102fcde80;  1 drivers
o0x7ec845450 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ecc9b160_0 .net "data_out", 7 0, o0x7ec845450;  0 drivers
v0x7ecc9b200_0 .net8 "miso", 0 0, RS_0x7ec845480;  alias, 2 drivers
v0x7ecc9b2a0_0 .net "mosi", 0 0, o0x7ec8454b0;  alias, 0 drivers
v0x7ecc9b340_0 .var "r_byte_sync", 0 0;
v0x7ecc9b3e0_0 .var "r_data_in", 7 0;
v0x7ecc9b480_0 .var "r_miso", 0 0;
v0x7ecc9b520_0 .net "rst_n", 0 0, v0x7ecc9cfa0_0;  alias, 1 drivers
v0x7ecc9b5c0_0 .net "sclk", 0 0, v0x7ecc9d040_0;  alias, 1 drivers
v0x7ecc9b660_0 .var "shift_reg", 7 0;
E_0x7ecc62f80 .event negedge, v0x7ecc98500_0, v0x7ecc9b020_0;
E_0x7ecc62fc0 .event negedge, v0x7ecc98500_0, v0x7ecc9b5c0_0;
E_0x7ecc63000/0 .event negedge, v0x7ecc98500_0;
E_0x7ecc63000/1 .event posedge, v0x7ecc9b5c0_0;
E_0x7ecc63000 .event/or E_0x7ecc63000/0, E_0x7ecc63000/1;
S_0x102fc7990 .scope task, "spi_read_reg" "spi_read_reg" 2 108, 2 108 0, S_0x102fd7190;
 .timescale -9 -9;
v0x7ecc9c640_0 .var "addr", 5 0;
v0x7ecc9c6e0_0 .var "cmd", 7 0;
v0x7ecc9c780_0 .var "data", 7 0;
v0x7ecc9c820_0 .var "rx", 7 0;
TD_tb_top_system.spi_read_reg ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x7ecc9c640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ecc9c6e0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %load/vec4 v0x7ecc9c6e0_0;
    %store/vec4 v0x7ecc9ca00_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0x7ecca0000;
    %join;
    %load/vec4 v0x7ecc9c960_0;
    %store/vec4 v0x7ecc9c820_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9ca00_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0x7ecca0000;
    %join;
    %load/vec4 v0x7ecc9c960_0;
    %store/vec4 v0x7ecc9c780_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %vpi_call 2 124 "$display", "Time %0t: SPI READ   addr=0x%02h  data=0x%02h", $time, v0x7ecc9c640_0, v0x7ecc9c780_0 {0 0 0};
    %delay 200, 0;
    %end;
S_0x7ecca0000 .scope task, "spi_transfer_byte" "spi_transfer_byte" 2 69, 2 69 0, S_0x102fd7190;
 .timescale -9 -9;
v0x7ecc9c8c0_0 .var/i "i", 31 0;
v0x7ecc9c960_0 .var "rx", 7 0;
v0x7ecc9ca00_0 .var "tx", 7 0;
TD_tb_top_system.spi_transfer_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9c960_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7ecc9c8c0_0, 0, 32;
T_3.7 ;
    %load/vec4 v0x7ecc9c8c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.8, 5;
    %load/vec4 v0x7ecc9ca00_0;
    %load/vec4 v0x7ecc9c8c0_0;
    %part/s 1;
    %store/vec4 v0x7ecc9d180_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9d040_0, 0, 1;
    %delay 25, 0;
    %load/vec4 v0x7ecc9d0e0_0;
    %ix/getv/s 4, v0x7ecc9c8c0_0;
    %store/vec4 v0x7ecc9c960_0, 4, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9d040_0, 0, 1;
    %load/vec4 v0x7ecc9c8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7ecc9c8c0_0, 0, 32;
    %jmp T_3.7;
T_3.8 ;
    %end;
S_0x7ecca0180 .scope task, "spi_write_reg" "spi_write_reg" 2 87, 2 87 0, S_0x102fd7190;
 .timescale -9 -9;
v0x7ecc9caa0_0 .var "addr", 5 0;
v0x7ecc9cb40_0 .var "cmd", 7 0;
v0x7ecc9cbe0_0 .var "data", 7 0;
v0x7ecc9cc80_0 .var "dummy", 7 0;
TD_tb_top_system.spi_write_reg ;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x7ecc9caa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ecc9cb40_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %load/vec4 v0x7ecc9cb40_0;
    %store/vec4 v0x7ecc9ca00_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0x7ecca0000;
    %join;
    %load/vec4 v0x7ecc9c960_0;
    %store/vec4 v0x7ecc9cc80_0, 0, 8;
    %load/vec4 v0x7ecc9cbe0_0;
    %store/vec4 v0x7ecc9ca00_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0x7ecca0000;
    %join;
    %load/vec4 v0x7ecc9c960_0;
    %store/vec4 v0x7ecc9cc80_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %vpi_call 2 103 "$display", "Time %0t: SPI WRITE  addr=0x%02h  data=0x%02h", $time, v0x7ecc9caa0_0, v0x7ecc9cbe0_0 {0 0 0};
    %delay 200, 0;
    %end;
    .scope S_0x102fca080;
T_5 ;
    %wait E_0x7ecc63000;
    %load/vec4 v0x7ecc9b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ecc9ab20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9b660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9abc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9aee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ecc9b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ecc9ab20_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ecc9b660_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7ecc9b2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ecc9b660_0, 0;
    %load/vec4 v0x7ecc9ab20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ecc9ab20_0, 0;
    %load/vec4 v0x7ecc9b660_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7ecc9b2a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ecc9aee0_0, 0;
    %load/vec4 v0x7ecc9abc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ecc9abc0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7ecc9ab20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7ecc9ab20_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x102fca080;
T_6 ;
    %wait E_0x7ecc62fc0;
    %load/vec4 v0x7ecc9b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9b480_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ecc9b020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7ecc9b160_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x7ecc9ab20_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x7ecc9b480_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x102fca080;
T_7 ;
    %wait E_0x7ecc62f80;
    %load/vec4 v0x7ecc9b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ecc9b160_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7ecc9b480_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x102fca080;
T_8 ;
    %wait E_0x7ecc62e80;
    %load/vec4 v0x7ecc9b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9ada0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9b340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9b3e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ecc9abc0_0;
    %assign/vec4 v0x7ecc9ad00_0, 0;
    %load/vec4 v0x7ecc9ad00_0;
    %assign/vec4 v0x7ecc9ada0_0, 0;
    %load/vec4 v0x7ecc9ada0_0;
    %assign/vec4 v0x7ecc9ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9b340_0, 0;
    %load/vec4 v0x7ecc9ada0_0;
    %load/vec4 v0x7ecc9ac60_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ecc9b340_0, 0;
    %load/vec4 v0x7ecc9aee0_0;
    %assign/vec4 v0x7ecc9b3e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x102fcd440;
T_9 ;
    %wait E_0x7ecc62ec0;
    %load/vec4 v0x7ecc99180_0;
    %store/vec4 v0x7ecc98d20_0, 0, 1;
    %load/vec4 v0x7ecc99180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x7ecc988c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc98d20_0, 0, 1;
T_9.3 ;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x7ecc988c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc98d20_0, 0, 1;
T_9.5 ;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x102fcd440;
T_10 ;
    %wait E_0x7ecc62e80;
    %load/vec4 v0x7ecc990e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc99180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98fa0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ecc98dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc98e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98c80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ecc98780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98820_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98fa0_0, 0;
    %load/vec4 v0x7ecc988c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ecc99180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x7ecc98a00_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ecc98c80_0, 0;
    %load/vec4 v0x7ecc98a00_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x7ecc98820_0, 0;
    %load/vec4 v0x7ecc98a00_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7ecc98780_0, 0;
    %load/vec4 v0x7ecc98a00_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7ecc98dc0_0, 0;
    %load/vec4 v0x7ecc98a00_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ecc98f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ecc99180_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x7ecc98c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x7ecc98780_0;
    %assign/vec4 v0x7ecc98dc0_0, 0;
    %load/vec4 v0x7ecc98a00_0;
    %assign/vec4 v0x7ecc98e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ecc98fa0_0, 0;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc98f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc99180_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x102fcc590;
T_11 ;
    %wait E_0x7ecc62e80;
    %load/vec4 v0x7ecc9a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc9a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9a800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9a6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9a760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ecc9a580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc9a260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc9a300_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ecc9a3a0_0, 0;
    %load/vec4 v0x7ecc9aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7ecc99a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.4 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a620_0, 4, 5;
    %jmp T_11.16;
T_11.5 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a620_0, 4, 5;
    %jmp T_11.16;
T_11.6 ;
    %load/vec4 v0x7ecc99ea0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7ecc9a4e0_0, 0;
    %jmp T_11.16;
T_11.7 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a260_0, 4, 5;
    %jmp T_11.16;
T_11.8 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a260_0, 4, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a300_0, 4, 5;
    %jmp T_11.16;
T_11.10 ;
    %load/vec4 v0x7ecc99ea0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ecc9a300_0, 4, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ecc9a3a0_0, 0;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0x7ecc99ea0_0;
    %assign/vec4 v0x7ecc9a6c0_0, 0;
    %jmp T_11.16;
T_11.13 ;
    %load/vec4 v0x7ecc99ea0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7ecc9a800_0, 0;
    %jmp T_11.16;
T_11.14 ;
    %load/vec4 v0x7ecc99ea0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7ecc9a760_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x7ecc99ea0_0;
    %assign/vec4 v0x7ecc9a580_0, 0;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x102fcc590;
T_12 ;
    %wait E_0x7ecc62f40;
    %load/vec4 v0x7ecc9a8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ecc99a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.2 ;
    %load/vec4 v0x7ecc9a620_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.3 ;
    %load/vec4 v0x7ecc9a620_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7ecc9a4e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.5 ;
    %load/vec4 v0x7ecc9a260_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.6 ;
    %load/vec4 v0x7ecc9a260_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.7 ;
    %load/vec4 v0x7ecc9a300_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.8 ;
    %load/vec4 v0x7ecc9a300_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.10 ;
    %load/vec4 v0x7ecc99d60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.11 ;
    %load/vec4 v0x7ecc99d60_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.12 ;
    %load/vec4 v0x7ecc9a6c0_0;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7ecc9a800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7ecc9a760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.15 ;
    %load/vec4 v0x7ecc9a580_0;
    %store/vec4 v0x7ecc9a440_0, 0, 8;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x102fcdbc0;
T_13 ;
    %wait E_0x7ecc62e80;
    %load/vec4 v0x7ecc98500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc983c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc98460_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ecc98000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc983c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc98460_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7ecc98140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc98460_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7ecc98460_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ecc98460_0, 0;
    %load/vec4 v0x7ecc98460_0;
    %pad/u 32;
    %load/vec4 v0x7ecc98320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc98460_0, 0;
    %load/vec4 v0x7ecc985a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x7ecc983c0_0;
    %load/vec4 v0x7ecc981e0_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ecc983c0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7ecc983c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ecc983c0_0, 0;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x7ecc983c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x7ecc981e0_0;
    %assign/vec4 v0x7ecc983c0_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7ecc983c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7ecc983c0_0, 0;
T_13.13 ;
T_13.9 ;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x102fcc410;
T_14 ;
    %wait E_0x7ecc62f00;
    %load/vec4 v0x7ecc997c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ecc994a0_0;
    %load/vec4 v0x7ecc99540_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7ecc992c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7ecc99360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x7ecc994a0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x7ecc995e0_0;
    %load/vec4 v0x7ecc994a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
T_14.11 ;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x7ecc995e0_0;
    %load/vec4 v0x7ecc994a0_0;
    %cmp/u;
    %jmp/0xz  T_14.12, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
T_14.13 ;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7ecc995e0_0;
    %load/vec4 v0x7ecc994a0_0;
    %cmp/u;
    %jmp/0xz  T_14.14, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x7ecc995e0_0;
    %load/vec4 v0x7ecc99540_0;
    %cmp/u;
    %jmp/0xz  T_14.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc99900_0, 0, 1;
T_14.17 ;
T_14.15 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x102fd7190;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9cd20_0, 0, 1;
T_15.0 ;
    %delay 50, 0;
    %load/vec4 v0x7ecc9cd20_0;
    %inv;
    %store/vec4 v0x7ecc9cd20_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x102fd7190;
T_16 ;
    %vpi_call 2 52 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x102fd7190 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x102fd7190;
T_17 ;
    %vpi_call 2 161 "$display", "--- Starting Testbench ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9cfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ecc9ce60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ecc9d180_0, 0, 1;
    %fork TD_tb_top_system.apply_reset, S_0x102fd5ff0;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %vpi_call 2 180 "$display", "\012--- Test 1: PWM ALIGN_LEFT, compare1=3, period=7 ---" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x102fd55b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x102fd2e90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x102fd5790_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x102fc4200;
    %join;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7ecc9c640_0, 0, 6;
    %fork TD_tb_top_system.spi_read_reg, S_0x102fc7990;
    %join;
    %load/vec4 v0x7ecc9c780_0;
    %store/vec4 v0x7ecc9cdc0_0, 0, 8;
    %vpi_call 2 186 "$display", "\012--- Test 2: PWM RANGE_BETWEEN_COMPARES, c1=2, c2=6 ---" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x102fd55b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x102fd2e90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x102fd5790_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x102fc4200;
    %join;
    %vpi_call 2 193 "$display", "\012--- Test 3: PWM ALIGN_RIGHT, compare1=5 ---" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x102fd55b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x102fd2e90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x102fd5790_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x102fc4200;
    %join;
    %vpi_call 2 199 "$display", "\012--- Test 4: PWM UNALIGNED EDGE CASE EQUAL COMPARES ---" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x102fd55b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x102fd2e90_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x102fd5790_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x102fc4200;
    %join;
    %vpi_call 2 206 "$display", "\012--- Test 5: PWM NOT TRIGGER AT START, compare1=0 ---" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7ecc9caa0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ecc9cbe0_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0x7ecca0180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x102fd55b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x102fd2e90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x102fd5790_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x102fc4200;
    %join;
    %vpi_call 2 213 "$display", "\012--- Finished Testbench ---" {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "counter.v";
    "instr_dcd.v";
    "pwm_gen.v";
    "regs.v";
    "spi_bridge.v";
