============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 02 2025  07:59:11 pm
  Module:                 risc8_pipeline_top
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (15444 ps) Late External Delay Assertion at pin pc[14]
          Group: reg2out
     Startpoint: (R) PC/pc_out_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) pc[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1056                  
             Slack:=   15444                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_1_1 

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  PC/pc_out_reg[14]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  PC/pc_out_reg[14]/Q  (m)     CK->Q R     DFFRX1         4 210.0  1312  1056    2556    (-,-) 
  pc[14]               -       -     R     (port)         -     -     -     0    2556    (-,-) 
#----------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 2: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[0]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_23_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[0]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[0]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[0]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 3: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[1]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_22_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[1]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[1]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[1]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 4: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[2]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_21_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[2]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[2]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[2]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 5: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[3]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_20_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[3]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[3]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[3]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 6: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[4]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_19_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[4]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[4]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[4]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 7: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[5]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_18_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[5]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[5]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[5]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 8: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[6]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_17_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[6]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[6]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[6]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 9: MET (15447 ps) Late External Delay Assertion at pin reg_write_data[7]
          Group: reg2out
     Startpoint: (R) MEMWB/alu_result_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) reg_write_data[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1053                  
             Slack:=   15447                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_16_1 

#--------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  MEMWB/alu_result_out_reg[7]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  MEMWB/alu_result_out_reg[7]/Q  (m)     CK->Q R     DFFRX1         3 209.0  1306  1053    2553    (-,-) 
  reg_write_data[7]              -       -     R     (port)         -     -     -     0    2553    (-,-) 
#--------------------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.



Path 10: MET (15448 ps) Late External Delay Assertion at pin pc[11]
          Group: reg2out
     Startpoint: (R) PC/pc_out_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) pc[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+    1000         1000     
       Net Latency:+     500 (I)      500 (I) 
           Arrival:=   21500         1500     
                                              
      Output Delay:-    3000                  
       Uncertainty:-     500                  
     Required Time:=   18000                  
      Launch Clock:-    1500                  
         Data Path:-    1052                  
             Slack:=   15448                  

Exceptions/Constraints:
  output_delay             3000            constraint.sdc_line_42_4_1 

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  PC/pc_out_reg[11]/CK -       -     R     (arrival)     51     -   200     0    1500    (-,-) 
  PC/pc_out_reg[11]/Q  (m)     CK->Q R     DFFRX1         4 208.8  1304  1052    2552    (-,-) 
  pc[11]               -       -     R     (port)         -     -     -     0    2552    (-,-) 
#----------------------------------------------------------------------------------------------

(m) : Attribute cell_delay_multiplier is modified for this library cell.

