digraph "CFG for '_Z14matrixMulCUDA5PfS_S_j' function" {
	label="CFG for '_Z14matrixMulCUDA5PfS_S_j' function";

	Node0x58b2f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp eq i32 %3, 0\l  %23 = mul i32 %13, %3\l  br i1 %22, label %49, label %24\l|{<s0>T|<s1>F}}"];
	Node0x58b2f70:s0 -> Node0x58b6960;
	Node0x58b2f70:s1 -> Node0x58b69f0;
	Node0x58b69f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%24:\l24:                                               \l  %25 = and i32 %3, 7\l  %26 = icmp ult i32 %3, 8\l  br i1 %26, label %29, label %27\l|{<s0>T|<s1>F}}"];
	Node0x58b69f0:s0 -> Node0x58b6cb0;
	Node0x58b69f0:s1 -> Node0x58b6d00;
	Node0x58b6d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%27:\l27:                                               \l  %28 = and i32 %3, -8\l  br label %55\l}"];
	Node0x58b6d00 -> Node0x58b6f00;
	Node0x58b6cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%29:\l29:                                               \l  %30 = phi i32 [ 0, %24 ], [ %153, %55 ]\l  %31 = icmp eq i32 %25, 0\l  br i1 %31, label %49, label %32\l|{<s0>T|<s1>F}}"];
	Node0x58b6cb0:s0 -> Node0x58b6960;
	Node0x58b6cb0:s1 -> Node0x58b7130;
	Node0x58b7130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = phi i32 [ %46, %32 ], [ %30, %29 ]\l  %34 = phi i32 [ %47, %32 ], [ 0, %29 ]\l  %35 = add i32 %33, %23\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7\l  %39 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %33\l  store float %38, float addrspace(3)* %39, align 4, !tbaa !7\l  %40 = mul i32 %33, %3\l  %41 = add i32 %40, %21\l  %42 = zext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %2, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7\l  %45 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %33\l  store float %44, float addrspace(3)* %45, align 4, !tbaa !7\l  %46 = add nuw nsw i32 %33, 1\l  %47 = add i32 %34, 1\l  %48 = icmp eq i32 %47, %25\l  br i1 %48, label %49, label %32, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x58b7130:s0 -> Node0x58b6960;
	Node0x58b7130:s1 -> Node0x58b7130;
	Node0x58b6960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%49:\l49:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %22, label %174, label %50\l|{<s0>T|<s1>F}}"];
	Node0x58b6960:s0 -> Node0x58b89d0;
	Node0x58b6960:s1 -> Node0x58b8a60;
	Node0x58b8a60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%50:\l50:                                               \l  %51 = and i32 %3, 7\l  %52 = icmp ult i32 %3, 8\l  br i1 %52, label %156, label %53\l|{<s0>T|<s1>F}}"];
	Node0x58b8a60:s0 -> Node0x58b8cc0;
	Node0x58b8a60:s1 -> Node0x58b8d10;
	Node0x58b8d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%53:\l53:                                               \l  %54 = and i32 %3, -8\l  br label %179\l}"];
	Node0x58b8d10 -> Node0x58b8ee0;
	Node0x58b6f00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%55:\l55:                                               \l  %56 = phi i32 [ 0, %27 ], [ %153, %55 ]\l  %57 = phi i32 [ 0, %27 ], [ %154, %55 ]\l  %58 = add i32 %56, %23\l  %59 = zext i32 %58 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %1, i64 %59\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !7\l  %62 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %56\l  store float %61, float addrspace(3)* %62, align 16, !tbaa !7\l  %63 = mul i32 %56, %3\l  %64 = add i32 %63, %21\l  %65 = zext i32 %64 to i64\l  %66 = getelementptr inbounds float, float addrspace(1)* %2, i64 %65\l  %67 = load float, float addrspace(1)* %66, align 4, !tbaa !7\l  %68 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %56\l  store float %67, float addrspace(3)* %68, align 16, !tbaa !7\l  %69 = or i32 %56, 1\l  %70 = add i32 %69, %23\l  %71 = zext i32 %70 to i64\l  %72 = getelementptr inbounds float, float addrspace(1)* %1, i64 %71\l  %73 = load float, float addrspace(1)* %72, align 4, !tbaa !7\l  %74 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %69\l  store float %73, float addrspace(3)* %74, align 4, !tbaa !7\l  %75 = mul i32 %69, %3\l  %76 = add i32 %75, %21\l  %77 = zext i32 %76 to i64\l  %78 = getelementptr inbounds float, float addrspace(1)* %2, i64 %77\l  %79 = load float, float addrspace(1)* %78, align 4, !tbaa !7\l  %80 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %69\l  store float %79, float addrspace(3)* %80, align 4, !tbaa !7\l  %81 = or i32 %56, 2\l  %82 = add i32 %81, %23\l  %83 = zext i32 %82 to i64\l  %84 = getelementptr inbounds float, float addrspace(1)* %1, i64 %83\l  %85 = load float, float addrspace(1)* %84, align 4, !tbaa !7\l  %86 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %81\l  store float %85, float addrspace(3)* %86, align 8, !tbaa !7\l  %87 = mul i32 %81, %3\l  %88 = add i32 %87, %21\l  %89 = zext i32 %88 to i64\l  %90 = getelementptr inbounds float, float addrspace(1)* %2, i64 %89\l  %91 = load float, float addrspace(1)* %90, align 4, !tbaa !7\l  %92 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %81\l  store float %91, float addrspace(3)* %92, align 8, !tbaa !7\l  %93 = or i32 %56, 3\l  %94 = add i32 %93, %23\l  %95 = zext i32 %94 to i64\l  %96 = getelementptr inbounds float, float addrspace(1)* %1, i64 %95\l  %97 = load float, float addrspace(1)* %96, align 4, !tbaa !7\l  %98 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %93\l  store float %97, float addrspace(3)* %98, align 4, !tbaa !7\l  %99 = mul i32 %93, %3\l  %100 = add i32 %99, %21\l  %101 = zext i32 %100 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %2, i64 %101\l  %103 = load float, float addrspace(1)* %102, align 4, !tbaa !7\l  %104 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %93\l  store float %103, float addrspace(3)* %104, align 4, !tbaa !7\l  %105 = or i32 %56, 4\l  %106 = add i32 %105, %23\l  %107 = zext i32 %106 to i64\l  %108 = getelementptr inbounds float, float addrspace(1)* %1, i64 %107\l  %109 = load float, float addrspace(1)* %108, align 4, !tbaa !7\l  %110 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %105\l  store float %109, float addrspace(3)* %110, align 16, !tbaa !7\l  %111 = mul i32 %105, %3\l  %112 = add i32 %111, %21\l  %113 = zext i32 %112 to i64\l  %114 = getelementptr inbounds float, float addrspace(1)* %2, i64 %113\l  %115 = load float, float addrspace(1)* %114, align 4, !tbaa !7\l  %116 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %105\l  store float %115, float addrspace(3)* %116, align 16, !tbaa !7\l  %117 = or i32 %56, 5\l  %118 = add i32 %117, %23\l  %119 = zext i32 %118 to i64\l  %120 = getelementptr inbounds float, float addrspace(1)* %1, i64 %119\l  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !7\l  %122 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %117\l  store float %121, float addrspace(3)* %122, align 4, !tbaa !7\l  %123 = mul i32 %117, %3\l  %124 = add i32 %123, %21\l  %125 = zext i32 %124 to i64\l  %126 = getelementptr inbounds float, float addrspace(1)* %2, i64 %125\l  %127 = load float, float addrspace(1)* %126, align 4, !tbaa !7\l  %128 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %117\l  store float %127, float addrspace(3)* %128, align 4, !tbaa !7\l  %129 = or i32 %56, 6\l  %130 = add i32 %129, %23\l  %131 = zext i32 %130 to i64\l  %132 = getelementptr inbounds float, float addrspace(1)* %1, i64 %131\l  %133 = load float, float addrspace(1)* %132, align 4, !tbaa !7\l  %134 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %129\l  store float %133, float addrspace(3)* %134, align 8, !tbaa !7\l  %135 = mul i32 %129, %3\l  %136 = add i32 %135, %21\l  %137 = zext i32 %136 to i64\l  %138 = getelementptr inbounds float, float addrspace(1)* %2, i64 %137\l  %139 = load float, float addrspace(1)* %138, align 4, !tbaa !7\l  %140 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %129\l  store float %139, float addrspace(3)* %140, align 8, !tbaa !7\l  %141 = or i32 %56, 7\l  %142 = add i32 %141, %23\l  %143 = zext i32 %142 to i64\l  %144 = getelementptr inbounds float, float addrspace(1)* %1, i64 %143\l  %145 = load float, float addrspace(1)* %144, align 4, !tbaa !7\l  %146 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %141\l  store float %145, float addrspace(3)* %146, align 4, !tbaa !7\l  %147 = mul i32 %141, %3\l  %148 = add i32 %147, %21\l  %149 = zext i32 %148 to i64\l  %150 = getelementptr inbounds float, float addrspace(1)* %2, i64 %149\l  %151 = load float, float addrspace(1)* %150, align 4, !tbaa !7\l  %152 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %141\l  store float %151, float addrspace(3)* %152, align 4, !tbaa !7\l  %153 = add nuw nsw i32 %56, 8\l  %154 = add i32 %57, 8\l  %155 = icmp eq i32 %154, %28\l  br i1 %155, label %29, label %55, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x58b6f00:s0 -> Node0x58b6cb0;
	Node0x58b6f00:s1 -> Node0x58b6f00;
	Node0x58b8cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%156:\l156:                                              \l  %157 = phi float [ undef, %50 ], [ %237, %179 ]\l  %158 = phi i32 [ 0, %50 ], [ %238, %179 ]\l  %159 = phi float [ 0.000000e+00, %50 ], [ %237, %179 ]\l  %160 = icmp eq i32 %51, 0\l  br i1 %160, label %174, label %161\l|{<s0>T|<s1>F}}"];
	Node0x58b8cc0:s0 -> Node0x58b89d0;
	Node0x58b8cc0:s1 -> Node0x58be710;
	Node0x58be710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%161:\l161:                                              \l  %162 = phi i32 [ %171, %161 ], [ %158, %156 ]\l  %163 = phi float [ %170, %161 ], [ %159, %156 ]\l  %164 = phi i32 [ %172, %161 ], [ 0, %156 ]\l  %165 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %162\l  %166 = load float, float addrspace(3)* %165, align 4, !tbaa !7\l  %167 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %162\l  %168 = load float, float addrspace(3)* %167, align 4, !tbaa !7\l  %169 = fmul contract float %166, %168\l  %170 = fadd contract float %163, %169\l  %171 = add nuw nsw i32 %162, 1\l  %172 = add i32 %164, 1\l  %173 = icmp eq i32 %172, %51\l  br i1 %173, label %174, label %161, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x58be710:s0 -> Node0x58b89d0;
	Node0x58be710:s1 -> Node0x58be710;
	Node0x58b89d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%174:\l174:                                              \l  %175 = phi float [ 0.000000e+00, %49 ], [ %157, %156 ], [ %170, %161 ]\l  %176 = add i32 %21, %23\l  %177 = zext i32 %176 to i64\l  %178 = getelementptr inbounds float, float addrspace(1)* %0, i64 %177\l  store float %175, float addrspace(1)* %178, align 4, !tbaa !7\l  ret void\l}"];
	Node0x58b8ee0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%179:\l179:                                              \l  %180 = phi i32 [ 0, %53 ], [ %238, %179 ]\l  %181 = phi float [ 0.000000e+00, %53 ], [ %237, %179 ]\l  %182 = phi i32 [ 0, %53 ], [ %239, %179 ]\l  %183 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %180\l  %184 = load float, float addrspace(3)* %183, align 16, !tbaa !7\l  %185 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %180\l  %186 = load float, float addrspace(3)* %185, align 16, !tbaa !7\l  %187 = fmul contract float %184, %186\l  %188 = fadd contract float %181, %187\l  %189 = or i32 %180, 1\l  %190 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %189\l  %191 = load float, float addrspace(3)* %190, align 4, !tbaa !7\l  %192 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %189\l  %193 = load float, float addrspace(3)* %192, align 4, !tbaa !7\l  %194 = fmul contract float %191, %193\l  %195 = fadd contract float %188, %194\l  %196 = or i32 %180, 2\l  %197 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %196\l  %198 = load float, float addrspace(3)* %197, align 8, !tbaa !7\l  %199 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %196\l  %200 = load float, float addrspace(3)* %199, align 8, !tbaa !7\l  %201 = fmul contract float %198, %200\l  %202 = fadd contract float %195, %201\l  %203 = or i32 %180, 3\l  %204 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %203\l  %205 = load float, float addrspace(3)* %204, align 4, !tbaa !7\l  %206 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %203\l  %207 = load float, float addrspace(3)* %206, align 4, !tbaa !7\l  %208 = fmul contract float %205, %207\l  %209 = fadd contract float %202, %208\l  %210 = or i32 %180, 4\l  %211 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %210\l  %212 = load float, float addrspace(3)* %211, align 16, !tbaa !7\l  %213 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %210\l  %214 = load float, float addrspace(3)* %213, align 16, !tbaa !7\l  %215 = fmul contract float %212, %214\l  %216 = fadd contract float %209, %215\l  %217 = or i32 %180, 5\l  %218 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %217\l  %219 = load float, float addrspace(3)* %218, align 4, !tbaa !7\l  %220 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %217\l  %221 = load float, float addrspace(3)* %220, align 4, !tbaa !7\l  %222 = fmul contract float %219, %221\l  %223 = fadd contract float %216, %222\l  %224 = or i32 %180, 6\l  %225 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %224\l  %226 = load float, float addrspace(3)* %225, align 8, !tbaa !7\l  %227 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %224\l  %228 = load float, float addrspace(3)* %227, align 8, !tbaa !7\l  %229 = fmul contract float %226, %228\l  %230 = fadd contract float %223, %229\l  %231 = or i32 %180, 7\l  %232 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3A_S, i32 0, i32 %231\l  %233 = load float, float addrspace(3)* %232, align 4, !tbaa !7\l  %234 = getelementptr inbounds [4096 x float], [4096 x float] addrspace(3)*\l... @_ZZ14matrixMulCUDA5PfS_S_jE3B_S, i32 0, i32 %231\l  %235 = load float, float addrspace(3)* %234, align 4, !tbaa !7\l  %236 = fmul contract float %233, %235\l  %237 = fadd contract float %230, %236\l  %238 = add nuw nsw i32 %180, 8\l  %239 = add i32 %182, 8\l  %240 = icmp eq i32 %239, %54\l  br i1 %240, label %156, label %179, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x58b8ee0:s0 -> Node0x58b8cc0;
	Node0x58b8ee0:s1 -> Node0x58b8ee0;
}
