// Seed: 3254217830
module module_0 #(
    parameter id_1 = 32'd37
);
  wire [1 : 1] _id_1, id_2, id_3;
  wire ["" : id_1] id_4, id_5, id_6;
  tri1 id_7;
  assign id_7 = -1'b0;
  assign id_7 = (id_1);
endmodule
module module_1 #(
    parameter id_3 = 32'd67
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5[id_3 : (1)],
    id_6
);
  output wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
