
STM32F407ZGPro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800228c  0800228c  0001228c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080022f8  080022f8  000122f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002304  08002304  00012304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00004060  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000406c  2000406c  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014aa0  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003186  00000000  00000000  00034adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008d2f  00000000  00000000  00037c62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d70  00000000  00000000  00040998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ff0  00000000  00000000  00041708  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006bea  00000000  00000000  000426f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000055f5  00000000  00000000  000492e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004e8d7  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000276c  00000000  00000000  0004e954  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002274 	.word	0x08002274

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08002274 	.word	0x08002274

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <HAL_Init+0x30>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80004ea:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80004f2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80004fa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004fc:	2003      	movs	r0, #3
 80004fe:	f000 f81b 	bl	8000538 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000502:	2000      	movs	r0, #0
 8000504:	f001 fdf0 	bl	80020e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000508:	f001 fdcc 	bl	80020a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800050c:	2000      	movs	r0, #0
 800050e:	bd08      	pop	{r3, pc}
 8000510:	40023c00 	.word	0x40023c00

08000514 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000514:	4a03      	ldr	r2, [pc, #12]	; (8000524 <HAL_IncTick+0x10>)
 8000516:	4b04      	ldr	r3, [pc, #16]	; (8000528 <HAL_IncTick+0x14>)
 8000518:	6811      	ldr	r1, [r2, #0]
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	440b      	add	r3, r1
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20003fc8 	.word	0x20003fc8
 8000528:	20000000 	.word	0x20000000

0800052c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800052c:	4b01      	ldr	r3, [pc, #4]	; (8000534 <HAL_GetTick+0x8>)
 800052e:	6818      	ldr	r0, [r3, #0]
}
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	20003fc8 	.word	0x20003fc8

08000538 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4a07      	ldr	r2, [pc, #28]	; (8000558 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800053a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000540:	041b      	lsls	r3, r3, #16
 8000542:	0c1b      	lsrs	r3, r3, #16
 8000544:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000548:	0200      	lsls	r0, r0, #8
 800054a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000552:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000554:	60d3      	str	r3, [r2, #12]
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800055c:	4b17      	ldr	r3, [pc, #92]	; (80005bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	68dc      	ldr	r4, [r3, #12]
 8000562:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000566:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800056a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800056c:	2b04      	cmp	r3, #4
 800056e:	bf28      	it	cs
 8000570:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000572:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000574:	f04f 0501 	mov.w	r5, #1
 8000578:	fa05 f303 	lsl.w	r3, r5, r3
 800057c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000580:	bf8c      	ite	hi
 8000582:	3c03      	subhi	r4, #3
 8000584:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000586:	4019      	ands	r1, r3
 8000588:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800058a:	fa05 f404 	lsl.w	r4, r5, r4
 800058e:	3c01      	subs	r4, #1
 8000590:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000592:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000594:	ea42 0201 	orr.w	r2, r2, r1
 8000598:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800059c:	bfad      	iteet	ge
 800059e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a2:	f000 000f 	andlt.w	r0, r0, #15
 80005a6:	4b06      	ldrlt	r3, [pc, #24]	; (80005c0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	bfb5      	itete	lt
 80005ae:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	bf00      	nop
 80005bc:	e000ed00 	.word	0xe000ed00
 80005c0:	e000ed14 	.word	0xe000ed14

080005c4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005c4:	2800      	cmp	r0, #0
 80005c6:	db08      	blt.n	80005da <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005c8:	0942      	lsrs	r2, r0, #5
 80005ca:	2301      	movs	r3, #1
 80005cc:	f000 001f 	and.w	r0, r0, #31
 80005d0:	fa03 f000 	lsl.w	r0, r3, r0
 80005d4:	4b01      	ldr	r3, [pc, #4]	; (80005dc <HAL_NVIC_EnableIRQ+0x18>)
 80005d6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005da:	4770      	bx	lr
 80005dc:	e000e100 	.word	0xe000e100

080005e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005e4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005e6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000798 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005ec:	4a68      	ldr	r2, [pc, #416]	; (8000790 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005ee:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 800079c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005f4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80005f6:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005fa:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80005fc:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000600:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000604:	45b6      	cmp	lr, r6
 8000606:	f040 80ae 	bne.w	8000766 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800060a:	684c      	ldr	r4, [r1, #4]
 800060c:	f024 0710 	bic.w	r7, r4, #16
 8000610:	2f02      	cmp	r7, #2
 8000612:	d116      	bne.n	8000642 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000614:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000618:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800061c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000620:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000624:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000628:	f04f 0c0f 	mov.w	ip, #15
 800062c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000630:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000634:	690d      	ldr	r5, [r1, #16]
 8000636:	fa05 f50b 	lsl.w	r5, r5, fp
 800063a:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800063e:	f8ca 5020 	str.w	r5, [sl, #32]
 8000642:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000646:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000648:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800064c:	fa05 f50a 	lsl.w	r5, r5, sl
 8000650:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000652:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000656:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800065a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800065e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000660:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000664:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000666:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800066a:	d811      	bhi.n	8000690 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 800066c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800066e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000672:	68cf      	ldr	r7, [r1, #12]
 8000674:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000678:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800067c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800067e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000680:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000684:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000688:	409f      	lsls	r7, r3
 800068a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800068e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000690:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000692:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000694:	688f      	ldr	r7, [r1, #8]
 8000696:	fa07 f70a 	lsl.w	r7, r7, sl
 800069a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800069c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800069e:	00e5      	lsls	r5, r4, #3
 80006a0:	d561      	bpl.n	8000766 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a2:	f04f 0b00 	mov.w	fp, #0
 80006a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80006aa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006ae:	4d39      	ldr	r5, [pc, #228]	; (8000794 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006b0:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80006b4:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80006b8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80006bc:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80006c0:	9703      	str	r7, [sp, #12]
 80006c2:	9f03      	ldr	r7, [sp, #12]
 80006c4:	f023 0703 	bic.w	r7, r3, #3
 80006c8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80006cc:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006d0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80006d4:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006d8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80006dc:	f04f 0e0f 	mov.w	lr, #15
 80006e0:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006e4:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006e6:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006ea:	d043      	beq.n	8000774 <HAL_GPIO_Init+0x194>
 80006ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006f0:	42a8      	cmp	r0, r5
 80006f2:	d041      	beq.n	8000778 <HAL_GPIO_Init+0x198>
 80006f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006f8:	42a8      	cmp	r0, r5
 80006fa:	d03f      	beq.n	800077c <HAL_GPIO_Init+0x19c>
 80006fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000700:	42a8      	cmp	r0, r5
 8000702:	d03d      	beq.n	8000780 <HAL_GPIO_Init+0x1a0>
 8000704:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000708:	42a8      	cmp	r0, r5
 800070a:	d03b      	beq.n	8000784 <HAL_GPIO_Init+0x1a4>
 800070c:	4548      	cmp	r0, r9
 800070e:	d03b      	beq.n	8000788 <HAL_GPIO_Init+0x1a8>
 8000710:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000714:	42a8      	cmp	r0, r5
 8000716:	d039      	beq.n	800078c <HAL_GPIO_Init+0x1ac>
 8000718:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800071c:	42a8      	cmp	r0, r5
 800071e:	bf14      	ite	ne
 8000720:	2508      	movne	r5, #8
 8000722:	2507      	moveq	r5, #7
 8000724:	fa05 f50c 	lsl.w	r5, r5, ip
 8000728:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800072c:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800072e:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000730:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000732:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000736:	bf0c      	ite	eq
 8000738:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800073a:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800073c:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800073e:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000740:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000744:	bf0c      	ite	eq
 8000746:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000748:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800074a:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800074c:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800074e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000752:	bf0c      	ite	eq
 8000754:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000756:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000758:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 800075a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800075c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800075e:	bf54      	ite	pl
 8000760:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000762:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000764:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000766:	3301      	adds	r3, #1
 8000768:	2b10      	cmp	r3, #16
 800076a:	f47f af44 	bne.w	80005f6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800076e:	b005      	add	sp, #20
 8000770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000774:	465d      	mov	r5, fp
 8000776:	e7d5      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000778:	2501      	movs	r5, #1
 800077a:	e7d3      	b.n	8000724 <HAL_GPIO_Init+0x144>
 800077c:	2502      	movs	r5, #2
 800077e:	e7d1      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000780:	2503      	movs	r5, #3
 8000782:	e7cf      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000784:	2504      	movs	r5, #4
 8000786:	e7cd      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000788:	2505      	movs	r5, #5
 800078a:	e7cb      	b.n	8000724 <HAL_GPIO_Init+0x144>
 800078c:	2506      	movs	r5, #6
 800078e:	e7c9      	b.n	8000724 <HAL_GPIO_Init+0x144>
 8000790:	40013c00 	.word	0x40013c00
 8000794:	40020000 	.word	0x40020000
 8000798:	40023800 	.word	0x40023800
 800079c:	40021400 	.word	0x40021400

080007a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	b10a      	cbz	r2, 80007a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007a2:	6181      	str	r1, [r0, #24]
 80007a4:	4770      	bx	lr
 80007a6:	0409      	lsls	r1, r1, #16
 80007a8:	e7fb      	b.n	80007a2 <HAL_GPIO_WritePin+0x2>

080007aa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80007aa:	6943      	ldr	r3, [r0, #20]
 80007ac:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80007b0:	bf08      	it	eq
 80007b2:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 80007b4:	6181      	str	r1, [r0, #24]
 80007b6:	4770      	bx	lr

080007b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007bc:	4604      	mov	r4, r0
 80007be:	b918      	cbnz	r0, 80007c8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80007c0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80007c2:	b002      	add	sp, #8
 80007c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007c8:	6803      	ldr	r3, [r0, #0]
 80007ca:	07dd      	lsls	r5, r3, #31
 80007cc:	d410      	bmi.n	80007f0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007ce:	6823      	ldr	r3, [r4, #0]
 80007d0:	0798      	lsls	r0, r3, #30
 80007d2:	d458      	bmi.n	8000886 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80007d4:	6823      	ldr	r3, [r4, #0]
 80007d6:	071a      	lsls	r2, r3, #28
 80007d8:	f100 809a 	bmi.w	8000910 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80007dc:	6823      	ldr	r3, [r4, #0]
 80007de:	075b      	lsls	r3, r3, #29
 80007e0:	f100 80b8 	bmi.w	8000954 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80007e4:	69a2      	ldr	r2, [r4, #24]
 80007e6:	2a00      	cmp	r2, #0
 80007e8:	f040 8119 	bne.w	8000a1e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80007ec:	2000      	movs	r0, #0
 80007ee:	e7e8      	b.n	80007c2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007f0:	4ba6      	ldr	r3, [pc, #664]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80007f2:	689a      	ldr	r2, [r3, #8]
 80007f4:	f002 020c 	and.w	r2, r2, #12
 80007f8:	2a04      	cmp	r2, #4
 80007fa:	d007      	beq.n	800080c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007fc:	689a      	ldr	r2, [r3, #8]
 80007fe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000802:	2a08      	cmp	r2, #8
 8000804:	d10a      	bne.n	800081c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	0259      	lsls	r1, r3, #9
 800080a:	d507      	bpl.n	800081c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800080c:	4b9f      	ldr	r3, [pc, #636]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	039a      	lsls	r2, r3, #14
 8000812:	d5dc      	bpl.n	80007ce <HAL_RCC_OscConfig+0x16>
 8000814:	6863      	ldr	r3, [r4, #4]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d1d9      	bne.n	80007ce <HAL_RCC_OscConfig+0x16>
 800081a:	e7d1      	b.n	80007c0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800081c:	6863      	ldr	r3, [r4, #4]
 800081e:	4d9b      	ldr	r5, [pc, #620]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000824:	d111      	bne.n	800084a <HAL_RCC_OscConfig+0x92>
 8000826:	682b      	ldr	r3, [r5, #0]
 8000828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800082c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800082e:	f7ff fe7d 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000832:	4d96      	ldr	r5, [pc, #600]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000834:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000836:	682b      	ldr	r3, [r5, #0]
 8000838:	039b      	lsls	r3, r3, #14
 800083a:	d4c8      	bmi.n	80007ce <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800083c:	f7ff fe76 	bl	800052c <HAL_GetTick>
 8000840:	1b80      	subs	r0, r0, r6
 8000842:	2864      	cmp	r0, #100	; 0x64
 8000844:	d9f7      	bls.n	8000836 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000846:	2003      	movs	r0, #3
 8000848:	e7bb      	b.n	80007c2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800084a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800084e:	d104      	bne.n	800085a <HAL_RCC_OscConfig+0xa2>
 8000850:	682b      	ldr	r3, [r5, #0]
 8000852:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000856:	602b      	str	r3, [r5, #0]
 8000858:	e7e5      	b.n	8000826 <HAL_RCC_OscConfig+0x6e>
 800085a:	682a      	ldr	r2, [r5, #0]
 800085c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000860:	602a      	str	r2, [r5, #0]
 8000862:	682a      	ldr	r2, [r5, #0]
 8000864:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000868:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1df      	bne.n	800082e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800086e:	f7ff fe5d 	bl	800052c <HAL_GetTick>
 8000872:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000874:	682b      	ldr	r3, [r5, #0]
 8000876:	039f      	lsls	r7, r3, #14
 8000878:	d5a9      	bpl.n	80007ce <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800087a:	f7ff fe57 	bl	800052c <HAL_GetTick>
 800087e:	1b80      	subs	r0, r0, r6
 8000880:	2864      	cmp	r0, #100	; 0x64
 8000882:	d9f7      	bls.n	8000874 <HAL_RCC_OscConfig+0xbc>
 8000884:	e7df      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000886:	4b81      	ldr	r3, [pc, #516]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	f012 0f0c 	tst.w	r2, #12
 800088e:	d007      	beq.n	80008a0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000890:	689a      	ldr	r2, [r3, #8]
 8000892:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000896:	2a08      	cmp	r2, #8
 8000898:	d111      	bne.n	80008be <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	025e      	lsls	r6, r3, #9
 800089e:	d40e      	bmi.n	80008be <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008a0:	4b7a      	ldr	r3, [pc, #488]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	0795      	lsls	r5, r2, #30
 80008a6:	d502      	bpl.n	80008ae <HAL_RCC_OscConfig+0xf6>
 80008a8:	68e2      	ldr	r2, [r4, #12]
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d188      	bne.n	80007c0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	6921      	ldr	r1, [r4, #16]
 80008b2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80008b6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80008ba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008bc:	e78a      	b.n	80007d4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80008be:	68e2      	ldr	r2, [r4, #12]
 80008c0:	4b73      	ldr	r3, [pc, #460]	; (8000a90 <HAL_RCC_OscConfig+0x2d8>)
 80008c2:	b1b2      	cbz	r2, 80008f2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80008c4:	2201      	movs	r2, #1
 80008c6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008c8:	f7ff fe30 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008cc:	4d6f      	ldr	r5, [pc, #444]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008ce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008d0:	682b      	ldr	r3, [r5, #0]
 80008d2:	0798      	lsls	r0, r3, #30
 80008d4:	d507      	bpl.n	80008e6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008d6:	682b      	ldr	r3, [r5, #0]
 80008d8:	6922      	ldr	r2, [r4, #16]
 80008da:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80008de:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80008e2:	602b      	str	r3, [r5, #0]
 80008e4:	e776      	b.n	80007d4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008e6:	f7ff fe21 	bl	800052c <HAL_GetTick>
 80008ea:	1b80      	subs	r0, r0, r6
 80008ec:	2802      	cmp	r0, #2
 80008ee:	d9ef      	bls.n	80008d0 <HAL_RCC_OscConfig+0x118>
 80008f0:	e7a9      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80008f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008f4:	f7ff fe1a 	bl	800052c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008f8:	4d64      	ldr	r5, [pc, #400]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008fc:	682b      	ldr	r3, [r5, #0]
 80008fe:	0799      	lsls	r1, r3, #30
 8000900:	f57f af68 	bpl.w	80007d4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000904:	f7ff fe12 	bl	800052c <HAL_GetTick>
 8000908:	1b80      	subs	r0, r0, r6
 800090a:	2802      	cmp	r0, #2
 800090c:	d9f6      	bls.n	80008fc <HAL_RCC_OscConfig+0x144>
 800090e:	e79a      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000910:	6962      	ldr	r2, [r4, #20]
 8000912:	4b60      	ldr	r3, [pc, #384]	; (8000a94 <HAL_RCC_OscConfig+0x2dc>)
 8000914:	b17a      	cbz	r2, 8000936 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800091a:	f7ff fe07 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800091e:	4d5b      	ldr	r5, [pc, #364]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000920:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000922:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000924:	079f      	lsls	r7, r3, #30
 8000926:	f53f af59 	bmi.w	80007dc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800092a:	f7ff fdff 	bl	800052c <HAL_GetTick>
 800092e:	1b80      	subs	r0, r0, r6
 8000930:	2802      	cmp	r0, #2
 8000932:	d9f6      	bls.n	8000922 <HAL_RCC_OscConfig+0x16a>
 8000934:	e787      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000936:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000938:	f7ff fdf8 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800093c:	4d53      	ldr	r5, [pc, #332]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800093e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000940:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000942:	0798      	lsls	r0, r3, #30
 8000944:	f57f af4a 	bpl.w	80007dc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000948:	f7ff fdf0 	bl	800052c <HAL_GetTick>
 800094c:	1b80      	subs	r0, r0, r6
 800094e:	2802      	cmp	r0, #2
 8000950:	d9f6      	bls.n	8000940 <HAL_RCC_OscConfig+0x188>
 8000952:	e778      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000954:	4b4d      	ldr	r3, [pc, #308]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000956:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000958:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800095c:	d128      	bne.n	80009b0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	9201      	str	r2, [sp, #4]
 8000960:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000962:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000966:	641a      	str	r2, [r3, #64]	; 0x40
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000972:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000974:	4d48      	ldr	r5, [pc, #288]	; (8000a98 <HAL_RCC_OscConfig+0x2e0>)
 8000976:	682b      	ldr	r3, [r5, #0]
 8000978:	05d9      	lsls	r1, r3, #23
 800097a:	d51b      	bpl.n	80009b4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800097c:	68a3      	ldr	r3, [r4, #8]
 800097e:	4d43      	ldr	r5, [pc, #268]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000980:	2b01      	cmp	r3, #1
 8000982:	d127      	bne.n	80009d4 <HAL_RCC_OscConfig+0x21c>
 8000984:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800098c:	f7ff fdce 	bl	800052c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000990:	4d3e      	ldr	r5, [pc, #248]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000992:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000994:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000998:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800099a:	079b      	lsls	r3, r3, #30
 800099c:	d539      	bpl.n	8000a12 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800099e:	2e00      	cmp	r6, #0
 80009a0:	f43f af20 	beq.w	80007e4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009a4:	4a39      	ldr	r2, [pc, #228]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 80009a6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80009a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	e719      	b.n	80007e4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80009b0:	2600      	movs	r6, #0
 80009b2:	e7df      	b.n	8000974 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009b4:	682b      	ldr	r3, [r5, #0]
 80009b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ba:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80009bc:	f7ff fdb6 	bl	800052c <HAL_GetTick>
 80009c0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c2:	682b      	ldr	r3, [r5, #0]
 80009c4:	05da      	lsls	r2, r3, #23
 80009c6:	d4d9      	bmi.n	800097c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009c8:	f7ff fdb0 	bl	800052c <HAL_GetTick>
 80009cc:	1bc0      	subs	r0, r0, r7
 80009ce:	2802      	cmp	r0, #2
 80009d0:	d9f7      	bls.n	80009c2 <HAL_RCC_OscConfig+0x20a>
 80009d2:	e738      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009d4:	2b05      	cmp	r3, #5
 80009d6:	d104      	bne.n	80009e2 <HAL_RCC_OscConfig+0x22a>
 80009d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009da:	f043 0304 	orr.w	r3, r3, #4
 80009de:	672b      	str	r3, [r5, #112]	; 0x70
 80009e0:	e7d0      	b.n	8000984 <HAL_RCC_OscConfig+0x1cc>
 80009e2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009e4:	f022 0201 	bic.w	r2, r2, #1
 80009e8:	672a      	str	r2, [r5, #112]	; 0x70
 80009ea:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009ec:	f022 0204 	bic.w	r2, r2, #4
 80009f0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d1ca      	bne.n	800098c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80009f6:	f7ff fd99 	bl	800052c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009fa:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80009fe:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a00:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a02:	0798      	lsls	r0, r3, #30
 8000a04:	d5cb      	bpl.n	800099e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a06:	f7ff fd91 	bl	800052c <HAL_GetTick>
 8000a0a:	1bc0      	subs	r0, r0, r7
 8000a0c:	4540      	cmp	r0, r8
 8000a0e:	d9f7      	bls.n	8000a00 <HAL_RCC_OscConfig+0x248>
 8000a10:	e719      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a12:	f7ff fd8b 	bl	800052c <HAL_GetTick>
 8000a16:	1bc0      	subs	r0, r0, r7
 8000a18:	4540      	cmp	r0, r8
 8000a1a:	d9bd      	bls.n	8000998 <HAL_RCC_OscConfig+0x1e0>
 8000a1c:	e713      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a1e:	4d1b      	ldr	r5, [pc, #108]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
 8000a20:	68ab      	ldr	r3, [r5, #8]
 8000a22:	f003 030c 	and.w	r3, r3, #12
 8000a26:	2b08      	cmp	r3, #8
 8000a28:	f43f aeca 	beq.w	80007c0 <HAL_RCC_OscConfig+0x8>
 8000a2c:	4e1b      	ldr	r6, [pc, #108]	; (8000a9c <HAL_RCC_OscConfig+0x2e4>)
 8000a2e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a30:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a32:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a34:	d134      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000a36:	f7ff fd79 	bl	800052c <HAL_GetTick>
 8000a3a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a3c:	682b      	ldr	r3, [r5, #0]
 8000a3e:	0199      	lsls	r1, r3, #6
 8000a40:	d41e      	bmi.n	8000a80 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a42:	6a22      	ldr	r2, [r4, #32]
 8000a44:	69e3      	ldr	r3, [r4, #28]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a4a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000a4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a50:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000a54:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a56:	4c0d      	ldr	r4, [pc, #52]	; (8000a8c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a58:	0852      	lsrs	r2, r2, #1
 8000a5a:	3a01      	subs	r2, #1
 8000a5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a60:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a62:	2301      	movs	r3, #1
 8000a64:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a66:	f7ff fd61 	bl	800052c <HAL_GetTick>
 8000a6a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a6c:	6823      	ldr	r3, [r4, #0]
 8000a6e:	019a      	lsls	r2, r3, #6
 8000a70:	f53f aebc 	bmi.w	80007ec <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a74:	f7ff fd5a 	bl	800052c <HAL_GetTick>
 8000a78:	1b40      	subs	r0, r0, r5
 8000a7a:	2802      	cmp	r0, #2
 8000a7c:	d9f6      	bls.n	8000a6c <HAL_RCC_OscConfig+0x2b4>
 8000a7e:	e6e2      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a80:	f7ff fd54 	bl	800052c <HAL_GetTick>
 8000a84:	1bc0      	subs	r0, r0, r7
 8000a86:	2802      	cmp	r0, #2
 8000a88:	d9d8      	bls.n	8000a3c <HAL_RCC_OscConfig+0x284>
 8000a8a:	e6dc      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	42470000 	.word	0x42470000
 8000a94:	42470e80 	.word	0x42470e80
 8000a98:	40007000 	.word	0x40007000
 8000a9c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000aa0:	f7ff fd44 	bl	800052c <HAL_GetTick>
 8000aa4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000aa6:	682b      	ldr	r3, [r5, #0]
 8000aa8:	019b      	lsls	r3, r3, #6
 8000aaa:	f57f ae9f 	bpl.w	80007ec <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aae:	f7ff fd3d 	bl	800052c <HAL_GetTick>
 8000ab2:	1b00      	subs	r0, r0, r4
 8000ab4:	2802      	cmp	r0, #2
 8000ab6:	d9f6      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x2ee>
 8000ab8:	e6c5      	b.n	8000846 <HAL_RCC_OscConfig+0x8e>
 8000aba:	bf00      	nop

08000abc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000abc:	4913      	ldr	r1, [pc, #76]	; (8000b0c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000abe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ac0:	688b      	ldr	r3, [r1, #8]
 8000ac2:	f003 030c 	and.w	r3, r3, #12
 8000ac6:	2b04      	cmp	r3, #4
 8000ac8:	d003      	beq.n	8000ad2 <HAL_RCC_GetSysClockFreq+0x16>
 8000aca:	2b08      	cmp	r3, #8
 8000acc:	d003      	beq.n	8000ad6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ace:	4810      	ldr	r0, [pc, #64]	; (8000b10 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ad0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000ad2:	4810      	ldr	r0, [pc, #64]	; (8000b14 <HAL_RCC_GetSysClockFreq+0x58>)
 8000ad4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ad6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ad8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ada:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000adc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae0:	bf14      	ite	ne
 8000ae2:	480c      	ldrne	r0, [pc, #48]	; (8000b14 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae4:	480a      	ldreq	r0, [pc, #40]	; (8000b10 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ae6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000aea:	bf18      	it	ne
 8000aec:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000aee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000af2:	fba1 0100 	umull	r0, r1, r1, r0
 8000af6:	f7ff fb6b 	bl	80001d0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000afa:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <HAL_RCC_GetSysClockFreq+0x50>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b02:	3301      	adds	r3, #1
 8000b04:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000b06:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b0a:	bd08      	pop	{r3, pc}
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	00f42400 	.word	0x00f42400
 8000b14:	007a1200 	.word	0x007a1200

08000b18 <HAL_RCC_ClockConfig>:
{
 8000b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b1c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000b1e:	4604      	mov	r4, r0
 8000b20:	b910      	cbnz	r0, 8000b28 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b22:	2001      	movs	r0, #1
 8000b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b28:	4b44      	ldr	r3, [pc, #272]	; (8000c3c <HAL_RCC_ClockConfig+0x124>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	f002 020f 	and.w	r2, r2, #15
 8000b30:	428a      	cmp	r2, r1
 8000b32:	d328      	bcc.n	8000b86 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b34:	6821      	ldr	r1, [r4, #0]
 8000b36:	078f      	lsls	r7, r1, #30
 8000b38:	d42d      	bmi.n	8000b96 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b3a:	07c8      	lsls	r0, r1, #31
 8000b3c:	d440      	bmi.n	8000bc0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b3e:	4b3f      	ldr	r3, [pc, #252]	; (8000c3c <HAL_RCC_ClockConfig+0x124>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	f002 020f 	and.w	r2, r2, #15
 8000b46:	4295      	cmp	r5, r2
 8000b48:	d366      	bcc.n	8000c18 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b4a:	6822      	ldr	r2, [r4, #0]
 8000b4c:	0751      	lsls	r1, r2, #29
 8000b4e:	d46c      	bmi.n	8000c2a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b50:	0713      	lsls	r3, r2, #28
 8000b52:	d507      	bpl.n	8000b64 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b54:	4a3a      	ldr	r2, [pc, #232]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000b56:	6921      	ldr	r1, [r4, #16]
 8000b58:	6893      	ldr	r3, [r2, #8]
 8000b5a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b5e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b62:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b64:	f7ff ffaa 	bl	8000abc <HAL_RCC_GetSysClockFreq>
 8000b68:	4b35      	ldr	r3, [pc, #212]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000b6a:	4a36      	ldr	r2, [pc, #216]	; (8000c44 <HAL_RCC_ClockConfig+0x12c>)
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b72:	5cd3      	ldrb	r3, [r2, r3]
 8000b74:	40d8      	lsrs	r0, r3
 8000b76:	4b34      	ldr	r3, [pc, #208]	; (8000c48 <HAL_RCC_ClockConfig+0x130>)
 8000b78:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f001 fab4 	bl	80020e8 <HAL_InitTick>
  return HAL_OK;
 8000b80:	2000      	movs	r0, #0
 8000b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b86:	b2ca      	uxtb	r2, r1
 8000b88:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 030f 	and.w	r3, r3, #15
 8000b90:	4299      	cmp	r1, r3
 8000b92:	d1c6      	bne.n	8000b22 <HAL_RCC_ClockConfig+0xa>
 8000b94:	e7ce      	b.n	8000b34 <HAL_RCC_ClockConfig+0x1c>
 8000b96:	4b2a      	ldr	r3, [pc, #168]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b98:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b9c:	bf1e      	ittt	ne
 8000b9e:	689a      	ldrne	r2, [r3, #8]
 8000ba0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000ba4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ba6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ba8:	bf42      	ittt	mi
 8000baa:	689a      	ldrmi	r2, [r3, #8]
 8000bac:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000bb0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bb2:	689a      	ldr	r2, [r3, #8]
 8000bb4:	68a0      	ldr	r0, [r4, #8]
 8000bb6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000bba:	4302      	orrs	r2, r0
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	e7bc      	b.n	8000b3a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bc0:	6862      	ldr	r2, [r4, #4]
 8000bc2:	4b1f      	ldr	r3, [pc, #124]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000bc4:	2a01      	cmp	r2, #1
 8000bc6:	d11d      	bne.n	8000c04 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bce:	d0a8      	beq.n	8000b22 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bd0:	4e1b      	ldr	r6, [pc, #108]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000bd2:	68b3      	ldr	r3, [r6, #8]
 8000bd4:	f023 0303 	bic.w	r3, r3, #3
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000bdc:	f7ff fca6 	bl	800052c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000be4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000be6:	68b3      	ldr	r3, [r6, #8]
 8000be8:	6862      	ldr	r2, [r4, #4]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bf2:	d0a4      	beq.n	8000b3e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bf4:	f7ff fc9a 	bl	800052c <HAL_GetTick>
 8000bf8:	1bc0      	subs	r0, r0, r7
 8000bfa:	4540      	cmp	r0, r8
 8000bfc:	d9f3      	bls.n	8000be6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000bfe:	2003      	movs	r0, #3
}
 8000c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c04:	1e91      	subs	r1, r2, #2
 8000c06:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c08:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c0a:	d802      	bhi.n	8000c12 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c0c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c10:	e7dd      	b.n	8000bce <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c12:	f013 0f02 	tst.w	r3, #2
 8000c16:	e7da      	b.n	8000bce <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c18:	b2ea      	uxtb	r2, r5
 8000c1a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	429d      	cmp	r5, r3
 8000c24:	f47f af7d 	bne.w	8000b22 <HAL_RCC_ClockConfig+0xa>
 8000c28:	e78f      	b.n	8000b4a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c2a:	4905      	ldr	r1, [pc, #20]	; (8000c40 <HAL_RCC_ClockConfig+0x128>)
 8000c2c:	68e0      	ldr	r0, [r4, #12]
 8000c2e:	688b      	ldr	r3, [r1, #8]
 8000c30:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000c34:	4303      	orrs	r3, r0
 8000c36:	608b      	str	r3, [r1, #8]
 8000c38:	e78a      	b.n	8000b50 <HAL_RCC_ClockConfig+0x38>
 8000c3a:	bf00      	nop
 8000c3c:	40023c00 	.word	0x40023c00
 8000c40:	40023800 	.word	0x40023800
 8000c44:	080022e0 	.word	0x080022e0
 8000c48:	20000008 	.word	0x20000008

08000c4c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c4e:	4a05      	ldr	r2, [pc, #20]	; (8000c64 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000c56:	5cd3      	ldrb	r3, [r2, r3]
 8000c58:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c5a:	6810      	ldr	r0, [r2, #0]
}
 8000c5c:	40d8      	lsrs	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	40023800 	.word	0x40023800
 8000c64:	080022f0 	.word	0x080022f0
 8000c68:	20000008 	.word	0x20000008

08000c6c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_RCC_GetClockConfig+0x34>)
 8000c72:	689a      	ldr	r2, [r3, #8]
 8000c74:	f002 0203 	and.w	r2, r2, #3
 8000c78:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000c80:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000c88:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	08db      	lsrs	r3, r3, #3
 8000c8e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c92:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <HAL_RCC_GetClockConfig+0x38>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 030f 	and.w	r3, r3, #15
 8000c9c:	600b      	str	r3, [r1, #0]
 8000c9e:	4770      	bx	lr
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40023c00 	.word	0x40023c00

08000ca8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000ca8:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8000caa:	4604      	mov	r4, r0
 8000cac:	2800      	cmp	r0, #0
 8000cae:	d036      	beq.n	8000d1e <HAL_SPI_Init+0x76>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8000cb4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000cb8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000cbc:	b91b      	cbnz	r3, 8000cc6 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000cbe:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000cc2:	f001 f9b9 	bl	8002038 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000cc6:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000cc8:	68a0      	ldr	r0, [r4, #8]
 8000cca:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000cd2:	680b      	ldr	r3, [r1, #0]
 8000cd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000cd8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000cda:	6863      	ldr	r3, [r4, #4]
 8000cdc:	4303      	orrs	r3, r0
 8000cde:	68e0      	ldr	r0, [r4, #12]
 8000ce0:	4303      	orrs	r3, r0
 8000ce2:	6920      	ldr	r0, [r4, #16]
 8000ce4:	4303      	orrs	r3, r0
 8000ce6:	6960      	ldr	r0, [r4, #20]
 8000ce8:	4303      	orrs	r3, r0
 8000cea:	69e0      	ldr	r0, [r4, #28]
 8000cec:	4303      	orrs	r3, r0
 8000cee:	6a20      	ldr	r0, [r4, #32]
 8000cf0:	4303      	orrs	r3, r0
 8000cf2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000cf4:	4303      	orrs	r3, r0
 8000cf6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000cfa:	4303      	orrs	r3, r0
 8000cfc:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000cfe:	0c12      	lsrs	r2, r2, #16
 8000d00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d02:	f002 0204 	and.w	r2, r2, #4
 8000d06:	431a      	orrs	r2, r3
 8000d08:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000d0a:	69cb      	ldr	r3, [r1, #28]
 8000d0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d10:	61cb      	str	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000d12:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000d14:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000d16:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000d18:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8000d1c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d1e:	2001      	movs	r0, #1
}
 8000d20:	bd10      	pop	{r4, pc}

08000d22 <HAL_TIM_Base_MspInit>:
 8000d22:	4770      	bx	lr

08000d24 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000d24:	6803      	ldr	r3, [r0, #0]
 8000d26:	68da      	ldr	r2, [r3, #12]
 8000d28:	f042 0201 	orr.w	r2, r2, #1
 8000d2c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000d34:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8000d36:	bf1e      	ittt	ne
 8000d38:	681a      	ldrne	r2, [r3, #0]
 8000d3a:	f042 0201 	orrne.w	r2, r2, #1
 8000d3e:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000d40:	2000      	movs	r0, #0
 8000d42:	4770      	bx	lr

08000d44 <HAL_TIM_OC_DelayElapsedCallback>:
 8000d44:	4770      	bx	lr

08000d46 <HAL_TIM_IC_CaptureCallback>:
 8000d46:	4770      	bx	lr

08000d48 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000d48:	4770      	bx	lr

08000d4a <HAL_TIM_TriggerCallback>:
 8000d4a:	4770      	bx	lr

08000d4c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000d4c:	6803      	ldr	r3, [r0, #0]
 8000d4e:	691a      	ldr	r2, [r3, #16]
 8000d50:	0791      	lsls	r1, r2, #30
{
 8000d52:	b510      	push	{r4, lr}
 8000d54:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000d56:	d50e      	bpl.n	8000d76 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	0792      	lsls	r2, r2, #30
 8000d5c:	d50b      	bpl.n	8000d76 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000d5e:	f06f 0202 	mvn.w	r2, #2
 8000d62:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d64:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d66:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d68:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d6a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d6c:	d077      	beq.n	8000e5e <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000d6e:	f7ff ffea 	bl	8000d46 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d72:	2300      	movs	r3, #0
 8000d74:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000d76:	6823      	ldr	r3, [r4, #0]
 8000d78:	691a      	ldr	r2, [r3, #16]
 8000d7a:	0750      	lsls	r0, r2, #29
 8000d7c:	d510      	bpl.n	8000da0 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000d7e:	68da      	ldr	r2, [r3, #12]
 8000d80:	0751      	lsls	r1, r2, #29
 8000d82:	d50d      	bpl.n	8000da0 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000d84:	f06f 0204 	mvn.w	r2, #4
 8000d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d8a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d8c:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d8e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d92:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d94:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d96:	d068      	beq.n	8000e6a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d98:	f7ff ffd5 	bl	8000d46 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000da0:	6823      	ldr	r3, [r4, #0]
 8000da2:	691a      	ldr	r2, [r3, #16]
 8000da4:	0712      	lsls	r2, r2, #28
 8000da6:	d50f      	bpl.n	8000dc8 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	0710      	lsls	r0, r2, #28
 8000dac:	d50c      	bpl.n	8000dc8 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000dae:	f06f 0208 	mvn.w	r2, #8
 8000db2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000db4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000db6:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000db8:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000dba:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000dbc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000dbe:	d05a      	beq.n	8000e76 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000dc0:	f7ff ffc1 	bl	8000d46 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	691a      	ldr	r2, [r3, #16]
 8000dcc:	06d2      	lsls	r2, r2, #27
 8000dce:	d510      	bpl.n	8000df2 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	06d0      	lsls	r0, r2, #27
 8000dd4:	d50d      	bpl.n	8000df2 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000dd6:	f06f 0210 	mvn.w	r2, #16
 8000dda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000ddc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000dde:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000de0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000de4:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000de6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000de8:	d04b      	beq.n	8000e82 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000dea:	f7ff ffac 	bl	8000d46 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dee:	2300      	movs	r3, #0
 8000df0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000df2:	6823      	ldr	r3, [r4, #0]
 8000df4:	691a      	ldr	r2, [r3, #16]
 8000df6:	07d1      	lsls	r1, r2, #31
 8000df8:	d508      	bpl.n	8000e0c <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	07d2      	lsls	r2, r2, #31
 8000dfe:	d505      	bpl.n	8000e0c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000e00:	f06f 0201 	mvn.w	r2, #1
 8000e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f001 f8e8 	bl	8001fdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000e0c:	6823      	ldr	r3, [r4, #0]
 8000e0e:	691a      	ldr	r2, [r3, #16]
 8000e10:	0610      	lsls	r0, r2, #24
 8000e12:	d508      	bpl.n	8000e26 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000e14:	68da      	ldr	r2, [r3, #12]
 8000e16:	0611      	lsls	r1, r2, #24
 8000e18:	d505      	bpl.n	8000e26 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000e1a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000e20:	4620      	mov	r0, r4
 8000e22:	f000 f8b6 	bl	8000f92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000e26:	6823      	ldr	r3, [r4, #0]
 8000e28:	691a      	ldr	r2, [r3, #16]
 8000e2a:	0652      	lsls	r2, r2, #25
 8000e2c:	d508      	bpl.n	8000e40 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000e2e:	68da      	ldr	r2, [r3, #12]
 8000e30:	0650      	lsls	r0, r2, #25
 8000e32:	d505      	bpl.n	8000e40 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000e34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000e3a:	4620      	mov	r0, r4
 8000e3c:	f7ff ff85 	bl	8000d4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	691a      	ldr	r2, [r3, #16]
 8000e44:	0691      	lsls	r1, r2, #26
 8000e46:	d522      	bpl.n	8000e8e <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000e48:	68da      	ldr	r2, [r3, #12]
 8000e4a:	0692      	lsls	r2, r2, #26
 8000e4c:	d51f      	bpl.n	8000e8e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000e4e:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000e52:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000e54:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000e56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8000e5a:	f000 b899 	b.w	8000f90 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e5e:	f7ff ff71 	bl	8000d44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e62:	4620      	mov	r0, r4
 8000e64:	f7ff ff70 	bl	8000d48 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e68:	e783      	b.n	8000d72 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e6a:	f7ff ff6b 	bl	8000d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e6e:	4620      	mov	r0, r4
 8000e70:	f7ff ff6a 	bl	8000d48 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e74:	e792      	b.n	8000d9c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e76:	f7ff ff65 	bl	8000d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	f7ff ff64 	bl	8000d48 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e80:	e7a0      	b.n	8000dc4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e82:	f7ff ff5f 	bl	8000d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e86:	4620      	mov	r0, r4
 8000e88:	f7ff ff5e 	bl	8000d48 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e8c:	e7af      	b.n	8000dee <HAL_TIM_IRQHandler+0xa2>
 8000e8e:	bd10      	pop	{r4, pc}

08000e90 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e90:	4a30      	ldr	r2, [pc, #192]	; (8000f54 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8000e92:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e94:	4290      	cmp	r0, r2
 8000e96:	d012      	beq.n	8000ebe <TIM_Base_SetConfig+0x2e>
 8000e98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e9c:	d00f      	beq.n	8000ebe <TIM_Base_SetConfig+0x2e>
 8000e9e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000ea2:	4290      	cmp	r0, r2
 8000ea4:	d00b      	beq.n	8000ebe <TIM_Base_SetConfig+0x2e>
 8000ea6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eaa:	4290      	cmp	r0, r2
 8000eac:	d007      	beq.n	8000ebe <TIM_Base_SetConfig+0x2e>
 8000eae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eb2:	4290      	cmp	r0, r2
 8000eb4:	d003      	beq.n	8000ebe <TIM_Base_SetConfig+0x2e>
 8000eb6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	d119      	bne.n	8000ef2 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000ebe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000ec4:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000ec6:	4a23      	ldr	r2, [pc, #140]	; (8000f54 <TIM_Base_SetConfig+0xc4>)
 8000ec8:	4290      	cmp	r0, r2
 8000eca:	d029      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000ecc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ed0:	d026      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000ed2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000ed6:	4290      	cmp	r0, r2
 8000ed8:	d022      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000eda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ede:	4290      	cmp	r0, r2
 8000ee0:	d01e      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000ee2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ee6:	4290      	cmp	r0, r2
 8000ee8:	d01a      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000eea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000eee:	4290      	cmp	r0, r2
 8000ef0:	d016      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000ef2:	4a19      	ldr	r2, [pc, #100]	; (8000f58 <TIM_Base_SetConfig+0xc8>)
 8000ef4:	4290      	cmp	r0, r2
 8000ef6:	d013      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000ef8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000efc:	4290      	cmp	r0, r2
 8000efe:	d00f      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000f00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f04:	4290      	cmp	r0, r2
 8000f06:	d00b      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000f08:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000f0c:	4290      	cmp	r0, r2
 8000f0e:	d007      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000f10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f14:	4290      	cmp	r0, r2
 8000f16:	d003      	beq.n	8000f20 <TIM_Base_SetConfig+0x90>
 8000f18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f1c:	4290      	cmp	r0, r2
 8000f1e:	d103      	bne.n	8000f28 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000f20:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000f22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000f26:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000f28:	694a      	ldr	r2, [r1, #20]
 8000f2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f2e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000f30:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000f32:	688b      	ldr	r3, [r1, #8]
 8000f34:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000f36:	680b      	ldr	r3, [r1, #0]
 8000f38:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <TIM_Base_SetConfig+0xc4>)
 8000f3c:	4298      	cmp	r0, r3
 8000f3e:	d003      	beq.n	8000f48 <TIM_Base_SetConfig+0xb8>
 8000f40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000f44:	4298      	cmp	r0, r3
 8000f46:	d101      	bne.n	8000f4c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000f48:	690b      	ldr	r3, [r1, #16]
 8000f4a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	6143      	str	r3, [r0, #20]
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40010000 	.word	0x40010000
 8000f58:	40014000 	.word	0x40014000

08000f5c <HAL_TIM_Base_Init>:
{
 8000f5c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000f5e:	4604      	mov	r4, r0
 8000f60:	b1a0      	cbz	r0, 8000f8c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000f62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000f66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f6a:	b91b      	cbnz	r3, 8000f74 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000f6c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000f70:	f7ff fed7 	bl	8000d22 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000f74:	2302      	movs	r3, #2
 8000f76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f7a:	6820      	ldr	r0, [r4, #0]
 8000f7c:	1d21      	adds	r1, r4, #4
 8000f7e:	f7ff ff87 	bl	8000e90 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000f82:	2301      	movs	r3, #1
 8000f84:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000f88:	2000      	movs	r0, #0
 8000f8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f8c:	2001      	movs	r0, #1
}
 8000f8e:	bd10      	pop	{r4, pc}

08000f90 <HAL_TIMEx_CommutCallback>:
 8000f90:	4770      	bx	lr

08000f92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000f92:	4770      	bx	lr

08000f94 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8000f94:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8000f96:	f000 fcab 	bl	80018f0 <vTaskStartScheduler>
  
  return osOK;
}
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	bd08      	pop	{r3, pc}

08000f9e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000f9e:	b570      	push	{r4, r5, r6, lr}
 8000fa0:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8000fa2:	6946      	ldr	r6, [r0, #20]
 8000fa4:	692a      	ldr	r2, [r5, #16]
 8000fa6:	6840      	ldr	r0, [r0, #4]
 8000fa8:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 8000fac:	460b      	mov	r3, r1
 8000fae:	b086      	sub	sp, #24
 8000fb0:	6829      	ldr	r1, [r5, #0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8000fb2:	b176      	cbz	r6, 8000fd2 <osThreadCreate+0x34>
 8000fb4:	69ad      	ldr	r5, [r5, #24]
 8000fb6:	b165      	cbz	r5, 8000fd2 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8000fb8:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8000fba:	bf14      	ite	ne
 8000fbc:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8000fbe:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000fc0:	9502      	str	r5, [sp, #8]
 8000fc2:	e88d 0050 	stmia.w	sp, {r4, r6}
 8000fc6:	f000 fc2f 	bl	8001828 <xTaskCreateStatic>
 8000fca:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8000fcc:	9805      	ldr	r0, [sp, #20]
}
 8000fce:	b006      	add	sp, #24
 8000fd0:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8000fd2:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8000fd4:	bf14      	ite	ne
 8000fd6:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8000fd8:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000fda:	ad05      	add	r5, sp, #20
 8000fdc:	b292      	uxth	r2, r2
 8000fde:	e88d 0030 	stmia.w	sp, {r4, r5}
 8000fe2:	f000 fc58 	bl	8001896 <xTaskCreate>
 8000fe6:	2801      	cmp	r0, #1
 8000fe8:	d0f0      	beq.n	8000fcc <osThreadCreate+0x2e>
      return NULL;
 8000fea:	2000      	movs	r0, #0
 8000fec:	e7ef      	b.n	8000fce <osThreadCreate+0x30>

08000fee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8000fee:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8000ff0:	2800      	cmp	r0, #0
 8000ff2:	bf08      	it	eq
 8000ff4:	2001      	moveq	r0, #1
 8000ff6:	f000 fdc3 	bl	8001b80 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	bd08      	pop	{r3, pc}

08000ffe <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000ffe:	f100 0308 	add.w	r3, r0, #8
 8001002:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001004:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001008:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800100a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800100c:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800100e:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001010:	6003      	str	r3, [r0, #0]
 8001012:	4770      	bx	lr

08001014 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001014:	2300      	movs	r3, #0
 8001016:	6103      	str	r3, [r0, #16]
 8001018:	4770      	bx	lr

0800101a <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800101a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800101c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001026:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001028:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800102a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800102c:	3301      	adds	r3, #1
 800102e:	6003      	str	r3, [r0, #0]
 8001030:	4770      	bx	lr

08001032 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001032:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001034:	1c53      	adds	r3, r2, #1
{
 8001036:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001038:	d10a      	bne.n	8001050 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800103a:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001040:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001042:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001044:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001046:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001048:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800104a:	3301      	adds	r3, #1
 800104c:	6003      	str	r3, [r0, #0]
 800104e:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001050:	f100 0308 	add.w	r3, r0, #8
 8001054:	685c      	ldr	r4, [r3, #4]
 8001056:	6825      	ldr	r5, [r4, #0]
 8001058:	42aa      	cmp	r2, r5
 800105a:	d3ef      	bcc.n	800103c <vListInsert+0xa>
 800105c:	4623      	mov	r3, r4
 800105e:	e7f9      	b.n	8001054 <vListInsert+0x22>

08001060 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001060:	6841      	ldr	r1, [r0, #4]
 8001062:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001064:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001066:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001068:	6882      	ldr	r2, [r0, #8]
 800106a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800106c:	6859      	ldr	r1, [r3, #4]
 800106e:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001070:	bf08      	it	eq
 8001072:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001074:	2200      	movs	r2, #0
 8001076:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	3a01      	subs	r2, #1
 800107c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800107e:	6818      	ldr	r0, [r3, #0]
}
 8001080:	4770      	bx	lr
	...

08001084 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001084:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800108a:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <prvTaskExitError+0x3c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	d008      	beq.n	80010a4 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001096:	f383 8811 	msr	BASEPRI, r3
 800109a:	f3bf 8f6f 	isb	sy
 800109e:	f3bf 8f4f 	dsb	sy
 80010a2:	e7fe      	b.n	80010a2 <prvTaskExitError+0x1e>
 80010a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010a8:	f383 8811 	msr	BASEPRI, r3
 80010ac:	f3bf 8f6f 	isb	sy
 80010b0:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80010b4:	9b01      	ldr	r3, [sp, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d0fc      	beq.n	80010b4 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80010ba:	b002      	add	sp, #8
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000004 	.word	0x20000004

080010c4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80010c4:	4808      	ldr	r0, [pc, #32]	; (80010e8 <prvPortStartFirstTask+0x24>)
 80010c6:	6800      	ldr	r0, [r0, #0]
 80010c8:	6800      	ldr	r0, [r0, #0]
 80010ca:	f380 8808 	msr	MSP, r0
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	f380 8814 	msr	CONTROL, r0
 80010d6:	b662      	cpsie	i
 80010d8:	b661      	cpsie	f
 80010da:	f3bf 8f4f 	dsb	sy
 80010de:	f3bf 8f6f 	isb	sy
 80010e2:	df00      	svc	0
 80010e4:	bf00      	nop
 80010e6:	0000      	.short	0x0000
 80010e8:	e000ed08 	.word	0xe000ed08

080010ec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80010ec:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80010fc <vPortEnableVFP+0x10>
 80010f0:	6801      	ldr	r1, [r0, #0]
 80010f2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80010f6:	6001      	str	r1, [r0, #0]
 80010f8:	4770      	bx	lr
 80010fa:	0000      	.short	0x0000
 80010fc:	e000ed88 	.word	0xe000ed88

08001100 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001100:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001104:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001108:	4b07      	ldr	r3, [pc, #28]	; (8001128 <pxPortInitialiseStack+0x28>)
 800110a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800110e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8001112:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001116:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800111a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800111e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001122:	3844      	subs	r0, #68	; 0x44
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	08001085 	.word	0x08001085
 800112c:	00000000 	.word	0x00000000

08001130 <SVC_Handler>:
	__asm volatile (
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <pxCurrentTCBConst2>)
 8001132:	6819      	ldr	r1, [r3, #0]
 8001134:	6808      	ldr	r0, [r1, #0]
 8001136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800113a:	f380 8809 	msr	PSP, r0
 800113e:	f3bf 8f6f 	isb	sy
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	f380 8811 	msr	BASEPRI, r0
 800114a:	4770      	bx	lr
 800114c:	f3af 8000 	nop.w

08001150 <pxCurrentTCBConst2>:
 8001150:	20003c48 	.word	0x20003c48

08001154 <vPortEnterCritical>:
 8001154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001158:	f383 8811 	msr	BASEPRI, r3
 800115c:	f3bf 8f6f 	isb	sy
 8001160:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001164:	4a0a      	ldr	r2, [pc, #40]	; (8001190 <vPortEnterCritical+0x3c>)
 8001166:	6813      	ldr	r3, [r2, #0]
 8001168:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800116a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800116c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800116e:	d10d      	bne.n	800118c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <vPortEnterCritical+0x40>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f013 0fff 	tst.w	r3, #255	; 0xff
 8001178:	d008      	beq.n	800118c <vPortEnterCritical+0x38>
 800117a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800117e:	f383 8811 	msr	BASEPRI, r3
 8001182:	f3bf 8f6f 	isb	sy
 8001186:	f3bf 8f4f 	dsb	sy
 800118a:	e7fe      	b.n	800118a <vPortEnterCritical+0x36>
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000004 	.word	0x20000004
 8001194:	e000ed04 	.word	0xe000ed04

08001198 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001198:	4a08      	ldr	r2, [pc, #32]	; (80011bc <vPortExitCritical+0x24>)
 800119a:	6813      	ldr	r3, [r2, #0]
 800119c:	b943      	cbnz	r3, 80011b0 <vPortExitCritical+0x18>
 800119e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011a2:	f383 8811 	msr	BASEPRI, r3
 80011a6:	f3bf 8f6f 	isb	sy
 80011aa:	f3bf 8f4f 	dsb	sy
 80011ae:	e7fe      	b.n	80011ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80011b0:	3b01      	subs	r3, #1
 80011b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80011b4:	b90b      	cbnz	r3, 80011ba <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80011b6:	f383 8811 	msr	BASEPRI, r3
 80011ba:	4770      	bx	lr
 80011bc:	20000004 	.word	0x20000004

080011c0 <PendSV_Handler>:
	__asm volatile
 80011c0:	f3ef 8009 	mrs	r0, PSP
 80011c4:	f3bf 8f6f 	isb	sy
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <pxCurrentTCBConst>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	f01e 0f10 	tst.w	lr, #16
 80011d0:	bf08      	it	eq
 80011d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80011d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011da:	6010      	str	r0, [r2, #0]
 80011dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80011e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80011e4:	f380 8811 	msr	BASEPRI, r0
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	f3bf 8f6f 	isb	sy
 80011f0:	f000 fcea 	bl	8001bc8 <vTaskSwitchContext>
 80011f4:	f04f 0000 	mov.w	r0, #0
 80011f8:	f380 8811 	msr	BASEPRI, r0
 80011fc:	bc09      	pop	{r0, r3}
 80011fe:	6819      	ldr	r1, [r3, #0]
 8001200:	6808      	ldr	r0, [r1, #0]
 8001202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001206:	f01e 0f10 	tst.w	lr, #16
 800120a:	bf08      	it	eq
 800120c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001210:	f380 8809 	msr	PSP, r0
 8001214:	f3bf 8f6f 	isb	sy
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	f3af 8000 	nop.w

08001220 <pxCurrentTCBConst>:
 8001220:	20003c48 	.word	0x20003c48

08001224 <SysTick_Handler>:
{
 8001224:	b508      	push	{r3, lr}
	__asm volatile
 8001226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800122a:	f383 8811 	msr	BASEPRI, r3
 800122e:	f3bf 8f6f 	isb	sy
 8001232:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001236:	f000 fb99 	bl	800196c <xTaskIncrementTick>
 800123a:	b118      	cbz	r0, 8001244 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800123c:	4b03      	ldr	r3, [pc, #12]	; (800124c <SysTick_Handler+0x28>)
 800123e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001242:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001244:	2300      	movs	r3, #0
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	bd08      	pop	{r3, pc}
 800124c:	e000ed04 	.word	0xe000ed04

08001250 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001250:	4a08      	ldr	r2, [pc, #32]	; (8001274 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001252:	4909      	ldr	r1, [pc, #36]	; (8001278 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001254:	2300      	movs	r3, #0
 8001256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001258:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800125a:	4b08      	ldr	r3, [pc, #32]	; (800127c <vPortSetupTimerInterrupt+0x2c>)
 800125c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	fbb3 f3f1 	udiv	r3, r3, r1
 8001266:	4906      	ldr	r1, [pc, #24]	; (8001280 <vPortSetupTimerInterrupt+0x30>)
 8001268:	3b01      	subs	r3, #1
 800126a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800126c:	2307      	movs	r3, #7
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000e010 	.word	0xe000e010
 8001278:	e000e018 	.word	0xe000e018
 800127c:	20000008 	.word	0x20000008
 8001280:	e000e014 	.word	0xe000e014

08001284 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001284:	4b39      	ldr	r3, [pc, #228]	; (800136c <xPortStartScheduler+0xe8>)
 8001286:	4a3a      	ldr	r2, [pc, #232]	; (8001370 <xPortStartScheduler+0xec>)
{
 8001288:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800128a:	6819      	ldr	r1, [r3, #0]
 800128c:	4291      	cmp	r1, r2
 800128e:	d108      	bne.n	80012a2 <xPortStartScheduler+0x1e>
	__asm volatile
 8001290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001294:	f383 8811 	msr	BASEPRI, r3
 8001298:	f3bf 8f6f 	isb	sy
 800129c:	f3bf 8f4f 	dsb	sy
 80012a0:	e7fe      	b.n	80012a0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b33      	ldr	r3, [pc, #204]	; (8001374 <xPortStartScheduler+0xf0>)
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d108      	bne.n	80012bc <xPortStartScheduler+0x38>
 80012aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012ae:	f383 8811 	msr	BASEPRI, r3
 80012b2:	f3bf 8f6f 	isb	sy
 80012b6:	f3bf 8f4f 	dsb	sy
 80012ba:	e7fe      	b.n	80012ba <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80012bc:	4b2e      	ldr	r3, [pc, #184]	; (8001378 <xPortStartScheduler+0xf4>)
 80012be:	781a      	ldrb	r2, [r3, #0]
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80012c4:	22ff      	movs	r2, #255	; 0xff
 80012c6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80012c8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80012ca:	4a2c      	ldr	r2, [pc, #176]	; (800137c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80012d2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80012d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80012da:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80012dc:	4b28      	ldr	r3, [pc, #160]	; (8001380 <xPortStartScheduler+0xfc>)
 80012de:	2207      	movs	r2, #7
 80012e0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80012e2:	2100      	movs	r1, #0
 80012e4:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80012e8:	0600      	lsls	r0, r0, #24
 80012ea:	f102 34ff 	add.w	r4, r2, #4294967295
 80012ee:	d40d      	bmi.n	800130c <xPortStartScheduler+0x88>
 80012f0:	b101      	cbz	r1, 80012f4 <xPortStartScheduler+0x70>
 80012f2:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	2a03      	cmp	r2, #3
 80012f8:	d011      	beq.n	800131e <xPortStartScheduler+0x9a>
 80012fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012fe:	f383 8811 	msr	BASEPRI, r3
 8001302:	f3bf 8f6f 	isb	sy
 8001306:	f3bf 8f4f 	dsb	sy
 800130a:	e7fe      	b.n	800130a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800130c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001310:	0052      	lsls	r2, r2, #1
 8001312:	b2d2      	uxtb	r2, r2
 8001314:	f88d 2003 	strb.w	r2, [sp, #3]
 8001318:	2101      	movs	r1, #1
 800131a:	4622      	mov	r2, r4
 800131c:	e7e2      	b.n	80012e4 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800131e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001320:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001324:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001326:	9b01      	ldr	r3, [sp, #4]
 8001328:	4a13      	ldr	r2, [pc, #76]	; (8001378 <xPortStartScheduler+0xf4>)
 800132a:	b2db      	uxtb	r3, r3
 800132c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800132e:	4b15      	ldr	r3, [pc, #84]	; (8001384 <xPortStartScheduler+0x100>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001336:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800133e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001340:	f7ff ff86 	bl	8001250 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001344:	4b10      	ldr	r3, [pc, #64]	; (8001388 <xPortStartScheduler+0x104>)
 8001346:	2400      	movs	r4, #0
 8001348:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800134a:	f7ff fecf 	bl	80010ec <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800134e:	4a0f      	ldr	r2, [pc, #60]	; (800138c <xPortStartScheduler+0x108>)
 8001350:	6813      	ldr	r3, [r2, #0]
 8001352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001356:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001358:	f7ff feb4 	bl	80010c4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800135c:	f000 fc34 	bl	8001bc8 <vTaskSwitchContext>
	prvTaskExitError();
 8001360:	f7ff fe90 	bl	8001084 <prvTaskExitError>
}
 8001364:	4620      	mov	r0, r4
 8001366:	b002      	add	sp, #8
 8001368:	bd10      	pop	{r4, pc}
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00
 8001370:	410fc271 	.word	0x410fc271
 8001374:	410fc270 	.word	0x410fc270
 8001378:	e000e400 	.word	0xe000e400
 800137c:	20000028 	.word	0x20000028
 8001380:	2000002c 	.word	0x2000002c
 8001384:	e000ed20 	.word	0xe000ed20
 8001388:	20000004 	.word	0x20000004
 800138c:	e000ef34 	.word	0xe000ef34

08001390 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001390:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001392:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <prvInsertBlockIntoFreeList+0x40>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4282      	cmp	r2, r0
 8001398:	d318      	bcc.n	80013cc <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800139a:	685c      	ldr	r4, [r3, #4]
 800139c:	1919      	adds	r1, r3, r4
 800139e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80013a0:	bf01      	itttt	eq
 80013a2:	6841      	ldreq	r1, [r0, #4]
 80013a4:	4618      	moveq	r0, r3
 80013a6:	1909      	addeq	r1, r1, r4
 80013a8:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80013aa:	6844      	ldr	r4, [r0, #4]
 80013ac:	1901      	adds	r1, r0, r4
 80013ae:	428a      	cmp	r2, r1
 80013b0:	d107      	bne.n	80013c2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80013b2:	4908      	ldr	r1, [pc, #32]	; (80013d4 <prvInsertBlockIntoFreeList+0x44>)
 80013b4:	6809      	ldr	r1, [r1, #0]
 80013b6:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80013b8:	bf1f      	itttt	ne
 80013ba:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80013bc:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80013be:	1909      	addne	r1, r1, r4
 80013c0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80013c2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80013c4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80013c6:	bf18      	it	ne
 80013c8:	6018      	strne	r0, [r3, #0]
 80013ca:	bd10      	pop	{r4, pc}
 80013cc:	4613      	mov	r3, r2
 80013ce:	e7e1      	b.n	8001394 <prvInsertBlockIntoFreeList+0x4>
 80013d0:	20003c40 	.word	0x20003c40
 80013d4:	20000030 	.word	0x20000030

080013d8 <pvPortMalloc>:
{
 80013d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013dc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80013de:	f000 fabd 	bl	800195c <vTaskSuspendAll>
		if( pxEnd == NULL )
 80013e2:	493e      	ldr	r1, [pc, #248]	; (80014dc <pvPortMalloc+0x104>)
 80013e4:	4d3e      	ldr	r5, [pc, #248]	; (80014e0 <pvPortMalloc+0x108>)
 80013e6:	680b      	ldr	r3, [r1, #0]
 80013e8:	bb0b      	cbnz	r3, 800142e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80013ea:	4a3e      	ldr	r2, [pc, #248]	; (80014e4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013ec:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013ee:	bf1f      	itttt	ne
 80013f0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013f2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013f6:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 80013fa:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013fc:	bf14      	ite	ne
 80013fe:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001400:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001404:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8001406:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001408:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800140c:	4e36      	ldr	r6, [pc, #216]	; (80014e8 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 800140e:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001410:	2000      	movs	r0, #0
 8001412:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001414:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001416:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001418:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800141a:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800141c:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800141e:	4b33      	ldr	r3, [pc, #204]	; (80014ec <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001420:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001422:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001424:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <pvPortMalloc+0x118>)
 8001426:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001428:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800142c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800142e:	682f      	ldr	r7, [r5, #0]
 8001430:	4227      	tst	r7, r4
 8001432:	d116      	bne.n	8001462 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001434:	2c00      	cmp	r4, #0
 8001436:	d041      	beq.n	80014bc <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8001438:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800143c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800143e:	bf1c      	itt	ne
 8001440:	f023 0307 	bicne.w	r3, r3, #7
 8001444:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001446:	b163      	cbz	r3, 8001462 <pvPortMalloc+0x8a>
 8001448:	4a29      	ldr	r2, [pc, #164]	; (80014f0 <pvPortMalloc+0x118>)
 800144a:	6816      	ldr	r6, [r2, #0]
 800144c:	42b3      	cmp	r3, r6
 800144e:	4690      	mov	r8, r2
 8001450:	d807      	bhi.n	8001462 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001452:	4a25      	ldr	r2, [pc, #148]	; (80014e8 <pvPortMalloc+0x110>)
 8001454:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001456:	6868      	ldr	r0, [r5, #4]
 8001458:	4283      	cmp	r3, r0
 800145a:	d804      	bhi.n	8001466 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800145c:	6809      	ldr	r1, [r1, #0]
 800145e:	428d      	cmp	r5, r1
 8001460:	d107      	bne.n	8001472 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001462:	2400      	movs	r4, #0
 8001464:	e02a      	b.n	80014bc <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001466:	682c      	ldr	r4, [r5, #0]
 8001468:	2c00      	cmp	r4, #0
 800146a:	d0f7      	beq.n	800145c <pvPortMalloc+0x84>
 800146c:	462a      	mov	r2, r5
 800146e:	4625      	mov	r5, r4
 8001470:	e7f1      	b.n	8001456 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001472:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001474:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001476:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001478:	1ac2      	subs	r2, r0, r3
 800147a:	2a10      	cmp	r2, #16
 800147c:	d90f      	bls.n	800149e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800147e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001480:	0741      	lsls	r1, r0, #29
 8001482:	d008      	beq.n	8001496 <pvPortMalloc+0xbe>
 8001484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001488:	f383 8811 	msr	BASEPRI, r3
 800148c:	f3bf 8f6f 	isb	sy
 8001490:	f3bf 8f4f 	dsb	sy
 8001494:	e7fe      	b.n	8001494 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001496:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001498:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800149a:	f7ff ff79 	bl	8001390 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800149e:	4913      	ldr	r1, [pc, #76]	; (80014ec <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80014a0:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80014a2:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80014a4:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80014a6:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80014a8:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 80014aa:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80014ae:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80014b2:	bf38      	it	cc
 80014b4:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80014b6:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80014b8:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80014ba:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80014bc:	f000 fae8 	bl	8001a90 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80014c0:	0763      	lsls	r3, r4, #29
 80014c2:	d008      	beq.n	80014d6 <pvPortMalloc+0xfe>
 80014c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014c8:	f383 8811 	msr	BASEPRI, r3
 80014cc:	f3bf 8f6f 	isb	sy
 80014d0:	f3bf 8f4f 	dsb	sy
 80014d4:	e7fe      	b.n	80014d4 <pvPortMalloc+0xfc>
}
 80014d6:	4620      	mov	r0, r4
 80014d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014dc:	20000030 	.word	0x20000030
 80014e0:	20003c34 	.word	0x20003c34
 80014e4:	20000034 	.word	0x20000034
 80014e8:	20003c40 	.word	0x20003c40
 80014ec:	20003c3c 	.word	0x20003c3c
 80014f0:	20003c38 	.word	0x20003c38

080014f4 <vPortFree>:
{
 80014f4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80014f6:	4604      	mov	r4, r0
 80014f8:	b370      	cbz	r0, 8001558 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80014fa:	4a18      	ldr	r2, [pc, #96]	; (800155c <vPortFree+0x68>)
 80014fc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	4213      	tst	r3, r2
 8001504:	d108      	bne.n	8001518 <vPortFree+0x24>
 8001506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800150a:	f383 8811 	msr	BASEPRI, r3
 800150e:	f3bf 8f6f 	isb	sy
 8001512:	f3bf 8f4f 	dsb	sy
 8001516:	e7fe      	b.n	8001516 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001518:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800151c:	b141      	cbz	r1, 8001530 <vPortFree+0x3c>
 800151e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001522:	f383 8811 	msr	BASEPRI, r3
 8001526:	f3bf 8f6f 	isb	sy
 800152a:	f3bf 8f4f 	dsb	sy
 800152e:	e7fe      	b.n	800152e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001530:	ea23 0302 	bic.w	r3, r3, r2
 8001534:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001538:	f000 fa10 	bl	800195c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800153c:	4a08      	ldr	r2, [pc, #32]	; (8001560 <vPortFree+0x6c>)
 800153e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001542:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001544:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001548:	440b      	add	r3, r1
 800154a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800154c:	f7ff ff20 	bl	8001390 <prvInsertBlockIntoFreeList>
}
 8001550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001554:	f000 ba9c 	b.w	8001a90 <xTaskResumeAll>
 8001558:	bd10      	pop	{r4, pc}
 800155a:	bf00      	nop
 800155c:	20003c34 	.word	0x20003c34
 8001560:	20003c38 	.word	0x20003c38

08001564 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001568:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800156a:	f7ff fdf3 	bl	8001154 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800156e:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 8001570:	4c2d      	ldr	r4, [pc, #180]	; (8001628 <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4f2d      	ldr	r7, [pc, #180]	; (800162c <prvAddNewTaskToReadyList+0xc8>)
 8001576:	3201      	adds	r2, #1
 8001578:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800157a:	6825      	ldr	r5, [r4, #0]
 800157c:	2d00      	cmp	r5, #0
 800157e:	d145      	bne.n	800160c <prvAddNewTaskToReadyList+0xa8>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001580:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d11c      	bne.n	80015c2 <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001588:	1978      	adds	r0, r7, r5
 800158a:	3514      	adds	r5, #20
 800158c:	f7ff fd37 	bl	8000ffe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001590:	2d8c      	cmp	r5, #140	; 0x8c
 8001592:	d1f9      	bne.n	8001588 <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001594:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8001658 <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 8001598:	4d25      	ldr	r5, [pc, #148]	; (8001630 <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 800159a:	4640      	mov	r0, r8
 800159c:	f7ff fd2f 	bl	8000ffe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80015a0:	4628      	mov	r0, r5
 80015a2:	f7ff fd2c 	bl	8000ffe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80015a6:	4823      	ldr	r0, [pc, #140]	; (8001634 <prvAddNewTaskToReadyList+0xd0>)
 80015a8:	f7ff fd29 	bl	8000ffe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80015ac:	4822      	ldr	r0, [pc, #136]	; (8001638 <prvAddNewTaskToReadyList+0xd4>)
 80015ae:	f7ff fd26 	bl	8000ffe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80015b2:	4822      	ldr	r0, [pc, #136]	; (800163c <prvAddNewTaskToReadyList+0xd8>)
 80015b4:	f7ff fd23 	bl	8000ffe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <prvAddNewTaskToReadyList+0xdc>)
 80015ba:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80015be:	4b21      	ldr	r3, [pc, #132]	; (8001644 <prvAddNewTaskToReadyList+0xe0>)
 80015c0:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80015c2:	4a21      	ldr	r2, [pc, #132]	; (8001648 <prvAddNewTaskToReadyList+0xe4>)
		prvAddTaskToReadyList( pxNewTCB );
 80015c4:	4921      	ldr	r1, [pc, #132]	; (800164c <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 80015c6:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80015c8:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80015ca:	3301      	adds	r3, #1
 80015cc:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80015ce:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80015d0:	2301      	movs	r3, #1
 80015d2:	4093      	lsls	r3, r2
 80015d4:	4303      	orrs	r3, r0
 80015d6:	2014      	movs	r0, #20
 80015d8:	600b      	str	r3, [r1, #0]
 80015da:	fb00 7002 	mla	r0, r0, r2, r7
 80015de:	1d31      	adds	r1, r6, #4
 80015e0:	f7ff fd1b 	bl	800101a <vListInsertEnd>
	taskEXIT_CRITICAL();
 80015e4:	f7ff fdd8 	bl	8001198 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80015e8:	4b19      	ldr	r3, [pc, #100]	; (8001650 <prvAddNewTaskToReadyList+0xec>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	b163      	cbz	r3, 8001608 <prvAddNewTaskToReadyList+0xa4>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d207      	bcs.n	8001608 <prvAddNewTaskToReadyList+0xa4>
			taskYIELD_IF_USING_PREEMPTION();
 80015f8:	4b16      	ldr	r3, [pc, #88]	; (8001654 <prvAddNewTaskToReadyList+0xf0>)
 80015fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	f3bf 8f4f 	dsb	sy
 8001604:	f3bf 8f6f 	isb	sy
 8001608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <prvAddNewTaskToReadyList+0xec>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1d6      	bne.n	80015c2 <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001614:	6823      	ldr	r3, [r4, #0]
 8001616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001618:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800161a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800161c:	bf98      	it	ls
 800161e:	6026      	strls	r6, [r4, #0]
 8001620:	e7cf      	b.n	80015c2 <prvAddNewTaskToReadyList+0x5e>
 8001622:	bf00      	nop
 8001624:	20003ce0 	.word	0x20003ce0
 8001628:	20003c48 	.word	0x20003c48
 800162c:	20003c54 	.word	0x20003c54
 8001630:	20003d0c 	.word	0x20003d0c
 8001634:	20003d28 	.word	0x20003d28
 8001638:	20003d54 	.word	0x20003d54
 800163c:	20003d40 	.word	0x20003d40
 8001640:	20003c4c 	.word	0x20003c4c
 8001644:	20003c50 	.word	0x20003c50
 8001648:	20003cf0 	.word	0x20003cf0
 800164c:	20003cf4 	.word	0x20003cf4
 8001650:	20003d3c 	.word	0x20003d3c
 8001654:	e000ed04 	.word	0xe000ed04
 8001658:	20003cf8 	.word	0x20003cf8

0800165c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800165c:	4a06      	ldr	r2, [pc, #24]	; (8001678 <prvResetNextTaskUnblockTime+0x1c>)
 800165e:	6813      	ldr	r3, [r2, #0]
 8001660:	6819      	ldr	r1, [r3, #0]
 8001662:	4b06      	ldr	r3, [pc, #24]	; (800167c <prvResetNextTaskUnblockTime+0x20>)
 8001664:	b919      	cbnz	r1, 800166e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001666:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001672:	68d2      	ldr	r2, [r2, #12]
 8001674:	6852      	ldr	r2, [r2, #4]
 8001676:	e7f8      	b.n	800166a <prvResetNextTaskUnblockTime+0xe>
 8001678:	20003c4c 	.word	0x20003c4c
 800167c:	20003d20 	.word	0x20003d20

08001680 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8001680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001684:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001686:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800168a:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800168c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001690:	3a01      	subs	r2, #1
 8001692:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8001696:	469a      	mov	sl, r3
 8001698:	4681      	mov	r9, r0
 800169a:	1e4b      	subs	r3, r1, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800169c:	f026 0607 	bic.w	r6, r6, #7
 80016a0:	f104 0234 	add.w	r2, r4, #52	; 0x34
 80016a4:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80016a6:	7858      	ldrb	r0, [r3, #1]
 80016a8:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 80016ac:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80016b0:	b108      	cbz	r0, 80016b6 <prvInitialiseNewTask.isra.2+0x36>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80016b2:	428b      	cmp	r3, r1
 80016b4:	d1f7      	bne.n	80016a6 <prvInitialiseNewTask.isra.2+0x26>
 80016b6:	9d08      	ldr	r5, [sp, #32]
 80016b8:	2d06      	cmp	r5, #6
 80016ba:	bf28      	it	cs
 80016bc:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80016be:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 80016c0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80016c2:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016c4:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80016c6:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80016ca:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016cc:	f7ff fca2 	bl	8001014 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016d0:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80016d4:	f104 0018 	add.w	r0, r4, #24
 80016d8:	f7ff fc9c 	bl	8001014 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80016dc:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016de:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016e0:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016e2:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80016e4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80016e8:	4652      	mov	r2, sl
 80016ea:	4649      	mov	r1, r9
 80016ec:	4630      	mov	r0, r6
 80016ee:	f7ff fd07 	bl	8001100 <pxPortInitialiseStack>
 80016f2:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80016f4:	f1b8 0f00 	cmp.w	r8, #0
 80016f8:	d001      	beq.n	80016fe <prvInitialiseNewTask.isra.2+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80016fa:	f8c8 4000 	str.w	r4, [r8]
 80016fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001702 <prvDeleteTCB>:
	{
 8001702:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001704:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 8001708:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800170a:	b93b      	cbnz	r3, 800171c <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 800170c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800170e:	f7ff fef1 	bl	80014f4 <vPortFree>
				vPortFree( pxTCB );
 8001712:	4620      	mov	r0, r4
	}
 8001714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8001718:	f7ff beec 	b.w	80014f4 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800171c:	2b01      	cmp	r3, #1
 800171e:	d0f9      	beq.n	8001714 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001720:	2b02      	cmp	r3, #2
 8001722:	d008      	beq.n	8001736 <prvDeleteTCB+0x34>
 8001724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001728:	f383 8811 	msr	BASEPRI, r3
 800172c:	f3bf 8f6f 	isb	sy
 8001730:	f3bf 8f4f 	dsb	sy
 8001734:	e7fe      	b.n	8001734 <prvDeleteTCB+0x32>
 8001736:	bd10      	pop	{r4, pc}

08001738 <prvIdleTask>:
{
 8001738:	b580      	push	{r7, lr}
				taskYIELD();
 800173a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8001798 <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800173e:	4f12      	ldr	r7, [pc, #72]	; (8001788 <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001740:	4c12      	ldr	r4, [pc, #72]	; (800178c <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8001742:	4d13      	ldr	r5, [pc, #76]	; (8001790 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001744:	6823      	ldr	r3, [r4, #0]
 8001746:	b963      	cbnz	r3, 8001762 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <prvIdleTask+0x5c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d9f8      	bls.n	8001742 <prvIdleTask+0xa>
				taskYIELD();
 8001750:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001754:	f8c8 3000 	str.w	r3, [r8]
 8001758:	f3bf 8f4f 	dsb	sy
 800175c:	f3bf 8f6f 	isb	sy
 8001760:	e7ee      	b.n	8001740 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8001762:	f7ff fcf7 	bl	8001154 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800176a:	1d30      	adds	r0, r6, #4
 800176c:	f7ff fc78 	bl	8001060 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001770:	682b      	ldr	r3, [r5, #0]
 8001772:	3b01      	subs	r3, #1
 8001774:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	3b01      	subs	r3, #1
 800177a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800177c:	f7ff fd0c 	bl	8001198 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8001780:	4630      	mov	r0, r6
 8001782:	f7ff ffbe 	bl	8001702 <prvDeleteTCB>
 8001786:	e7dd      	b.n	8001744 <prvIdleTask+0xc>
 8001788:	20003d54 	.word	0x20003d54
 800178c:	20003ce4 	.word	0x20003ce4
 8001790:	20003ce0 	.word	0x20003ce0
 8001794:	20003c54 	.word	0x20003c54
 8001798:	e000ed04 	.word	0xe000ed04

0800179c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800179c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800179e:	4b1b      	ldr	r3, [pc, #108]	; (800180c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80017a0:	4e1b      	ldr	r6, [pc, #108]	; (8001810 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80017a2:	681d      	ldr	r5, [r3, #0]
{
 80017a4:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80017a6:	6830      	ldr	r0, [r6, #0]
 80017a8:	3004      	adds	r0, #4
{
 80017aa:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80017ac:	f7ff fc58 	bl	8001060 <uxListRemove>
 80017b0:	4633      	mov	r3, r6
 80017b2:	b940      	cbnz	r0, 80017c6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80017b4:	6831      	ldr	r1, [r6, #0]
 80017b6:	4e17      	ldr	r6, [pc, #92]	; (8001814 <prvAddCurrentTaskToDelayedList+0x78>)
 80017b8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80017ba:	6832      	ldr	r2, [r6, #0]
 80017bc:	2001      	movs	r0, #1
 80017be:	4088      	lsls	r0, r1
 80017c0:	ea22 0200 	bic.w	r2, r2, r0
 80017c4:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80017c6:	1c62      	adds	r2, r4, #1
 80017c8:	d107      	bne.n	80017da <prvAddCurrentTaskToDelayedList+0x3e>
 80017ca:	b137      	cbz	r7, 80017da <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017cc:	6819      	ldr	r1, [r3, #0]
 80017ce:	4812      	ldr	r0, [pc, #72]	; (8001818 <prvAddCurrentTaskToDelayedList+0x7c>)
 80017d0:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80017d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017d6:	f7ff bc20 	b.w	800101a <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80017da:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80017dc:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 80017de:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80017e0:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80017e2:	d907      	bls.n	80017f4 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017e4:	4a0d      	ldr	r2, [pc, #52]	; (800181c <prvAddCurrentTaskToDelayedList+0x80>)
 80017e6:	6810      	ldr	r0, [r2, #0]
 80017e8:	6819      	ldr	r1, [r3, #0]
}
 80017ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017ee:	3104      	adds	r1, #4
 80017f0:	f7ff bc1f 	b.w	8001032 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017f4:	4a0a      	ldr	r2, [pc, #40]	; (8001820 <prvAddCurrentTaskToDelayedList+0x84>)
 80017f6:	6810      	ldr	r0, [r2, #0]
 80017f8:	6819      	ldr	r1, [r3, #0]
 80017fa:	3104      	adds	r1, #4
 80017fc:	f7ff fc19 	bl	8001032 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <prvAddCurrentTaskToDelayedList+0x88>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8001806:	bf38      	it	cc
 8001808:	601c      	strcc	r4, [r3, #0]
 800180a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800180c:	20003d68 	.word	0x20003d68
 8001810:	20003c48 	.word	0x20003c48
 8001814:	20003cf4 	.word	0x20003cf4
 8001818:	20003d40 	.word	0x20003d40
 800181c:	20003c50 	.word	0x20003c50
 8001820:	20003c4c 	.word	0x20003c4c
 8001824:	20003d20 	.word	0x20003d20

08001828 <xTaskCreateStatic>:
	{
 8001828:	b570      	push	{r4, r5, r6, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800182e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8001830:	b945      	cbnz	r5, 8001844 <xTaskCreateStatic+0x1c>
 8001832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001836:	f383 8811 	msr	BASEPRI, r3
 800183a:	f3bf 8f6f 	isb	sy
 800183e:	f3bf 8f4f 	dsb	sy
 8001842:	e7fe      	b.n	8001842 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8001844:	b944      	cbnz	r4, 8001858 <xTaskCreateStatic+0x30>
 8001846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800184a:	f383 8811 	msr	BASEPRI, r3
 800184e:	f3bf 8f6f 	isb	sy
 8001852:	f3bf 8f4f 	dsb	sy
 8001856:	e7fe      	b.n	8001856 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8001858:	2654      	movs	r6, #84	; 0x54
 800185a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800185c:	9e04      	ldr	r6, [sp, #16]
 800185e:	2e54      	cmp	r6, #84	; 0x54
 8001860:	d008      	beq.n	8001874 <xTaskCreateStatic+0x4c>
 8001862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001866:	f383 8811 	msr	BASEPRI, r3
 800186a:	f3bf 8f6f 	isb	sy
 800186e:	f3bf 8f4f 	dsb	sy
 8001872:	e7fe      	b.n	8001872 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001874:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001876:	2502      	movs	r5, #2
 8001878:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800187c:	ad05      	add	r5, sp, #20
 800187e:	9501      	str	r5, [sp, #4]
 8001880:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8001882:	9402      	str	r4, [sp, #8]
 8001884:	9500      	str	r5, [sp, #0]
 8001886:	f7ff fefb 	bl	8001680 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff fe6a 	bl	8001564 <prvAddNewTaskToReadyList>
	}
 8001890:	9805      	ldr	r0, [sp, #20]
 8001892:	b006      	add	sp, #24
 8001894:	bd70      	pop	{r4, r5, r6, pc}

08001896 <xTaskCreate>:
	{
 8001896:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800189a:	4607      	mov	r7, r0
 800189c:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800189e:	0090      	lsls	r0, r2, #2
	{
 80018a0:	4688      	mov	r8, r1
 80018a2:	4616      	mov	r6, r2
 80018a4:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018a6:	f7ff fd97 	bl	80013d8 <pvPortMalloc>
			if( pxStack != NULL )
 80018aa:	4605      	mov	r5, r0
 80018ac:	b1e8      	cbz	r0, 80018ea <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80018ae:	2054      	movs	r0, #84	; 0x54
 80018b0:	f7ff fd92 	bl	80013d8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80018b4:	4604      	mov	r4, r0
 80018b6:	b1a8      	cbz	r0, 80018e4 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80018be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 80018c0:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80018c6:	9002      	str	r0, [sp, #8]
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	4632      	mov	r2, r6
 80018cc:	464b      	mov	r3, r9
 80018ce:	4641      	mov	r1, r8
 80018d0:	4638      	mov	r0, r7
 80018d2:	f7ff fed5 	bl	8001680 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80018d6:	4620      	mov	r0, r4
 80018d8:	f7ff fe44 	bl	8001564 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80018dc:	2001      	movs	r0, #1
	}
 80018de:	b005      	add	sp, #20
 80018e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80018e4:	4628      	mov	r0, r5
 80018e6:	f7ff fe05 	bl	80014f4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80018ea:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 80018ee:	e7f6      	b.n	80018de <xTaskCreate+0x48>

080018f0 <vTaskStartScheduler>:
{
 80018f0:	b510      	push	{r4, lr}
 80018f2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80018f4:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80018f6:	aa07      	add	r2, sp, #28
 80018f8:	a906      	add	r1, sp, #24
 80018fa:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80018fc:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80018fe:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001900:	f000 fa18 	bl	8001d34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001904:	9b05      	ldr	r3, [sp, #20]
 8001906:	9302      	str	r3, [sp, #8]
 8001908:	9b06      	ldr	r3, [sp, #24]
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	9400      	str	r4, [sp, #0]
 800190e:	4623      	mov	r3, r4
 8001910:	9a07      	ldr	r2, [sp, #28]
 8001912:	490d      	ldr	r1, [pc, #52]	; (8001948 <vTaskStartScheduler+0x58>)
 8001914:	480d      	ldr	r0, [pc, #52]	; (800194c <vTaskStartScheduler+0x5c>)
 8001916:	f7ff ff87 	bl	8001828 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800191a:	b190      	cbz	r0, 8001942 <vTaskStartScheduler+0x52>
 800191c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001920:	f383 8811 	msr	BASEPRI, r3
 8001924:	f3bf 8f6f 	isb	sy
 8001928:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <vTaskStartScheduler+0x60>)
 800192e:	f04f 32ff 	mov.w	r2, #4294967295
 8001932:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001934:	4b07      	ldr	r3, [pc, #28]	; (8001954 <vTaskStartScheduler+0x64>)
 8001936:	2201      	movs	r2, #1
 8001938:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800193a:	4b07      	ldr	r3, [pc, #28]	; (8001958 <vTaskStartScheduler+0x68>)
 800193c:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800193e:	f7ff fca1 	bl	8001284 <xPortStartScheduler>
}
 8001942:	b008      	add	sp, #32
 8001944:	bd10      	pop	{r4, pc}
 8001946:	bf00      	nop
 8001948:	080022c4 	.word	0x080022c4
 800194c:	08001739 	.word	0x08001739
 8001950:	20003d20 	.word	0x20003d20
 8001954:	20003d3c 	.word	0x20003d3c
 8001958:	20003d68 	.word	0x20003d68

0800195c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800195c:	4a02      	ldr	r2, [pc, #8]	; (8001968 <vTaskSuspendAll+0xc>)
 800195e:	6813      	ldr	r3, [r2, #0]
 8001960:	3301      	adds	r3, #1
 8001962:	6013      	str	r3, [r2, #0]
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20003cec 	.word	0x20003cec

0800196c <xTaskIncrementTick>:
{
 800196c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001970:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <xTaskIncrementTick+0xf8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d153      	bne.n	8001a20 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001978:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <xTaskIncrementTick+0xfc>)
 800197a:	681c      	ldr	r4, [r3, #0]
 800197c:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800197e:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001980:	b9bc      	cbnz	r4, 80019b2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001982:	4b3a      	ldr	r3, [pc, #232]	; (8001a6c <xTaskIncrementTick+0x100>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	b142      	cbz	r2, 800199c <xTaskIncrementTick+0x30>
 800198a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800198e:	f383 8811 	msr	BASEPRI, r3
 8001992:	f3bf 8f6f 	isb	sy
 8001996:	f3bf 8f4f 	dsb	sy
 800199a:	e7fe      	b.n	800199a <xTaskIncrementTick+0x2e>
 800199c:	4a34      	ldr	r2, [pc, #208]	; (8001a70 <xTaskIncrementTick+0x104>)
 800199e:	6819      	ldr	r1, [r3, #0]
 80019a0:	6810      	ldr	r0, [r2, #0]
 80019a2:	6018      	str	r0, [r3, #0]
 80019a4:	6011      	str	r1, [r2, #0]
 80019a6:	4a33      	ldr	r2, [pc, #204]	; (8001a74 <xTaskIncrementTick+0x108>)
 80019a8:	6813      	ldr	r3, [r2, #0]
 80019aa:	3301      	adds	r3, #1
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	f7ff fe55 	bl	800165c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80019b2:	4d31      	ldr	r5, [pc, #196]	; (8001a78 <xTaskIncrementTick+0x10c>)
 80019b4:	4f31      	ldr	r7, [pc, #196]	; (8001a7c <xTaskIncrementTick+0x110>)
 80019b6:	682b      	ldr	r3, [r5, #0]
 80019b8:	429c      	cmp	r4, r3
 80019ba:	f04f 0b00 	mov.w	fp, #0
 80019be:	d33e      	bcc.n	8001a3e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80019c0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8001a6c <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80019c4:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8001a8c <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80019c8:	f8d8 2000 	ldr.w	r2, [r8]
 80019cc:	6812      	ldr	r2, [r2, #0]
 80019ce:	bb72      	cbnz	r2, 8001a2e <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019d0:	f04f 32ff 	mov.w	r2, #4294967295
 80019d4:	602a      	str	r2, [r5, #0]
					break;
 80019d6:	e032      	b.n	8001a3e <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80019d8:	f106 0a04 	add.w	sl, r6, #4
 80019dc:	4650      	mov	r0, sl
 80019de:	f7ff fb3f 	bl	8001060 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80019e2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80019e4:	b119      	cbz	r1, 80019ee <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80019e6:	f106 0018 	add.w	r0, r6, #24
 80019ea:	f7ff fb39 	bl	8001060 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80019ee:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80019f0:	f8d9 3000 	ldr.w	r3, [r9]
 80019f4:	2201      	movs	r2, #1
 80019f6:	fa02 f100 	lsl.w	r1, r2, r0
 80019fa:	4319      	orrs	r1, r3
 80019fc:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <xTaskIncrementTick+0x114>)
 80019fe:	f8c9 1000 	str.w	r1, [r9]
 8001a02:	f04f 0e14 	mov.w	lr, #20
 8001a06:	4651      	mov	r1, sl
 8001a08:	fb0e 3000 	mla	r0, lr, r0, r3
 8001a0c:	f7ff fb05 	bl	800101a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001a10:	6838      	ldr	r0, [r7, #0]
 8001a12:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8001a14:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8001a16:	4291      	cmp	r1, r2
 8001a18:	bf28      	it	cs
 8001a1a:	f04f 0b01 	movcs.w	fp, #1
 8001a1e:	e7d3      	b.n	80019c8 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8001a20:	4a18      	ldr	r2, [pc, #96]	; (8001a84 <xTaskIncrementTick+0x118>)
 8001a22:	6813      	ldr	r3, [r2, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8001a28:	f04f 0b00 	mov.w	fp, #0
 8001a2c:	e011      	b.n	8001a52 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001a2e:	f8d8 2000 	ldr.w	r2, [r8]
 8001a32:	68d2      	ldr	r2, [r2, #12]
 8001a34:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001a36:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8001a38:	428c      	cmp	r4, r1
 8001a3a:	d2cd      	bcs.n	80019d8 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8001a3c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <xTaskIncrementTick+0x114>)
 8001a42:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a44:	2214      	movs	r2, #20
 8001a46:	434a      	muls	r2, r1
 8001a48:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8001a4a:	2a02      	cmp	r2, #2
 8001a4c:	bf28      	it	cs
 8001a4e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8001a52:	4a0d      	ldr	r2, [pc, #52]	; (8001a88 <xTaskIncrementTick+0x11c>)
 8001a54:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8001a56:	2a00      	cmp	r2, #0
 8001a58:	bf18      	it	ne
 8001a5a:	f04f 0b01 	movne.w	fp, #1
}
 8001a5e:	4658      	mov	r0, fp
 8001a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a64:	20003cec 	.word	0x20003cec
 8001a68:	20003d68 	.word	0x20003d68
 8001a6c:	20003c4c 	.word	0x20003c4c
 8001a70:	20003c50 	.word	0x20003c50
 8001a74:	20003d24 	.word	0x20003d24
 8001a78:	20003d20 	.word	0x20003d20
 8001a7c:	20003c48 	.word	0x20003c48
 8001a80:	20003c54 	.word	0x20003c54
 8001a84:	20003ce8 	.word	0x20003ce8
 8001a88:	20003d6c 	.word	0x20003d6c
 8001a8c:	20003cf4 	.word	0x20003cf4

08001a90 <xTaskResumeAll>:
{
 8001a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8001a94:	4c31      	ldr	r4, [pc, #196]	; (8001b5c <xTaskResumeAll+0xcc>)
 8001a96:	6823      	ldr	r3, [r4, #0]
 8001a98:	b943      	cbnz	r3, 8001aac <xTaskResumeAll+0x1c>
 8001a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a9e:	f383 8811 	msr	BASEPRI, r3
 8001aa2:	f3bf 8f6f 	isb	sy
 8001aa6:	f3bf 8f4f 	dsb	sy
 8001aaa:	e7fe      	b.n	8001aaa <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8001aac:	f7ff fb52 	bl	8001154 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001ab0:	6823      	ldr	r3, [r4, #0]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ab6:	6824      	ldr	r4, [r4, #0]
 8001ab8:	b12c      	cbz	r4, 8001ac6 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8001aba:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001abc:	f7ff fb6c 	bl	8001198 <vPortExitCritical>
}
 8001ac0:	4620      	mov	r0, r4
 8001ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001ac6:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <xTaskResumeAll+0xd0>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f5      	beq.n	8001aba <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ace:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001b78 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8001ad2:	4f24      	ldr	r7, [pc, #144]	; (8001b64 <xTaskResumeAll+0xd4>)
 8001ad4:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001b7c <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ad8:	f8d9 3000 	ldr.w	r3, [r9]
 8001adc:	b9e3      	cbnz	r3, 8001b18 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8001ade:	b10c      	cbz	r4, 8001ae4 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8001ae0:	f7ff fdbc 	bl	800165c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001ae4:	4d20      	ldr	r5, [pc, #128]	; (8001b68 <xTaskResumeAll+0xd8>)
 8001ae6:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001ae8:	b144      	cbz	r4, 8001afc <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8001aea:	4e20      	ldr	r6, [pc, #128]	; (8001b6c <xTaskResumeAll+0xdc>)
 8001aec:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001aee:	f7ff ff3d 	bl	800196c <xTaskIncrementTick>
 8001af2:	b100      	cbz	r0, 8001af6 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8001af4:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001af6:	3c01      	subs	r4, #1
 8001af8:	d1f9      	bne.n	8001aee <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8001afa:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001afc:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <xTaskResumeAll+0xdc>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d0da      	beq.n	8001aba <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001b04:	4b1a      	ldr	r3, [pc, #104]	; (8001b70 <xTaskResumeAll+0xe0>)
 8001b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	f3bf 8f4f 	dsb	sy
 8001b10:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001b14:	2401      	movs	r4, #1
 8001b16:	e7d1      	b.n	8001abc <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001b18:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8001b1c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b1e:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b20:	f104 0018 	add.w	r0, r4, #24
 8001b24:	f7ff fa9c 	bl	8001060 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b28:	4630      	mov	r0, r6
 8001b2a:	f7ff fa99 	bl	8001060 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001b2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b30:	6839      	ldr	r1, [r7, #0]
 8001b32:	2501      	movs	r5, #1
 8001b34:	fa05 f302 	lsl.w	r3, r5, r2
 8001b38:	2014      	movs	r0, #20
 8001b3a:	430b      	orrs	r3, r1
 8001b3c:	fb00 8002 	mla	r0, r0, r2, r8
 8001b40:	4631      	mov	r1, r6
 8001b42:	603b      	str	r3, [r7, #0]
 8001b44:	f7ff fa69 	bl	800101a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b48:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <xTaskResumeAll+0xe4>)
 8001b4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8001b52:	bf24      	itt	cs
 8001b54:	4b05      	ldrcs	r3, [pc, #20]	; (8001b6c <xTaskResumeAll+0xdc>)
 8001b56:	601d      	strcs	r5, [r3, #0]
 8001b58:	e7be      	b.n	8001ad8 <xTaskResumeAll+0x48>
 8001b5a:	bf00      	nop
 8001b5c:	20003cec 	.word	0x20003cec
 8001b60:	20003ce0 	.word	0x20003ce0
 8001b64:	20003cf4 	.word	0x20003cf4
 8001b68:	20003ce8 	.word	0x20003ce8
 8001b6c:	20003d6c 	.word	0x20003d6c
 8001b70:	e000ed04 	.word	0xe000ed04
 8001b74:	20003c48 	.word	0x20003c48
 8001b78:	20003d28 	.word	0x20003d28
 8001b7c:	20003c54 	.word	0x20003c54

08001b80 <vTaskDelay>:
	{
 8001b80:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001b82:	b940      	cbnz	r0, 8001b96 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <vTaskDelay+0x40>)
 8001b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	f3bf 8f4f 	dsb	sy
 8001b90:	f3bf 8f6f 	isb	sy
 8001b94:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001b96:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <vTaskDelay+0x44>)
 8001b98:	6819      	ldr	r1, [r3, #0]
 8001b9a:	b141      	cbz	r1, 8001bae <vTaskDelay+0x2e>
 8001b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba0:	f383 8811 	msr	BASEPRI, r3
 8001ba4:	f3bf 8f6f 	isb	sy
 8001ba8:	f3bf 8f4f 	dsb	sy
 8001bac:	e7fe      	b.n	8001bac <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001bae:	f7ff fed5 	bl	800195c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001bb2:	f7ff fdf3 	bl	800179c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8001bb6:	f7ff ff6b 	bl	8001a90 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8001bba:	2800      	cmp	r0, #0
 8001bbc:	d0e2      	beq.n	8001b84 <vTaskDelay+0x4>
 8001bbe:	bd08      	pop	{r3, pc}
 8001bc0:	e000ed04 	.word	0xe000ed04
 8001bc4:	20003cec 	.word	0x20003cec

08001bc8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001bc8:	4b17      	ldr	r3, [pc, #92]	; (8001c28 <vTaskSwitchContext+0x60>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <vTaskSwitchContext+0x64>)
{
 8001bce:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001bd0:	b112      	cbz	r2, 8001bd8 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8001bd2:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8001bd8:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001bda:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <vTaskSwitchContext+0x68>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001bde:	fab3 f383 	clz	r3, r3
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	f1c3 031f 	rsb	r3, r3, #31
 8001be8:	2214      	movs	r2, #20
 8001bea:	4912      	ldr	r1, [pc, #72]	; (8001c34 <vTaskSwitchContext+0x6c>)
 8001bec:	435a      	muls	r2, r3
 8001bee:	1888      	adds	r0, r1, r2
 8001bf0:	588c      	ldr	r4, [r1, r2]
 8001bf2:	b944      	cbnz	r4, 8001c06 <vTaskSwitchContext+0x3e>
	__asm volatile
 8001bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf8:	f383 8811 	msr	BASEPRI, r3
 8001bfc:	f3bf 8f6f 	isb	sy
 8001c00:	f3bf 8f4f 	dsb	sy
 8001c04:	e7fe      	b.n	8001c04 <vTaskSwitchContext+0x3c>
 8001c06:	6844      	ldr	r4, [r0, #4]
 8001c08:	3208      	adds	r2, #8
 8001c0a:	6864      	ldr	r4, [r4, #4]
 8001c0c:	6044      	str	r4, [r0, #4]
 8001c0e:	440a      	add	r2, r1
 8001c10:	4294      	cmp	r4, r2
 8001c12:	bf04      	itt	eq
 8001c14:	6862      	ldreq	r2, [r4, #4]
 8001c16:	6042      	streq	r2, [r0, #4]
 8001c18:	2214      	movs	r2, #20
 8001c1a:	fb02 1303 	mla	r3, r2, r3, r1
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	68da      	ldr	r2, [r3, #12]
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <vTaskSwitchContext+0x70>)
 8001c24:	e7d6      	b.n	8001bd4 <vTaskSwitchContext+0xc>
 8001c26:	bf00      	nop
 8001c28:	20003cec 	.word	0x20003cec
 8001c2c:	20003d6c 	.word	0x20003d6c
 8001c30:	20003cf4 	.word	0x20003cf4
 8001c34:	20003c54 	.word	0x20003c54
 8001c38:	20003c48 	.word	0x20003c48

08001c3c <WriteToAD5422>:
//	HAL_Delay(Delay);
	while (Delay > 0) Delay--;
}

void WriteToAD5422(unsigned char count,unsigned char *buf)
{
 8001c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	unsigned char ValueToWrite = 0;
    unsigned char i = 0;
	unsigned char j = 0;

	/*  */
	CLR_LATCH();
 8001c40:	2200      	movs	r2, #0
{
 8001c42:	4604      	mov	r4, r0
 8001c44:	4688      	mov	r8, r1
	CLR_LATCH();
 8001c46:	4818      	ldr	r0, [pc, #96]	; (8001ca8 <WriteToAD5422+0x6c>)
	 	ValueToWrite =	*(buf + i - 1);

		/* 8 */
		for(j=0; j<8; j++)
		{
			CLR_SCLK();
 8001c48:	4f17      	ldr	r7, [pc, #92]	; (8001ca8 <WriteToAD5422+0x6c>)
	CLR_LATCH();
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	f7fe fda8 	bl	80007a0 <HAL_GPIO_WritePin>
 8001c50:	4444      	add	r4, r8
	for(i = count; i > 0; i--)
 8001c52:	45a0      	cmp	r8, r4
 8001c54:	d10b      	bne.n	8001c6e <WriteToAD5422+0x32>
			ValueToWrite <<= 1;	//
		}
	}

	/*  */
	CLR_SCLK();
 8001c56:	2200      	movs	r2, #0
 8001c58:	2120      	movs	r1, #32
 8001c5a:	4813      	ldr	r0, [pc, #76]	; (8001ca8 <WriteToAD5422+0x6c>)
 8001c5c:	f7fe fda0 	bl	80007a0 <HAL_GPIO_WritePin>
	AD54X2_Delay(1);

	/*  */
	SET_LATCH();
 8001c60:	2201      	movs	r2, #1
 8001c62:	2110      	movs	r1, #16
 8001c64:	4810      	ldr	r0, [pc, #64]	; (8001ca8 <WriteToAD5422+0x6c>)
	AD54X2_Delay(20);
}
 8001c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	SET_LATCH();
 8001c6a:	f7fe bd99 	b.w	80007a0 <HAL_GPIO_WritePin>
	 	ValueToWrite =	*(buf + i - 1);
 8001c6e:	f814 6d01 	ldrb.w	r6, [r4, #-1]!
 8001c72:	2508      	movs	r5, #8
			CLR_SCLK();
 8001c74:	2200      	movs	r2, #0
 8001c76:	2120      	movs	r1, #32
 8001c78:	480b      	ldr	r0, [pc, #44]	; (8001ca8 <WriteToAD5422+0x6c>)
 8001c7a:	f7fe fd91 	bl	80007a0 <HAL_GPIO_WritePin>
			if(0x80 == (ValueToWrite & 0x80))
 8001c7e:	0633      	lsls	r3, r6, #24
				SET_SDI();	    //Send one to SDIN pin of AD5422
 8001c80:	bf4c      	ite	mi
 8001c82:	2201      	movmi	r2, #1
				CLR_SDI();	    //Send zero to SDIN pin of AD5422
 8001c84:	2200      	movpl	r2, #0
 8001c86:	2140      	movs	r1, #64	; 0x40
 8001c88:	4638      	mov	r0, r7
 8001c8a:	f7fe fd89 	bl	80007a0 <HAL_GPIO_WritePin>
 8001c8e:	3d01      	subs	r5, #1
			SET_SCLK();
 8001c90:	2201      	movs	r2, #1
 8001c92:	2120      	movs	r1, #32
 8001c94:	4638      	mov	r0, r7
 8001c96:	f7fe fd83 	bl	80007a0 <HAL_GPIO_WritePin>
			ValueToWrite <<= 1;	//
 8001c9a:	0076      	lsls	r6, r6, #1
		for(j=0; j<8; j++)
 8001c9c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
			ValueToWrite <<= 1;	//
 8001ca0:	b2f6      	uxtb	r6, r6
		for(j=0; j<8; j++)
 8001ca2:	d1e7      	bne.n	8001c74 <WriteToAD5422+0x38>
 8001ca4:	e7d5      	b.n	8001c52 <WriteToAD5422+0x16>
 8001ca6:	bf00      	nop
 8001ca8:	40020c00 	.word	0x40020c00

08001cac <LED_Task>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_LED_Task */
void LED_Task(void const * argument)
{
 8001cac:	b508      	push	{r3, lr}

  /* USER CODE BEGIN LED_Task */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001cae:	4c05      	ldr	r4, [pc, #20]	; (8001cc4 <LED_Task+0x18>)
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cb6:	f7fe fd78 	bl	80007aa <HAL_GPIO_TogglePin>
    osDelay(250);
 8001cba:	20fa      	movs	r0, #250	; 0xfa
 8001cbc:	f7ff f997 	bl	8000fee <osDelay>
 8001cc0:	e7f6      	b.n	8001cb0 <LED_Task+0x4>
 8001cc2:	bf00      	nop
 8001cc4:	40021400 	.word	0x40021400

08001cc8 <AD5412Task>:
*/
/* USER CODE END Header_AD5412Task */
void AD5412Task(void const * argument)
{
  /* USER CODE BEGIN AD5412Task */
	buf[2] = 0x55;	//
 8001cc8:	4c18      	ldr	r4, [pc, #96]	; (8001d2c <AD5412Task+0x64>)
{
 8001cca:	b508      	push	{r3, lr}
	buf[2] = 0x55;	//
 8001ccc:	2355      	movs	r3, #85	; 0x55
 8001cce:	70a3      	strb	r3, [r4, #2]
	buf[1] = 0x10;	//Disable Slew Rate	while selecting the current mode
	buf[0] = 0x00;	//0-5V
 8001cd0:	2600      	movs	r6, #0
	buf[1] = 0x10;	//Disable Slew Rate	while selecting the current mode
 8001cd2:	2310      	movs	r3, #16
	WriteToAD5422(3, buf);	//Write 551000 
 8001cd4:	4621      	mov	r1, r4
 8001cd6:	2003      	movs	r0, #3
	buf[1] = 0x10;	//Disable Slew Rate	while selecting the current mode
 8001cd8:	7063      	strb	r3, [r4, #1]

	buf[2] = 0x01;	//
 8001cda:	2501      	movs	r5, #1
	buf[0] = 0x00;	//0-5V
 8001cdc:	7026      	strb	r6, [r4, #0]
	WriteToAD5422(3, buf);	//Write 551000 
 8001cde:	f7ff ffad 	bl	8001c3c <WriteToAD5422>
	buf[1] = 0x00;	//
	buf[1] = 0x00;
	WriteToAD5422(3, buf);	//Write 0x010000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	2003      	movs	r0, #3
	buf[2] = 0x01;	//
 8001ce6:	70a5      	strb	r5, [r4, #2]
	buf[1] = 0x00;	//
 8001ce8:	7066      	strb	r6, [r4, #1]
	WriteToAD5422(3, buf);	//Write 0x010000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001cea:	f7ff ffa7 	bl	8001c3c <WriteToAD5422>
	osDelay(1000);
 8001cee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cf2:	f7ff f97c 	bl	8000fee <osDelay>

	buf[2] = 0x01;              //Data register
	buf[1] = 0xff;
 8001cf6:	23ff      	movs	r3, #255	; 0xff
	buf[0] = 0xff;				//Write 0x010001 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
	WriteToAD5422(3,buf);		//Write 0x018000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001cf8:	4621      	mov	r1, r4
 8001cfa:	2003      	movs	r0, #3
	buf[1] = 0xff;
 8001cfc:	7063      	strb	r3, [r4, #1]
	buf[0] = 0xff;				//Write 0x010001 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001cfe:	7023      	strb	r3, [r4, #0]
	buf[2] = 0x01;              //Data register
 8001d00:	70a5      	strb	r5, [r4, #2]
	WriteToAD5422(3,buf);		//Write 0x018000 to SHIFT REGISTER  to write 0x018000 to DATA REGISTER
 8001d02:	f7ff ff9b 	bl	8001c3c <WriteToAD5422>

	buf[2] = 0x02;
 8001d06:	2302      	movs	r3, #2
	buf[1] = 0x00;
	buf[0] = 0x01;			    //Read data register
	WriteToAD5422(3,buf);
 8001d08:	4621      	mov	r1, r4
 8001d0a:	2003      	movs	r0, #3
	buf[2] = 0x02;
 8001d0c:	70a3      	strb	r3, [r4, #2]
	buf[1] = 0x00;
 8001d0e:	7066      	strb	r6, [r4, #1]
	buf[0] = 0x01;			    //Read data register
 8001d10:	7025      	strb	r5, [r4, #0]
	WriteToAD5422(3,buf);
 8001d12:	f7ff ff93 	bl	8001c3c <WriteToAD5422>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001d16:	4c06      	ldr	r4, [pc, #24]	; (8001d30 <AD5412Task+0x68>)
 8001d18:	4620      	mov	r0, r4
 8001d1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d1e:	f7fe fd44 	bl	80007aa <HAL_GPIO_TogglePin>
    osDelay(100);
 8001d22:	2064      	movs	r0, #100	; 0x64
 8001d24:	f7ff f963 	bl	8000fee <osDelay>
 8001d28:	e7f6      	b.n	8001d18 <AD5412Task+0x50>
 8001d2a:	bf00      	nop
 8001d2c:	20003d70 	.word	0x20003d70
 8001d30:	40021400 	.word	0x40021400

08001d34 <vApplicationGetIdleTaskMemory>:
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <vApplicationGetIdleTaskMemory+0x10>)
 8001d36:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001d38:	4b03      	ldr	r3, [pc, #12]	; (8001d48 <vApplicationGetIdleTaskMemory+0x14>)
 8001d3a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20003f74 	.word	0x20003f74
 8001d48:	20003d74 	.word	0x20003d74

08001d4c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001d4c:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(Task1_LED, LED_Task, osPriorityNormal, 0, 128);
 8001d4e:	4c10      	ldr	r4, [pc, #64]	; (8001d90 <MX_FREERTOS_Init+0x44>)
 8001d50:	4626      	mov	r6, r4
 8001d52:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 8001d54:	b08e      	sub	sp, #56	; 0x38
  osThreadDef(Task1_LED, LED_Task, osPriorityNormal, 0, 128);
 8001d56:	466d      	mov	r5, sp
 8001d58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d5a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8001d5e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  Task1_LEDHandle = osThreadCreate(osThread(Task1_LED), NULL);
 8001d62:	2100      	movs	r1, #0
 8001d64:	4668      	mov	r0, sp
 8001d66:	f7ff f91a 	bl	8000f9e <osThreadCreate>
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <MX_FREERTOS_Init+0x48>)
  osThreadDef(Task2_AD5412, AD5412Task, osPriorityIdle, 0, 128);
 8001d6c:	341c      	adds	r4, #28
  Task1_LEDHandle = osThreadCreate(osThread(Task1_LED), NULL);
 8001d6e:	6018      	str	r0, [r3, #0]
  osThreadDef(Task2_AD5412, AD5412Task, osPriorityIdle, 0, 128);
 8001d70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d72:	ad07      	add	r5, sp, #28
 8001d74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d76:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d7a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  Task2_AD5412Handle = osThreadCreate(osThread(Task2_AD5412), NULL);
 8001d7e:	2100      	movs	r1, #0
 8001d80:	a807      	add	r0, sp, #28
 8001d82:	f7ff f90c 	bl	8000f9e <osThreadCreate>
 8001d86:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <MX_FREERTOS_Init+0x4c>)
 8001d88:	6018      	str	r0, [r3, #0]
}
 8001d8a:	b00e      	add	sp, #56	; 0x38
 8001d8c:	bd70      	pop	{r4, r5, r6, pc}
 8001d8e:	bf00      	nop
 8001d90:	0800228c 	.word	0x0800228c
 8001d94:	20003fcc 	.word	0x20003fcc
 8001d98:	20003fd0 	.word	0x20003fd0

08001d9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001da0:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da2:	2214      	movs	r2, #20
 8001da4:	2100      	movs	r1, #0
 8001da6:	a807      	add	r0, sp, #28
 8001da8:	f000 fa5c 	bl	8002264 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dac:	2400      	movs	r4, #0
 8001dae:	4b59      	ldr	r3, [pc, #356]	; (8001f14 <MX_GPIO_Init+0x178>)
 8001db0:	9400      	str	r4, [sp, #0]
 8001db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8001db4:	4f58      	ldr	r7, [pc, #352]	; (8001f18 <MX_GPIO_Init+0x17c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD5412_CS_GPIO_Port, AD5412_CS_Pin, GPIO_PIN_SET);
 8001db6:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8001f28 <MX_GPIO_Init+0x18c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LATCH_GPIO_Port, LATCH_Pin, GPIO_PIN_SET);
 8001dba:	4e58      	ldr	r6, [pc, #352]	; (8001f1c <MX_GPIO_Init+0x180>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dbc:	f042 0210 	orr.w	r2, r2, #16
 8001dc0:	631a      	str	r2, [r3, #48]	; 0x30
 8001dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dc4:	f002 0210 	and.w	r2, r2, #16
 8001dc8:	9200      	str	r2, [sp, #0]
 8001dca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dcc:	9401      	str	r4, [sp, #4]
 8001dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dd0:	f042 0204 	orr.w	r2, r2, #4
 8001dd4:	631a      	str	r2, [r3, #48]	; 0x30
 8001dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dd8:	f002 0204 	and.w	r2, r2, #4
 8001ddc:	9201      	str	r2, [sp, #4]
 8001dde:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001de0:	9402      	str	r4, [sp, #8]
 8001de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001de4:	f042 0220 	orr.w	r2, r2, #32
 8001de8:	631a      	str	r2, [r3, #48]	; 0x30
 8001dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dec:	f002 0220 	and.w	r2, r2, #32
 8001df0:	9202      	str	r2, [sp, #8]
 8001df2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001df4:	9403      	str	r4, [sp, #12]
 8001df6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001df8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001dfc:	631a      	str	r2, [r3, #48]	; 0x30
 8001dfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e00:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001e04:	9203      	str	r2, [sp, #12]
 8001e06:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e08:	9404      	str	r4, [sp, #16]
 8001e0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e0c:	f042 0201 	orr.w	r2, r2, #1
 8001e10:	631a      	str	r2, [r3, #48]	; 0x30
 8001e12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e14:	f002 0201 	and.w	r2, r2, #1
 8001e18:	9204      	str	r2, [sp, #16]
 8001e1a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1c:	9405      	str	r4, [sp, #20]
 8001e1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e20:	f042 0202 	orr.w	r2, r2, #2
 8001e24:	631a      	str	r2, [r3, #48]	; 0x30
 8001e26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e28:	f002 0202 	and.w	r2, r2, #2
 8001e2c:	9205      	str	r2, [sp, #20]
 8001e2e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e30:	9406      	str	r4, [sp, #24]
 8001e32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e34:	f042 0208 	orr.w	r2, r2, #8
 8001e38:	631a      	str	r2, [r3, #48]	; 0x30
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8001e42:	4638      	mov	r0, r7
 8001e44:	2201      	movs	r2, #1
 8001e46:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e4a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8001e4c:	f7fe fca8 	bl	80007a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(AD5412_CS_GPIO_Port, AD5412_CS_Pin, GPIO_PIN_SET);
 8001e50:	4648      	mov	r0, r9
 8001e52:	2201      	movs	r2, #1
 8001e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e58:	f7fe fca2 	bl	80007a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LATCH_GPIO_Port, LATCH_Pin, GPIO_PIN_SET);
 8001e5c:	4630      	mov	r0, r6
 8001e5e:	2201      	movs	r2, #1
 8001e60:	2110      	movs	r1, #16
 8001e62:	f7fe fc9d 	bl	80007a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SCLK_Pin|SDI_Pin, GPIO_PIN_RESET);
 8001e66:	4622      	mov	r2, r4
 8001e68:	4630      	mov	r0, r6
 8001e6a:	2160      	movs	r1, #96	; 0x60
 8001e6c:	f7fe fc98 	bl	80007a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin|K3_Pin;
 8001e70:	231c      	movs	r3, #28
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e72:	2501      	movs	r5, #1
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e74:	eb0d 0103 	add.w	r1, sp, r3
 8001e78:	4829      	ldr	r0, [pc, #164]	; (8001f20 <MX_GPIO_Init+0x184>)
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin|K3_Pin;
 8001e7a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e7e:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e80:	f7fe fbae 	bl	80005e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001e84:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001e88:	a907      	add	r1, sp, #28
 8001e8a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LED1_Pin;
 8001e8c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e90:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e92:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001e94:	f7fe fba4 	bl	80005e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001e98:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	a907      	add	r1, sp, #28
 8001e9e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LED2_Pin;
 8001ea0:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = K_WakeUp_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ea2:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001eac:	f7fe fb98 	bl	80005e0 <HAL_GPIO_Init>
  HAL_GPIO_Init(K_WakeUp_GPIO_Port, &GPIO_InitStruct);
 8001eb0:	a907      	add	r1, sp, #28
 8001eb2:	481c      	ldr	r0, [pc, #112]	; (8001f24 <MX_GPIO_Init+0x188>)
  GPIO_InitStruct.Pin = K_WakeUp_Pin;
 8001eb4:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eb6:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001eb8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(K_WakeUp_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	f7fe fb90 	bl	80005e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD5412_CS_Pin;
 8001ec0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(AD5412_CS_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	a907      	add	r1, sp, #28
 8001ec6:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = AD5412_CS_Pin;
 8001ec8:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LATCH_Pin|SDI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eca:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ecc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ece:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001ed0:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(AD5412_CS_GPIO_Port, &GPIO_InitStruct);
 8001ed2:	f7fe fb85 	bl	80005e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LATCH_Pin|SDI_Pin;
 8001ed6:	2350      	movs	r3, #80	; 0x50
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed8:	a907      	add	r1, sp, #28
 8001eda:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LATCH_Pin|SDI_Pin;
 8001edc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ede:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ee0:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee4:	f7fe fb7c 	bl	80005e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCLK_Pin;
 8001ee8:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 8001eea:	a907      	add	r1, sp, #28
 8001eec:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SCLK_Pin;
 8001eee:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ef2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef6:	970a      	str	r7, [sp, #40]	; 0x28
  HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 8001ef8:	f7fe fb72 	bl	80005e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDO_Pin;
 8001efc:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 8001efe:	a907      	add	r1, sp, #28
 8001f00:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = SDO_Pin;
 8001f02:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f04:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(SDO_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f7fe fb6a 	bl	80005e0 <HAL_GPIO_Init>

}
 8001f0c:	b00d      	add	sp, #52	; 0x34
 8001f0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f12:	bf00      	nop
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40021400 	.word	0x40021400
 8001f1c:	40020c00 	.word	0x40020c00
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40020000 	.word	0x40020000
 8001f28:	40020400 	.word	0x40020400

08001f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f2c:	b530      	push	{r4, r5, lr}
 8001f2e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f30:	2230      	movs	r2, #48	; 0x30
 8001f32:	2100      	movs	r1, #0
 8001f34:	a808      	add	r0, sp, #32
 8001f36:	f000 f995 	bl	8002264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	2214      	movs	r2, #20
 8001f3e:	a803      	add	r0, sp, #12
 8001f40:	f000 f990 	bl	8002264 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f44:	2400      	movs	r4, #0
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <SystemClock_Config+0x8c>)
 8001f48:	9401      	str	r4, [sp, #4]
 8001f4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f5c:	4b17      	ldr	r3, [pc, #92]	; (8001fbc <SystemClock_Config+0x90>)
 8001f5e:	9402      	str	r4, [sp, #8]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f6a:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f70:	9302      	str	r3, [sp, #8]
 8001f72:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f74:	2301      	movs	r3, #1
 8001f76:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f78:	2310      	movs	r3, #16
 8001f7a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f80:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f82:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f84:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f86:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f88:	2304      	movs	r3, #4
 8001f8a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f8c:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f8e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f90:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f92:	f7fe fc11 	bl	80007b8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f96:	230f      	movs	r3, #15
 8001f98:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f9a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f9e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fa0:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fa6:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fa8:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001faa:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fac:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fae:	f7fe fdb3 	bl	8000b18 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001fb2:	b015      	add	sp, #84	; 0x54
 8001fb4:	bd30      	pop	{r4, r5, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40007000 	.word	0x40007000

08001fc0 <main>:
{
 8001fc0:	b508      	push	{r3, lr}
  HAL_Init();
 8001fc2:	f7fe fa8d 	bl	80004e0 <HAL_Init>
  SystemClock_Config();
 8001fc6:	f7ff ffb1 	bl	8001f2c <SystemClock_Config>
  MX_GPIO_Init();
 8001fca:	f7ff fee7 	bl	8001d9c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001fce:	f000 f811 	bl	8001ff4 <MX_SPI1_Init>
  MX_FREERTOS_Init(); 
 8001fd2:	f7ff febb 	bl	8001d4c <MX_FREERTOS_Init>
  osKernelStart();
 8001fd6:	f7fe ffdd 	bl	8000f94 <osKernelStart>
 8001fda:	e7fe      	b.n	8001fda <main+0x1a>

08001fdc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001fdc:	6802      	ldr	r2, [r0, #0]
 8001fde:	4b03      	ldr	r3, [pc, #12]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d101      	bne.n	8001fe8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001fe4:	f7fe ba96 	b.w	8000514 <HAL_IncTick>
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40010000 	.word	0x40010000

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	4770      	bx	lr
	...

08001ff4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ff4:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8001ff6:	480e      	ldr	r0, [pc, #56]	; (8002030 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <MX_SPI1_Init+0x40>)
 8001ffa:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8001ffe:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002002:	2300      	movs	r3, #0
 8002004:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002006:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002008:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800200a:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800200c:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002010:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002012:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002014:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002016:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002018:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800201a:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 800201c:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800201e:	f7fe fe43 	bl	8000ca8 <HAL_SPI_Init>
 8002022:	b118      	cbz	r0, 800202c <MX_SPI1_Init+0x38>
  {
    Error_Handler();
  }

}
 8002024:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002028:	f7ff bfe2 	b.w	8001ff0 <Error_Handler>
 800202c:	bd08      	pop	{r3, pc}
 800202e:	bf00      	nop
 8002030:	20003fd4 	.word	0x20003fd4
 8002034:	40013000 	.word	0x40013000

08002038 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002038:	b510      	push	{r4, lr}
 800203a:	4604      	mov	r4, r0
 800203c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203e:	2214      	movs	r2, #20
 8002040:	2100      	movs	r1, #0
 8002042:	a803      	add	r0, sp, #12
 8002044:	f000 f90e 	bl	8002264 <memset>
  if(spiHandle->Instance==SPI1)
 8002048:	6822      	ldr	r2, [r4, #0]
 800204a:	4b14      	ldr	r3, [pc, #80]	; (800209c <HAL_SPI_MspInit+0x64>)
 800204c:	429a      	cmp	r2, r3
 800204e:	d122      	bne.n	8002096 <HAL_SPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002050:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8002054:	2100      	movs	r1, #0
 8002056:	9101      	str	r1, [sp, #4]
 8002058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205a:	4811      	ldr	r0, [pc, #68]	; (80020a0 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800205c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002060:	645a      	str	r2, [r3, #68]	; 0x44
 8002062:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002064:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002068:	9201      	str	r2, [sp, #4]
 800206a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206c:	9102      	str	r1, [sp, #8]
 800206e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002070:	f042 0202 	orr.w	r2, r2, #2
 8002074:	631a      	str	r2, [r3, #48]	; 0x30
 8002076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	9302      	str	r3, [sp, #8]
 800207e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002080:	2338      	movs	r3, #56	; 0x38
 8002082:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002084:	2302      	movs	r3, #2
 8002086:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002088:	2303      	movs	r3, #3
 800208a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800208e:	2305      	movs	r3, #5
 8002090:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002092:	f7fe faa5 	bl	80005e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002096:	b008      	add	sp, #32
 8002098:	bd10      	pop	{r4, pc}
 800209a:	bf00      	nop
 800209c:	40013000 	.word	0x40013000
 80020a0:	40020400 	.word	0x40020400

080020a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <HAL_MspInit+0x40>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	9200      	str	r2, [sp, #0]
 80020ac:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80020ae:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80020b2:	6459      	str	r1, [r3, #68]	; 0x44
 80020b4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80020b6:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 80020ba:	9100      	str	r1, [sp, #0]
 80020bc:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020be:	9201      	str	r2, [sp, #4]
 80020c0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80020c2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80020c6:	6419      	str	r1, [r3, #64]	; 0x40
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ce:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020d0:	210f      	movs	r1, #15
 80020d2:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020d8:	f7fe fa40 	bl	800055c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020dc:	b003      	add	sp, #12
 80020de:	f85d fb04 	ldr.w	pc, [sp], #4
 80020e2:	bf00      	nop
 80020e4:	40023800 	.word	0x40023800

080020e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e8:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80020ea:	4601      	mov	r1, r0
{
 80020ec:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80020ee:	2200      	movs	r2, #0
 80020f0:	2019      	movs	r0, #25
 80020f2:	f7fe fa33 	bl	800055c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80020f6:	2019      	movs	r0, #25
 80020f8:	f7fe fa64 	bl	80005c4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80020fc:	2500      	movs	r5, #0
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <HAL_InitTick+0x6c>)
 8002100:	9502      	str	r5, [sp, #8]
 8002102:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002104:	4c14      	ldr	r4, [pc, #80]	; (8002158 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	645a      	str	r2, [r3, #68]	; 0x44
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002114:	a901      	add	r1, sp, #4
 8002116:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002118:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800211a:	f7fe fda7 	bl	8000c6c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800211e:	f7fe fd95 	bl	8000c4c <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8002122:	4b0e      	ldr	r3, [pc, #56]	; (800215c <HAL_InitTick+0x74>)
 8002124:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002126:	f240 33e7 	movw	r3, #999	; 0x3e7
 800212a:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800212c:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <HAL_InitTick+0x78>)
 8002130:	fbb0 f0f3 	udiv	r0, r0, r3
 8002134:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8002136:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002138:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800213a:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213c:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800213e:	f7fe ff0d 	bl	8000f5c <HAL_TIM_Base_Init>
 8002142:	b920      	cbnz	r0, 800214e <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002144:	4620      	mov	r0, r4
 8002146:	f7fe fded 	bl	8000d24 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800214a:	b009      	add	sp, #36	; 0x24
 800214c:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 800214e:	2001      	movs	r0, #1
 8002150:	e7fb      	b.n	800214a <HAL_InitTick+0x62>
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800
 8002158:	2000402c 	.word	0x2000402c
 800215c:	40010000 	.word	0x40010000
 8002160:	000f4240 	.word	0x000f4240

08002164 <NMI_Handler>:
 8002164:	4770      	bx	lr

08002166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002166:	e7fe      	b.n	8002166 <HardFault_Handler>

08002168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002168:	e7fe      	b.n	8002168 <MemManage_Handler>

0800216a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800216a:	e7fe      	b.n	800216a <BusFault_Handler>

0800216c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800216c:	e7fe      	b.n	800216c <UsageFault_Handler>

0800216e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800216e:	4770      	bx	lr

08002170 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002170:	4801      	ldr	r0, [pc, #4]	; (8002178 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8002172:	f7fe bdeb 	b.w	8000d4c <HAL_TIM_IRQHandler>
 8002176:	bf00      	nop
 8002178:	2000402c 	.word	0x2000402c

0800217c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800217c:	490f      	ldr	r1, [pc, #60]	; (80021bc <SystemInit+0x40>)
 800217e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002182:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800218a:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <SystemInit+0x44>)
 800218c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800218e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002190:	f042 0201 	orr.w	r2, r2, #1
 8002194:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002196:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800219e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021a2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80021a4:	4a07      	ldr	r2, [pc, #28]	; (80021c4 <SystemInit+0x48>)
 80021a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021ae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80021b0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80021b6:	608b      	str	r3, [r1, #8]
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000ed00 	.word	0xe000ed00
 80021c0:	40023800 	.word	0x40023800
 80021c4:	24003010 	.word	0x24003010

080021c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021ce:	e003      	b.n	80021d8 <LoopCopyDataInit>

080021d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021d6:	3104      	adds	r1, #4

080021d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021d8:	480b      	ldr	r0, [pc, #44]	; (8002208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021da:	4b0c      	ldr	r3, [pc, #48]	; (800220c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021e0:	d3f6      	bcc.n	80021d0 <CopyDataInit>
  ldr  r2, =_sbss
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021e4:	e002      	b.n	80021ec <LoopFillZerobss>

080021e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021e8:	f842 3b04 	str.w	r3, [r2], #4

080021ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021f0:	d3f9      	bcc.n	80021e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021f2:	f7ff ffc3 	bl	800217c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021f6:	f000 f811 	bl	800221c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021fa:	f7ff fee1 	bl	8001fc0 <main>
  bx  lr    
 80021fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002200:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002204:	08002308 	.word	0x08002308
  ldr  r0, =_sdata
 8002208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800220c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002210:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002214:	2000406c 	.word	0x2000406c

08002218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC_IRQHandler>
	...

0800221c <__libc_init_array>:
 800221c:	b570      	push	{r4, r5, r6, lr}
 800221e:	4e0d      	ldr	r6, [pc, #52]	; (8002254 <__libc_init_array+0x38>)
 8002220:	4c0d      	ldr	r4, [pc, #52]	; (8002258 <__libc_init_array+0x3c>)
 8002222:	1ba4      	subs	r4, r4, r6
 8002224:	10a4      	asrs	r4, r4, #2
 8002226:	2500      	movs	r5, #0
 8002228:	42a5      	cmp	r5, r4
 800222a:	d109      	bne.n	8002240 <__libc_init_array+0x24>
 800222c:	4e0b      	ldr	r6, [pc, #44]	; (800225c <__libc_init_array+0x40>)
 800222e:	4c0c      	ldr	r4, [pc, #48]	; (8002260 <__libc_init_array+0x44>)
 8002230:	f000 f820 	bl	8002274 <_init>
 8002234:	1ba4      	subs	r4, r4, r6
 8002236:	10a4      	asrs	r4, r4, #2
 8002238:	2500      	movs	r5, #0
 800223a:	42a5      	cmp	r5, r4
 800223c:	d105      	bne.n	800224a <__libc_init_array+0x2e>
 800223e:	bd70      	pop	{r4, r5, r6, pc}
 8002240:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002244:	4798      	blx	r3
 8002246:	3501      	adds	r5, #1
 8002248:	e7ee      	b.n	8002228 <__libc_init_array+0xc>
 800224a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800224e:	4798      	blx	r3
 8002250:	3501      	adds	r5, #1
 8002252:	e7f2      	b.n	800223a <__libc_init_array+0x1e>
 8002254:	08002300 	.word	0x08002300
 8002258:	08002300 	.word	0x08002300
 800225c:	08002300 	.word	0x08002300
 8002260:	08002304 	.word	0x08002304

08002264 <memset>:
 8002264:	4402      	add	r2, r0
 8002266:	4603      	mov	r3, r0
 8002268:	4293      	cmp	r3, r2
 800226a:	d100      	bne.n	800226e <memset+0xa>
 800226c:	4770      	bx	lr
 800226e:	f803 1b01 	strb.w	r1, [r3], #1
 8002272:	e7f9      	b.n	8002268 <memset+0x4>

08002274 <_init>:
 8002274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002276:	bf00      	nop
 8002278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800227a:	bc08      	pop	{r3}
 800227c:	469e      	mov	lr, r3
 800227e:	4770      	bx	lr

08002280 <_fini>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	bf00      	nop
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr
