
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.83

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter[3]$_SDFFE_PN0P_/CLK ^
  -0.24 target latency counter[4]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input15/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.08    0.15    0.35 v input15/X (sky130_fd_sc_hd__buf_2)
                                         net15 (net)
                  0.08    0.00    0.36 v _657_/C1 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.03    0.12    0.48 v _657_/X (sky130_fd_sc_hd__o311a_1)
                                         _009_ (net)
                  0.03    0.00    0.48 v pwm_n_reg[1]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.24 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     4    0.02    0.10    0.13    0.33 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.10    0.00    0.33 v _750_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.24    0.57 v _750_/COUT (sky130_fd_sc_hd__ha_1)
                                         _217_ (net)
                  0.07    0.00    0.57 v _723_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.12    0.43    1.00 v _723_/COUT (sky130_fd_sc_hd__fa_1)
                                         _218_ (net)
                  0.12    0.00    1.00 v _545_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.05    0.17    1.17 v _545_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _062_ (net)
                  0.05    0.00    1.17 v _546_/A2 (sky130_fd_sc_hd__o21a_1)
     2    0.01    0.06    0.19    1.36 v _546_/X (sky130_fd_sc_hd__o21a_1)
                                         _063_ (net)
                  0.06    0.00    1.36 v _547_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.01    0.20    0.19    1.56 ^ _547_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.20    0.00    1.56 ^ _548_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.65 v _548_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _065_ (net)
                  0.06    0.00    1.65 v _549_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.17    1.82 ^ _549_/Y (sky130_fd_sc_hd__nor2_1)
                                         _066_ (net)
                  0.19    0.00    1.82 ^ _550_/B (sky130_fd_sc_hd__xnor2_2)
     3    0.02    0.10    0.13    1.95 v _550_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _273_ (net)
                  0.10    0.00    1.95 v _789_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.31    2.26 ^ _789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _387_ (net)
                  0.07    0.00    2.26 ^ _669_/D_N (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.47    2.73 v _669_/X (sky130_fd_sc_hd__or4b_1)
                                         _164_ (net)
                  0.11    0.00    2.73 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.33    3.06 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    3.06 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.25    0.25    3.31 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.25    0.00    3.31 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.24 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.10    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     4    0.02    0.10    0.13    0.33 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.10    0.00    0.33 v _750_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.24    0.57 v _750_/COUT (sky130_fd_sc_hd__ha_1)
                                         _217_ (net)
                  0.07    0.00    0.57 v _723_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.12    0.43    1.00 v _723_/COUT (sky130_fd_sc_hd__fa_1)
                                         _218_ (net)
                  0.12    0.00    1.00 v _545_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.05    0.17    1.17 v _545_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _062_ (net)
                  0.05    0.00    1.17 v _546_/A2 (sky130_fd_sc_hd__o21a_1)
     2    0.01    0.06    0.19    1.36 v _546_/X (sky130_fd_sc_hd__o21a_1)
                                         _063_ (net)
                  0.06    0.00    1.36 v _547_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.01    0.20    0.19    1.56 ^ _547_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.20    0.00    1.56 ^ _548_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.65 v _548_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _065_ (net)
                  0.06    0.00    1.65 v _549_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.17    1.82 ^ _549_/Y (sky130_fd_sc_hd__nor2_1)
                                         _066_ (net)
                  0.19    0.00    1.82 ^ _550_/B (sky130_fd_sc_hd__xnor2_2)
     3    0.02    0.10    0.13    1.95 v _550_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _273_ (net)
                  0.10    0.00    1.95 v _789_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.31    2.26 ^ _789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _387_ (net)
                  0.07    0.00    2.26 ^ _669_/D_N (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.47    2.73 v _669_/X (sky130_fd_sc_hd__or4b_1)
                                         _164_ (net)
                  0.11    0.00    2.73 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.33    3.06 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    3.06 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.25    0.25    3.31 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.25    0.00    3.31 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.31   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.24 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.10    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1192519664764404

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4964439868927002

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7479

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.019153423607349396

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9092

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.36    0.60 ^ counter[2]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.24    0.84 ^ _469_/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.97 v _470_/Y (sky130_fd_sc_hd__inv_1)
   0.21    1.18 v _785_/COUT (sky130_fd_sc_hd__ha_2)
   0.28    1.46 ^ _480_/Y (sky130_fd_sc_hd__a21oi_2)
   0.13    1.60 v _482_/Y (sky130_fd_sc_hd__o211ai_2)
   0.12    1.72 ^ _483_/Y (sky130_fd_sc_hd__o21ai_4)
   0.30    2.02 v _768_/SUM (sky130_fd_sc_hd__ha_1)
   0.18    2.19 v _641_/X (sky130_fd_sc_hd__and4_1)
   0.32    2.51 ^ _642_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.14    2.65 v _643_/Y (sky130_fd_sc_hd__o21ai_0)
   0.15    2.80 v _644_/X (sky130_fd_sc_hd__o221a_1)
   0.25    3.05 ^ _655_/Y (sky130_fd_sc_hd__a211oi_1)
   0.19    3.24 ^ _657_/X (sky130_fd_sc_hd__o311a_1)
   0.00    3.24 ^ pwm_n_reg[1]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
           3.24   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.05    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -3.24   data arrival time
---------------------------------------------------------
           1.94   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter[6]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.37    0.61 v counter[6]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_2)
   0.09    0.70 ^ _585_/Y (sky130_fd_sc_hd__o21ai_0)
   0.07    0.77 v _587_/Y (sky130_fd_sc_hd__a21boi_0)
   0.00    0.77 v counter[6]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_2)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter[6]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2416

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2416

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.3126

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.8291

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
55.216446

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-04   7.13e-06   1.17e-10   1.24e-04  20.7%
Combinational          1.71e-04   2.09e-04   1.60e-09   3.80e-04  63.2%
Clock                  5.63e-05   4.01e-05   2.28e-11   9.64e-05  16.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-04   2.56e-04   1.74e-09   6.00e-04 100.0%
                          57.4%      42.6%       0.0%
