// Seed: 475677771
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    output tri1 id_4,
    input id_5,
    output logic id_6
);
  type_11(
      1'b0, id_2, 1
  );
  logic id_7 = id_5;
  assign id_4[1] = id_5;
  assign id_1 = 1;
  logic id_8;
endmodule
