// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module llama_layer_matmul_1 (
        m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP,
        m_axi_gmem1_0_BID,
        m_axi_gmem1_0_BUSER,
        o_vec,
        m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER,
        i_mat,
        p_ZZ11llama_layerE11norm_output_10_address0,
        p_ZZ11llama_layerE11norm_output_10_ce0,
        p_ZZ11llama_layerE11norm_output_10_d0,
        p_ZZ11llama_layerE11norm_output_10_q0,
        p_ZZ11llama_layerE11norm_output_10_we0,
        p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_10_q1,
        p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_11_address0,
        p_ZZ11llama_layerE11norm_output_11_ce0,
        p_ZZ11llama_layerE11norm_output_11_d0,
        p_ZZ11llama_layerE11norm_output_11_q0,
        p_ZZ11llama_layerE11norm_output_11_we0,
        p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_11_q1,
        p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_12_address0,
        p_ZZ11llama_layerE11norm_output_12_ce0,
        p_ZZ11llama_layerE11norm_output_12_d0,
        p_ZZ11llama_layerE11norm_output_12_q0,
        p_ZZ11llama_layerE11norm_output_12_we0,
        p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_12_q1,
        p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_13_address0,
        p_ZZ11llama_layerE11norm_output_13_ce0,
        p_ZZ11llama_layerE11norm_output_13_d0,
        p_ZZ11llama_layerE11norm_output_13_q0,
        p_ZZ11llama_layerE11norm_output_13_we0,
        p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_13_q1,
        p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_14_address0,
        p_ZZ11llama_layerE11norm_output_14_ce0,
        p_ZZ11llama_layerE11norm_output_14_d0,
        p_ZZ11llama_layerE11norm_output_14_q0,
        p_ZZ11llama_layerE11norm_output_14_we0,
        p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_14_q1,
        p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_15_address0,
        p_ZZ11llama_layerE11norm_output_15_ce0,
        p_ZZ11llama_layerE11norm_output_15_d0,
        p_ZZ11llama_layerE11norm_output_15_q0,
        p_ZZ11llama_layerE11norm_output_15_we0,
        p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_d1,
        p_ZZ11llama_layerE11norm_output_15_q1,
        p_ZZ11llama_layerE11norm_output_15_we1,
        norm_output_address0,
        norm_output_ce0,
        norm_output_d0,
        norm_output_q0,
        norm_output_we0,
        norm_output_address1,
        norm_output_ce1,
        norm_output_d1,
        norm_output_q1,
        norm_output_we1,
        norm_output_35_address0,
        norm_output_35_ce0,
        norm_output_35_d0,
        norm_output_35_q0,
        norm_output_35_we0,
        norm_output_35_address1,
        norm_output_35_ce1,
        norm_output_35_d1,
        norm_output_35_q1,
        norm_output_35_we1,
        norm_output_36_address0,
        norm_output_36_ce0,
        norm_output_36_d0,
        norm_output_36_q0,
        norm_output_36_we0,
        norm_output_36_address1,
        norm_output_36_ce1,
        norm_output_36_d1,
        norm_output_36_q1,
        norm_output_36_we1,
        norm_output_37_address0,
        norm_output_37_ce0,
        norm_output_37_d0,
        norm_output_37_q0,
        norm_output_37_we0,
        norm_output_37_address1,
        norm_output_37_ce1,
        norm_output_37_d1,
        norm_output_37_q1,
        norm_output_37_we1,
        norm_output_38_address0,
        norm_output_38_ce0,
        norm_output_38_d0,
        norm_output_38_q0,
        norm_output_38_we0,
        norm_output_38_address1,
        norm_output_38_ce1,
        norm_output_38_d1,
        norm_output_38_q1,
        norm_output_38_we1,
        norm_output_39_address0,
        norm_output_39_ce0,
        norm_output_39_d0,
        norm_output_39_q0,
        norm_output_39_we0,
        norm_output_39_address1,
        norm_output_39_ce1,
        norm_output_39_d1,
        norm_output_39_q1,
        norm_output_39_we1,
        norm_output_40_address0,
        norm_output_40_ce0,
        norm_output_40_d0,
        norm_output_40_q0,
        norm_output_40_we0,
        norm_output_40_address1,
        norm_output_40_ce1,
        norm_output_40_d1,
        norm_output_40_q1,
        norm_output_40_we1,
        norm_output_41_address0,
        norm_output_41_ce0,
        norm_output_41_d0,
        norm_output_41_q0,
        norm_output_41_we0,
        norm_output_41_address1,
        norm_output_41_ce1,
        norm_output_41_d1,
        norm_output_41_q1,
        norm_output_41_we1,
        norm_output_42_address0,
        norm_output_42_ce0,
        norm_output_42_d0,
        norm_output_42_q0,
        norm_output_42_we0,
        norm_output_42_address1,
        norm_output_42_ce1,
        norm_output_42_d1,
        norm_output_42_q1,
        norm_output_42_we1,
        norm_output_43_address0,
        norm_output_43_ce0,
        norm_output_43_d0,
        norm_output_43_q0,
        norm_output_43_we0,
        norm_output_43_address1,
        norm_output_43_ce1,
        norm_output_43_d1,
        norm_output_43_q1,
        norm_output_43_we1,
        ap_clk,
        ap_rst,
        ap_start,
        i_mat_ap_vld,
        o_vec_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem1_0_AWVALID;
input   m_axi_gmem1_0_AWREADY;
output  [63:0] m_axi_gmem1_0_AWADDR;
output  [0:0] m_axi_gmem1_0_AWID;
output  [31:0] m_axi_gmem1_0_AWLEN;
output  [2:0] m_axi_gmem1_0_AWSIZE;
output  [1:0] m_axi_gmem1_0_AWBURST;
output  [1:0] m_axi_gmem1_0_AWLOCK;
output  [3:0] m_axi_gmem1_0_AWCACHE;
output  [2:0] m_axi_gmem1_0_AWPROT;
output  [3:0] m_axi_gmem1_0_AWQOS;
output  [3:0] m_axi_gmem1_0_AWREGION;
output  [0:0] m_axi_gmem1_0_AWUSER;
output   m_axi_gmem1_0_WVALID;
input   m_axi_gmem1_0_WREADY;
output  [31:0] m_axi_gmem1_0_WDATA;
output  [3:0] m_axi_gmem1_0_WSTRB;
output   m_axi_gmem1_0_WLAST;
output  [0:0] m_axi_gmem1_0_WID;
output  [0:0] m_axi_gmem1_0_WUSER;
output   m_axi_gmem1_0_ARVALID;
input   m_axi_gmem1_0_ARREADY;
output  [63:0] m_axi_gmem1_0_ARADDR;
output  [0:0] m_axi_gmem1_0_ARID;
output  [31:0] m_axi_gmem1_0_ARLEN;
output  [2:0] m_axi_gmem1_0_ARSIZE;
output  [1:0] m_axi_gmem1_0_ARBURST;
output  [1:0] m_axi_gmem1_0_ARLOCK;
output  [3:0] m_axi_gmem1_0_ARCACHE;
output  [2:0] m_axi_gmem1_0_ARPROT;
output  [3:0] m_axi_gmem1_0_ARQOS;
output  [3:0] m_axi_gmem1_0_ARREGION;
output  [0:0] m_axi_gmem1_0_ARUSER;
input   m_axi_gmem1_0_RVALID;
output   m_axi_gmem1_0_RREADY;
input  [31:0] m_axi_gmem1_0_RDATA;
input   m_axi_gmem1_0_RLAST;
input  [0:0] m_axi_gmem1_0_RID;
input  [8:0] m_axi_gmem1_0_RFIFONUM;
input  [0:0] m_axi_gmem1_0_RUSER;
input  [1:0] m_axi_gmem1_0_RRESP;
input   m_axi_gmem1_0_BVALID;
output   m_axi_gmem1_0_BREADY;
input  [1:0] m_axi_gmem1_0_BRESP;
input  [0:0] m_axi_gmem1_0_BID;
input  [0:0] m_axi_gmem1_0_BUSER;
input  [63:0] o_vec;
output   m_axi_gmem2_0_AWVALID;
input   m_axi_gmem2_0_AWREADY;
output  [63:0] m_axi_gmem2_0_AWADDR;
output  [0:0] m_axi_gmem2_0_AWID;
output  [31:0] m_axi_gmem2_0_AWLEN;
output  [2:0] m_axi_gmem2_0_AWSIZE;
output  [1:0] m_axi_gmem2_0_AWBURST;
output  [1:0] m_axi_gmem2_0_AWLOCK;
output  [3:0] m_axi_gmem2_0_AWCACHE;
output  [2:0] m_axi_gmem2_0_AWPROT;
output  [3:0] m_axi_gmem2_0_AWQOS;
output  [3:0] m_axi_gmem2_0_AWREGION;
output  [0:0] m_axi_gmem2_0_AWUSER;
output   m_axi_gmem2_0_WVALID;
input   m_axi_gmem2_0_WREADY;
output  [31:0] m_axi_gmem2_0_WDATA;
output  [3:0] m_axi_gmem2_0_WSTRB;
output   m_axi_gmem2_0_WLAST;
output  [0:0] m_axi_gmem2_0_WID;
output  [0:0] m_axi_gmem2_0_WUSER;
output   m_axi_gmem2_0_ARVALID;
input   m_axi_gmem2_0_ARREADY;
output  [63:0] m_axi_gmem2_0_ARADDR;
output  [0:0] m_axi_gmem2_0_ARID;
output  [31:0] m_axi_gmem2_0_ARLEN;
output  [2:0] m_axi_gmem2_0_ARSIZE;
output  [1:0] m_axi_gmem2_0_ARBURST;
output  [1:0] m_axi_gmem2_0_ARLOCK;
output  [3:0] m_axi_gmem2_0_ARCACHE;
output  [2:0] m_axi_gmem2_0_ARPROT;
output  [3:0] m_axi_gmem2_0_ARQOS;
output  [3:0] m_axi_gmem2_0_ARREGION;
output  [0:0] m_axi_gmem2_0_ARUSER;
input   m_axi_gmem2_0_RVALID;
output   m_axi_gmem2_0_RREADY;
input  [31:0] m_axi_gmem2_0_RDATA;
input   m_axi_gmem2_0_RLAST;
input  [0:0] m_axi_gmem2_0_RID;
input  [12:0] m_axi_gmem2_0_RFIFONUM;
input  [0:0] m_axi_gmem2_0_RUSER;
input  [1:0] m_axi_gmem2_0_RRESP;
input   m_axi_gmem2_0_BVALID;
output   m_axi_gmem2_0_BREADY;
input  [1:0] m_axi_gmem2_0_BRESP;
input  [0:0] m_axi_gmem2_0_BID;
input  [0:0] m_axi_gmem2_0_BUSER;
input  [63:0] i_mat;
output  [5:0] p_ZZ11llama_layerE11norm_output_10_address0;
output   p_ZZ11llama_layerE11norm_output_10_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_10_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_10_q0;
output   p_ZZ11llama_layerE11norm_output_10_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_10_address1;
output   p_ZZ11llama_layerE11norm_output_10_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_10_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_10_q1;
output   p_ZZ11llama_layerE11norm_output_10_we1;
output  [5:0] p_ZZ11llama_layerE11norm_output_11_address0;
output   p_ZZ11llama_layerE11norm_output_11_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_11_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_11_q0;
output   p_ZZ11llama_layerE11norm_output_11_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_11_address1;
output   p_ZZ11llama_layerE11norm_output_11_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_11_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_11_q1;
output   p_ZZ11llama_layerE11norm_output_11_we1;
output  [5:0] p_ZZ11llama_layerE11norm_output_12_address0;
output   p_ZZ11llama_layerE11norm_output_12_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_12_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_12_q0;
output   p_ZZ11llama_layerE11norm_output_12_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_12_address1;
output   p_ZZ11llama_layerE11norm_output_12_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_12_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_12_q1;
output   p_ZZ11llama_layerE11norm_output_12_we1;
output  [5:0] p_ZZ11llama_layerE11norm_output_13_address0;
output   p_ZZ11llama_layerE11norm_output_13_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_13_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_13_q0;
output   p_ZZ11llama_layerE11norm_output_13_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_13_address1;
output   p_ZZ11llama_layerE11norm_output_13_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_13_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_13_q1;
output   p_ZZ11llama_layerE11norm_output_13_we1;
output  [5:0] p_ZZ11llama_layerE11norm_output_14_address0;
output   p_ZZ11llama_layerE11norm_output_14_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_14_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_14_q0;
output   p_ZZ11llama_layerE11norm_output_14_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_14_address1;
output   p_ZZ11llama_layerE11norm_output_14_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_14_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_14_q1;
output   p_ZZ11llama_layerE11norm_output_14_we1;
output  [5:0] p_ZZ11llama_layerE11norm_output_15_address0;
output   p_ZZ11llama_layerE11norm_output_15_ce0;
output  [31:0] p_ZZ11llama_layerE11norm_output_15_d0;
input  [31:0] p_ZZ11llama_layerE11norm_output_15_q0;
output   p_ZZ11llama_layerE11norm_output_15_we0;
output  [5:0] p_ZZ11llama_layerE11norm_output_15_address1;
output   p_ZZ11llama_layerE11norm_output_15_ce1;
output  [31:0] p_ZZ11llama_layerE11norm_output_15_d1;
input  [31:0] p_ZZ11llama_layerE11norm_output_15_q1;
output   p_ZZ11llama_layerE11norm_output_15_we1;
output  [5:0] norm_output_address0;
output   norm_output_ce0;
output  [31:0] norm_output_d0;
input  [31:0] norm_output_q0;
output   norm_output_we0;
output  [5:0] norm_output_address1;
output   norm_output_ce1;
output  [31:0] norm_output_d1;
input  [31:0] norm_output_q1;
output   norm_output_we1;
output  [5:0] norm_output_35_address0;
output   norm_output_35_ce0;
output  [31:0] norm_output_35_d0;
input  [31:0] norm_output_35_q0;
output   norm_output_35_we0;
output  [5:0] norm_output_35_address1;
output   norm_output_35_ce1;
output  [31:0] norm_output_35_d1;
input  [31:0] norm_output_35_q1;
output   norm_output_35_we1;
output  [5:0] norm_output_36_address0;
output   norm_output_36_ce0;
output  [31:0] norm_output_36_d0;
input  [31:0] norm_output_36_q0;
output   norm_output_36_we0;
output  [5:0] norm_output_36_address1;
output   norm_output_36_ce1;
output  [31:0] norm_output_36_d1;
input  [31:0] norm_output_36_q1;
output   norm_output_36_we1;
output  [5:0] norm_output_37_address0;
output   norm_output_37_ce0;
output  [31:0] norm_output_37_d0;
input  [31:0] norm_output_37_q0;
output   norm_output_37_we0;
output  [5:0] norm_output_37_address1;
output   norm_output_37_ce1;
output  [31:0] norm_output_37_d1;
input  [31:0] norm_output_37_q1;
output   norm_output_37_we1;
output  [5:0] norm_output_38_address0;
output   norm_output_38_ce0;
output  [31:0] norm_output_38_d0;
input  [31:0] norm_output_38_q0;
output   norm_output_38_we0;
output  [5:0] norm_output_38_address1;
output   norm_output_38_ce1;
output  [31:0] norm_output_38_d1;
input  [31:0] norm_output_38_q1;
output   norm_output_38_we1;
output  [5:0] norm_output_39_address0;
output   norm_output_39_ce0;
output  [31:0] norm_output_39_d0;
input  [31:0] norm_output_39_q0;
output   norm_output_39_we0;
output  [5:0] norm_output_39_address1;
output   norm_output_39_ce1;
output  [31:0] norm_output_39_d1;
input  [31:0] norm_output_39_q1;
output   norm_output_39_we1;
output  [5:0] norm_output_40_address0;
output   norm_output_40_ce0;
output  [31:0] norm_output_40_d0;
input  [31:0] norm_output_40_q0;
output   norm_output_40_we0;
output  [5:0] norm_output_40_address1;
output   norm_output_40_ce1;
output  [31:0] norm_output_40_d1;
input  [31:0] norm_output_40_q1;
output   norm_output_40_we1;
output  [5:0] norm_output_41_address0;
output   norm_output_41_ce0;
output  [31:0] norm_output_41_d0;
input  [31:0] norm_output_41_q0;
output   norm_output_41_we0;
output  [5:0] norm_output_41_address1;
output   norm_output_41_ce1;
output  [31:0] norm_output_41_d1;
input  [31:0] norm_output_41_q1;
output   norm_output_41_we1;
output  [5:0] norm_output_42_address0;
output   norm_output_42_ce0;
output  [31:0] norm_output_42_d0;
input  [31:0] norm_output_42_q0;
output   norm_output_42_we0;
output  [5:0] norm_output_42_address1;
output   norm_output_42_ce1;
output  [31:0] norm_output_42_d1;
input  [31:0] norm_output_42_q1;
output   norm_output_42_we1;
output  [5:0] norm_output_43_address0;
output   norm_output_43_ce0;
output  [31:0] norm_output_43_d0;
input  [31:0] norm_output_43_q0;
output   norm_output_43_we0;
output  [5:0] norm_output_43_address1;
output   norm_output_43_ce1;
output  [31:0] norm_output_43_d1;
input  [31:0] norm_output_43_q1;
output   norm_output_43_we1;
input   ap_clk;
input   ap_rst;
input   ap_start;
input   i_mat_ap_vld;
input   o_vec_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    load_vec_U0_ap_start;
wire    load_vec_U0_ap_done;
wire    load_vec_U0_ap_continue;
wire    load_vec_U0_ap_idle;
wire    load_vec_U0_ap_ready;
wire    load_vec_U0_start_out;
wire    load_vec_U0_start_write;
wire   [31:0] load_vec_U0_vec_stream_din;
wire    load_vec_U0_vec_stream_write;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_10_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_10_ce0;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_11_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_11_ce0;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_12_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_12_ce0;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_13_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_13_ce0;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_14_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_14_ce0;
wire   [5:0] load_vec_U0_p_ZZ11llama_layerE11norm_output_15_address0;
wire    load_vec_U0_p_ZZ11llama_layerE11norm_output_15_ce0;
wire   [5:0] load_vec_U0_norm_output_address0;
wire    load_vec_U0_norm_output_ce0;
wire   [5:0] load_vec_U0_norm_output_35_address0;
wire    load_vec_U0_norm_output_35_ce0;
wire   [5:0] load_vec_U0_norm_output_36_address0;
wire    load_vec_U0_norm_output_36_ce0;
wire   [5:0] load_vec_U0_norm_output_37_address0;
wire    load_vec_U0_norm_output_37_ce0;
wire   [5:0] load_vec_U0_norm_output_38_address0;
wire    load_vec_U0_norm_output_38_ce0;
wire   [5:0] load_vec_U0_norm_output_39_address0;
wire    load_vec_U0_norm_output_39_ce0;
wire   [5:0] load_vec_U0_norm_output_40_address0;
wire    load_vec_U0_norm_output_40_ce0;
wire   [5:0] load_vec_U0_norm_output_41_address0;
wire    load_vec_U0_norm_output_41_ce0;
wire   [5:0] load_vec_U0_norm_output_42_address0;
wire    load_vec_U0_norm_output_42_ce0;
wire   [5:0] load_vec_U0_norm_output_43_address0;
wire    load_vec_U0_norm_output_43_ce0;
wire    load_mat_burst_U0_ap_start;
wire    load_mat_burst_U0_ap_done;
wire    load_mat_burst_U0_ap_continue;
wire    load_mat_burst_U0_ap_idle;
wire    load_mat_burst_U0_ap_ready;
wire    load_mat_burst_U0_m_axi_gmem2_0_AWVALID;
wire   [63:0] load_mat_burst_U0_m_axi_gmem2_0_AWADDR;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_AWID;
wire   [31:0] load_mat_burst_U0_m_axi_gmem2_0_AWLEN;
wire   [2:0] load_mat_burst_U0_m_axi_gmem2_0_AWSIZE;
wire   [1:0] load_mat_burst_U0_m_axi_gmem2_0_AWBURST;
wire   [1:0] load_mat_burst_U0_m_axi_gmem2_0_AWLOCK;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_AWCACHE;
wire   [2:0] load_mat_burst_U0_m_axi_gmem2_0_AWPROT;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_AWQOS;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_AWREGION;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_AWUSER;
wire    load_mat_burst_U0_m_axi_gmem2_0_WVALID;
wire   [31:0] load_mat_burst_U0_m_axi_gmem2_0_WDATA;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_WSTRB;
wire    load_mat_burst_U0_m_axi_gmem2_0_WLAST;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_WID;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_WUSER;
wire    load_mat_burst_U0_m_axi_gmem2_0_ARVALID;
wire   [63:0] load_mat_burst_U0_m_axi_gmem2_0_ARADDR;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_ARID;
wire   [31:0] load_mat_burst_U0_m_axi_gmem2_0_ARLEN;
wire   [2:0] load_mat_burst_U0_m_axi_gmem2_0_ARSIZE;
wire   [1:0] load_mat_burst_U0_m_axi_gmem2_0_ARBURST;
wire   [1:0] load_mat_burst_U0_m_axi_gmem2_0_ARLOCK;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_ARCACHE;
wire   [2:0] load_mat_burst_U0_m_axi_gmem2_0_ARPROT;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_ARQOS;
wire   [3:0] load_mat_burst_U0_m_axi_gmem2_0_ARREGION;
wire   [0:0] load_mat_burst_U0_m_axi_gmem2_0_ARUSER;
wire    load_mat_burst_U0_m_axi_gmem2_0_RREADY;
wire    load_mat_burst_U0_m_axi_gmem2_0_BREADY;
wire   [31:0] load_mat_burst_U0_mat_stream_din;
wire    load_mat_burst_U0_mat_stream_write;
wire    compute_vec_mat_U0_ap_start;
wire    compute_vec_mat_U0_ap_done;
wire    compute_vec_mat_U0_ap_continue;
wire    compute_vec_mat_U0_ap_idle;
wire    compute_vec_mat_U0_ap_ready;
wire    compute_vec_mat_U0_start_out;
wire    compute_vec_mat_U0_start_write;
wire    compute_vec_mat_U0_vec_stream_read;
wire    compute_vec_mat_U0_mat_stream_read;
wire   [31:0] compute_vec_mat_U0_res_stream_din;
wire    compute_vec_mat_U0_res_stream_write;
wire   [31:0] compute_vec_mat_U0_res_stream_num_data_valid;
wire   [31:0] compute_vec_mat_U0_res_stream_fifo_cap;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_start;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_done;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_continue;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_idle;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_ready;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWVALID;
wire   [63:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWADDR;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWID;
wire   [31:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLEN;
wire   [2:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWSIZE;
wire   [1:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWBURST;
wire   [1:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLOCK;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWCACHE;
wire   [2:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWPROT;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWQOS;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWREGION;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWUSER;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WVALID;
wire   [31:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WDATA;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WSTRB;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WLAST;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WID;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WUSER;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARVALID;
wire   [63:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARADDR;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARID;
wire   [31:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARLEN;
wire   [2:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARSIZE;
wire   [1:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARBURST;
wire   [1:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARLOCK;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARCACHE;
wire   [2:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARPROT;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARQOS;
wire   [3:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARREGION;
wire   [0:0] matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARUSER;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_RREADY;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_BREADY;
wire    matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_res_stream_read;
wire    vec_stream_full_n;
wire   [31:0] vec_stream_dout;
wire    vec_stream_empty_n;
wire   [7:0] vec_stream_num_data_valid;
wire   [7:0] vec_stream_fifo_cap;
wire    mat_stream_full_n;
wire   [31:0] mat_stream_dout;
wire    mat_stream_empty_n;
wire   [8:0] mat_stream_num_data_valid;
wire   [8:0] mat_stream_fifo_cap;
wire    res_stream_full_n;
wire   [31:0] res_stream_dout;
wire    res_stream_empty_n;
wire   [6:0] res_stream_num_data_valid;
wire   [6:0] res_stream_fifo_cap;
reg    ap_sync_ready;
reg    ap_sync_reg_load_vec_U0_ap_ready;
wire    ap_sync_load_vec_U0_ap_ready;
reg    ap_sync_reg_load_mat_burst_U0_ap_ready;
wire    ap_sync_load_mat_burst_U0_ap_ready;
wire   [0:0] start_for_compute_vec_mat_U0_din;
wire    start_for_compute_vec_mat_U0_full_n;
wire   [0:0] start_for_compute_vec_mat_U0_dout;
wire    start_for_compute_vec_mat_U0_empty_n;
wire   [0:0] start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_din;
wire    start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_full_n;
wire   [0:0] start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_dout;
wire    start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_load_vec_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_mat_burst_U0_ap_ready = 1'b0;
end

llama_layer_load_vec load_vec_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_vec_U0_ap_start),
    .start_full_n(start_for_compute_vec_mat_U0_full_n),
    .ap_done(load_vec_U0_ap_done),
    .ap_continue(load_vec_U0_ap_continue),
    .ap_idle(load_vec_U0_ap_idle),
    .ap_ready(load_vec_U0_ap_ready),
    .start_out(load_vec_U0_start_out),
    .start_write(load_vec_U0_start_write),
    .vec_stream_din(load_vec_U0_vec_stream_din),
    .vec_stream_full_n(vec_stream_full_n),
    .vec_stream_write(load_vec_U0_vec_stream_write),
    .vec_stream_num_data_valid(vec_stream_num_data_valid),
    .vec_stream_fifo_cap(vec_stream_fifo_cap),
    .p_ZZ11llama_layerE11norm_output_10_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_10_address0),
    .p_ZZ11llama_layerE11norm_output_10_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_10_ce0),
    .p_ZZ11llama_layerE11norm_output_10_q0(p_ZZ11llama_layerE11norm_output_10_q0),
    .p_ZZ11llama_layerE11norm_output_11_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_11_address0),
    .p_ZZ11llama_layerE11norm_output_11_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_11_ce0),
    .p_ZZ11llama_layerE11norm_output_11_q0(p_ZZ11llama_layerE11norm_output_11_q0),
    .p_ZZ11llama_layerE11norm_output_12_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_12_address0),
    .p_ZZ11llama_layerE11norm_output_12_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_12_ce0),
    .p_ZZ11llama_layerE11norm_output_12_q0(p_ZZ11llama_layerE11norm_output_12_q0),
    .p_ZZ11llama_layerE11norm_output_13_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_13_address0),
    .p_ZZ11llama_layerE11norm_output_13_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_13_ce0),
    .p_ZZ11llama_layerE11norm_output_13_q0(p_ZZ11llama_layerE11norm_output_13_q0),
    .p_ZZ11llama_layerE11norm_output_14_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_14_address0),
    .p_ZZ11llama_layerE11norm_output_14_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_14_ce0),
    .p_ZZ11llama_layerE11norm_output_14_q0(p_ZZ11llama_layerE11norm_output_14_q0),
    .p_ZZ11llama_layerE11norm_output_15_address0(load_vec_U0_p_ZZ11llama_layerE11norm_output_15_address0),
    .p_ZZ11llama_layerE11norm_output_15_ce0(load_vec_U0_p_ZZ11llama_layerE11norm_output_15_ce0),
    .p_ZZ11llama_layerE11norm_output_15_q0(p_ZZ11llama_layerE11norm_output_15_q0),
    .norm_output_address0(load_vec_U0_norm_output_address0),
    .norm_output_ce0(load_vec_U0_norm_output_ce0),
    .norm_output_q0(norm_output_q0),
    .norm_output_35_address0(load_vec_U0_norm_output_35_address0),
    .norm_output_35_ce0(load_vec_U0_norm_output_35_ce0),
    .norm_output_35_q0(norm_output_35_q0),
    .norm_output_36_address0(load_vec_U0_norm_output_36_address0),
    .norm_output_36_ce0(load_vec_U0_norm_output_36_ce0),
    .norm_output_36_q0(norm_output_36_q0),
    .norm_output_37_address0(load_vec_U0_norm_output_37_address0),
    .norm_output_37_ce0(load_vec_U0_norm_output_37_ce0),
    .norm_output_37_q0(norm_output_37_q0),
    .norm_output_38_address0(load_vec_U0_norm_output_38_address0),
    .norm_output_38_ce0(load_vec_U0_norm_output_38_ce0),
    .norm_output_38_q0(norm_output_38_q0),
    .norm_output_39_address0(load_vec_U0_norm_output_39_address0),
    .norm_output_39_ce0(load_vec_U0_norm_output_39_ce0),
    .norm_output_39_q0(norm_output_39_q0),
    .norm_output_40_address0(load_vec_U0_norm_output_40_address0),
    .norm_output_40_ce0(load_vec_U0_norm_output_40_ce0),
    .norm_output_40_q0(norm_output_40_q0),
    .norm_output_41_address0(load_vec_U0_norm_output_41_address0),
    .norm_output_41_ce0(load_vec_U0_norm_output_41_ce0),
    .norm_output_41_q0(norm_output_41_q0),
    .norm_output_42_address0(load_vec_U0_norm_output_42_address0),
    .norm_output_42_ce0(load_vec_U0_norm_output_42_ce0),
    .norm_output_42_q0(norm_output_42_q0),
    .norm_output_43_address0(load_vec_U0_norm_output_43_address0),
    .norm_output_43_ce0(load_vec_U0_norm_output_43_ce0),
    .norm_output_43_q0(norm_output_43_q0)
);

llama_layer_load_mat_burst load_mat_burst_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_mat_burst_U0_ap_start),
    .ap_done(load_mat_burst_U0_ap_done),
    .ap_continue(load_mat_burst_U0_ap_continue),
    .ap_idle(load_mat_burst_U0_ap_idle),
    .ap_ready(load_mat_burst_U0_ap_ready),
    .m_axi_gmem2_0_AWVALID(load_mat_burst_U0_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(load_mat_burst_U0_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(load_mat_burst_U0_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(load_mat_burst_U0_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(load_mat_burst_U0_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(load_mat_burst_U0_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(load_mat_burst_U0_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(load_mat_burst_U0_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(load_mat_burst_U0_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(load_mat_burst_U0_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(load_mat_burst_U0_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(load_mat_burst_U0_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(load_mat_burst_U0_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(load_mat_burst_U0_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(load_mat_burst_U0_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(load_mat_burst_U0_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(load_mat_burst_U0_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(load_mat_burst_U0_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(load_mat_burst_U0_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(m_axi_gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(load_mat_burst_U0_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(load_mat_burst_U0_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(load_mat_burst_U0_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(load_mat_burst_U0_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(load_mat_burst_U0_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(load_mat_burst_U0_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(load_mat_burst_U0_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(load_mat_burst_U0_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(load_mat_burst_U0_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(load_mat_burst_U0_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(load_mat_burst_U0_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(m_axi_gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(load_mat_burst_U0_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(m_axi_gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(m_axi_gmem2_0_RLAST),
    .m_axi_gmem2_0_RID(m_axi_gmem2_0_RID),
    .m_axi_gmem2_0_RFIFONUM(m_axi_gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(m_axi_gmem2_0_RUSER),
    .m_axi_gmem2_0_RRESP(m_axi_gmem2_0_RRESP),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(load_mat_burst_U0_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .mat_stream_din(load_mat_burst_U0_mat_stream_din),
    .mat_stream_full_n(mat_stream_full_n),
    .mat_stream_write(load_mat_burst_U0_mat_stream_write),
    .mat_stream_num_data_valid(mat_stream_num_data_valid),
    .mat_stream_fifo_cap(mat_stream_fifo_cap),
    .mat(i_mat)
);

llama_layer_compute_vec_mat compute_vec_mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute_vec_mat_U0_ap_start),
    .start_full_n(start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_full_n),
    .ap_done(compute_vec_mat_U0_ap_done),
    .ap_continue(compute_vec_mat_U0_ap_continue),
    .ap_idle(compute_vec_mat_U0_ap_idle),
    .ap_ready(compute_vec_mat_U0_ap_ready),
    .start_out(compute_vec_mat_U0_start_out),
    .start_write(compute_vec_mat_U0_start_write),
    .vec_stream_dout(vec_stream_dout),
    .vec_stream_empty_n(vec_stream_empty_n),
    .vec_stream_read(compute_vec_mat_U0_vec_stream_read),
    .vec_stream_num_data_valid(vec_stream_num_data_valid),
    .vec_stream_fifo_cap(vec_stream_fifo_cap),
    .mat_stream_dout(mat_stream_dout),
    .mat_stream_empty_n(mat_stream_empty_n),
    .mat_stream_read(compute_vec_mat_U0_mat_stream_read),
    .mat_stream_num_data_valid(mat_stream_num_data_valid),
    .mat_stream_fifo_cap(mat_stream_fifo_cap),
    .res_stream_din(compute_vec_mat_U0_res_stream_din),
    .res_stream_full_n(res_stream_full_n),
    .res_stream_write(compute_vec_mat_U0_res_stream_write),
    .res_stream_num_data_valid(compute_vec_mat_U0_res_stream_num_data_valid),
    .res_stream_fifo_cap(compute_vec_mat_U0_res_stream_fifo_cap)
);

llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc matmul_1_Loop_VITIS_LOOP_112_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_start),
    .ap_done(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_done),
    .ap_continue(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_continue),
    .ap_idle(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_idle),
    .ap_ready(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_ready),
    .o_vec(o_vec),
    .m_axi_gmem1_0_AWVALID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(m_axi_gmem1_0_AWREADY),
    .m_axi_gmem1_0_AWADDR(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(m_axi_gmem1_0_WREADY),
    .m_axi_gmem1_0_WDATA(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(1'b0),
    .m_axi_gmem1_0_ARADDR(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(1'b0),
    .m_axi_gmem1_0_RREADY(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(32'd0),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(9'd0),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(m_axi_gmem1_0_BVALID),
    .m_axi_gmem1_0_BREADY(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(m_axi_gmem1_0_BRESP),
    .m_axi_gmem1_0_BID(m_axi_gmem1_0_BID),
    .m_axi_gmem1_0_BUSER(m_axi_gmem1_0_BUSER),
    .res_stream_dout(res_stream_dout),
    .res_stream_empty_n(res_stream_empty_n),
    .res_stream_read(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_res_stream_read),
    .res_stream_num_data_valid(res_stream_num_data_valid),
    .res_stream_fifo_cap(res_stream_fifo_cap)
);

llama_layer_fifo_w32_d128_A_x2 vec_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_vec_U0_vec_stream_din),
    .if_full_n(vec_stream_full_n),
    .if_write(load_vec_U0_vec_stream_write),
    .if_dout(vec_stream_dout),
    .if_empty_n(vec_stream_empty_n),
    .if_read(compute_vec_mat_U0_vec_stream_read),
    .if_num_data_valid(vec_stream_num_data_valid),
    .if_fifo_cap(vec_stream_fifo_cap)
);

llama_layer_fifo_w32_d256_A_x2 mat_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_mat_burst_U0_mat_stream_din),
    .if_full_n(mat_stream_full_n),
    .if_write(load_mat_burst_U0_mat_stream_write),
    .if_dout(mat_stream_dout),
    .if_empty_n(mat_stream_empty_n),
    .if_read(compute_vec_mat_U0_mat_stream_read),
    .if_num_data_valid(mat_stream_num_data_valid),
    .if_fifo_cap(mat_stream_fifo_cap)
);

llama_layer_fifo_w32_d64_A_x4 res_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_vec_mat_U0_res_stream_din),
    .if_full_n(res_stream_full_n),
    .if_write(compute_vec_mat_U0_res_stream_write),
    .if_dout(res_stream_dout),
    .if_empty_n(res_stream_empty_n),
    .if_read(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_res_stream_read),
    .if_num_data_valid(res_stream_num_data_valid),
    .if_fifo_cap(res_stream_fifo_cap)
);

llama_layer_start_for_compute_vec_mat_U0 start_for_compute_vec_mat_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_vec_mat_U0_din),
    .if_full_n(start_for_compute_vec_mat_U0_full_n),
    .if_write(load_vec_U0_start_write),
    .if_dout(start_for_compute_vec_mat_U0_dout),
    .if_empty_n(start_for_compute_vec_mat_U0_empty_n),
    .if_read(compute_vec_mat_U0_ap_ready)
);

llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0 start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_din),
    .if_full_n(start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_full_n),
    .if_write(compute_vec_mat_U0_start_write),
    .if_dout(start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_dout),
    .if_empty_n(start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_empty_n),
    .if_read(matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_mat_burst_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_mat_burst_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_mat_burst_U0_ap_ready <= ap_sync_load_mat_burst_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_vec_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_vec_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_vec_U0_ap_ready <= ap_sync_load_vec_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_sync_ready <= (~ap_sync_ready & ap_sync_load_vec_U0_ap_ready & ap_sync_load_mat_burst_U0_ap_ready & ap_start);
end

assign ap_done = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_done;

assign ap_idle = (matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_idle & load_vec_U0_ap_idle & load_mat_burst_U0_ap_idle & compute_vec_mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_load_mat_burst_U0_ap_ready = (load_mat_burst_U0_ap_ready | ap_sync_reg_load_mat_burst_U0_ap_ready);

assign ap_sync_load_vec_U0_ap_ready = (load_vec_U0_ap_ready | ap_sync_reg_load_vec_U0_ap_ready);

assign compute_vec_mat_U0_ap_continue = 1'b1;

assign compute_vec_mat_U0_ap_start = start_for_compute_vec_mat_U0_empty_n;

assign compute_vec_mat_U0_res_stream_fifo_cap = res_stream_fifo_cap;

assign compute_vec_mat_U0_res_stream_num_data_valid = res_stream_num_data_valid;

assign load_mat_burst_U0_ap_continue = 1'b1;

assign load_mat_burst_U0_ap_start = ((ap_sync_reg_load_mat_burst_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign load_vec_U0_ap_continue = 1'b1;

assign load_vec_U0_ap_start = ((ap_sync_reg_load_vec_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign m_axi_gmem1_0_ARADDR = 64'd0;

assign m_axi_gmem1_0_ARBURST = 2'd0;

assign m_axi_gmem1_0_ARCACHE = 4'd0;

assign m_axi_gmem1_0_ARID = 1'd0;

assign m_axi_gmem1_0_ARLEN = 32'd0;

assign m_axi_gmem1_0_ARLOCK = 2'd0;

assign m_axi_gmem1_0_ARPROT = 3'd0;

assign m_axi_gmem1_0_ARQOS = 4'd0;

assign m_axi_gmem1_0_ARREGION = 4'd0;

assign m_axi_gmem1_0_ARSIZE = 3'd0;

assign m_axi_gmem1_0_ARUSER = 1'd0;

assign m_axi_gmem1_0_ARVALID = 1'b0;

assign m_axi_gmem1_0_AWADDR = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWADDR;

assign m_axi_gmem1_0_AWBURST = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWBURST;

assign m_axi_gmem1_0_AWCACHE = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWCACHE;

assign m_axi_gmem1_0_AWID = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWID;

assign m_axi_gmem1_0_AWLEN = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLEN;

assign m_axi_gmem1_0_AWLOCK = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWLOCK;

assign m_axi_gmem1_0_AWPROT = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWPROT;

assign m_axi_gmem1_0_AWQOS = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWQOS;

assign m_axi_gmem1_0_AWREGION = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWREGION;

assign m_axi_gmem1_0_AWSIZE = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWSIZE;

assign m_axi_gmem1_0_AWUSER = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWUSER;

assign m_axi_gmem1_0_AWVALID = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_AWVALID;

assign m_axi_gmem1_0_BREADY = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_BREADY;

assign m_axi_gmem1_0_RREADY = 1'b0;

assign m_axi_gmem1_0_WDATA = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WDATA;

assign m_axi_gmem1_0_WID = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WID;

assign m_axi_gmem1_0_WLAST = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WLAST;

assign m_axi_gmem1_0_WSTRB = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WSTRB;

assign m_axi_gmem1_0_WUSER = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WUSER;

assign m_axi_gmem1_0_WVALID = matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_m_axi_gmem1_0_WVALID;

assign m_axi_gmem2_0_ARADDR = load_mat_burst_U0_m_axi_gmem2_0_ARADDR;

assign m_axi_gmem2_0_ARBURST = load_mat_burst_U0_m_axi_gmem2_0_ARBURST;

assign m_axi_gmem2_0_ARCACHE = load_mat_burst_U0_m_axi_gmem2_0_ARCACHE;

assign m_axi_gmem2_0_ARID = load_mat_burst_U0_m_axi_gmem2_0_ARID;

assign m_axi_gmem2_0_ARLEN = load_mat_burst_U0_m_axi_gmem2_0_ARLEN;

assign m_axi_gmem2_0_ARLOCK = load_mat_burst_U0_m_axi_gmem2_0_ARLOCK;

assign m_axi_gmem2_0_ARPROT = load_mat_burst_U0_m_axi_gmem2_0_ARPROT;

assign m_axi_gmem2_0_ARQOS = load_mat_burst_U0_m_axi_gmem2_0_ARQOS;

assign m_axi_gmem2_0_ARREGION = load_mat_burst_U0_m_axi_gmem2_0_ARREGION;

assign m_axi_gmem2_0_ARSIZE = load_mat_burst_U0_m_axi_gmem2_0_ARSIZE;

assign m_axi_gmem2_0_ARUSER = load_mat_burst_U0_m_axi_gmem2_0_ARUSER;

assign m_axi_gmem2_0_ARVALID = load_mat_burst_U0_m_axi_gmem2_0_ARVALID;

assign m_axi_gmem2_0_AWADDR = 64'd0;

assign m_axi_gmem2_0_AWBURST = 2'd0;

assign m_axi_gmem2_0_AWCACHE = 4'd0;

assign m_axi_gmem2_0_AWID = 1'd0;

assign m_axi_gmem2_0_AWLEN = 32'd0;

assign m_axi_gmem2_0_AWLOCK = 2'd0;

assign m_axi_gmem2_0_AWPROT = 3'd0;

assign m_axi_gmem2_0_AWQOS = 4'd0;

assign m_axi_gmem2_0_AWREGION = 4'd0;

assign m_axi_gmem2_0_AWSIZE = 3'd0;

assign m_axi_gmem2_0_AWUSER = 1'd0;

assign m_axi_gmem2_0_AWVALID = 1'b0;

assign m_axi_gmem2_0_BREADY = 1'b0;

assign m_axi_gmem2_0_RREADY = load_mat_burst_U0_m_axi_gmem2_0_RREADY;

assign m_axi_gmem2_0_WDATA = 32'd0;

assign m_axi_gmem2_0_WID = 1'd0;

assign m_axi_gmem2_0_WLAST = 1'b0;

assign m_axi_gmem2_0_WSTRB = 4'd0;

assign m_axi_gmem2_0_WUSER = 1'd0;

assign m_axi_gmem2_0_WVALID = 1'b0;

assign matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_continue = ap_continue;

assign matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_ap_start = start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_empty_n;

assign norm_output_35_address0 = load_vec_U0_norm_output_35_address0;

assign norm_output_35_address1 = 6'd0;

assign norm_output_35_ce0 = load_vec_U0_norm_output_35_ce0;

assign norm_output_35_ce1 = 1'b0;

assign norm_output_35_d0 = 32'd0;

assign norm_output_35_d1 = 32'd0;

assign norm_output_35_we0 = 1'b0;

assign norm_output_35_we1 = 1'b0;

assign norm_output_36_address0 = load_vec_U0_norm_output_36_address0;

assign norm_output_36_address1 = 6'd0;

assign norm_output_36_ce0 = load_vec_U0_norm_output_36_ce0;

assign norm_output_36_ce1 = 1'b0;

assign norm_output_36_d0 = 32'd0;

assign norm_output_36_d1 = 32'd0;

assign norm_output_36_we0 = 1'b0;

assign norm_output_36_we1 = 1'b0;

assign norm_output_37_address0 = load_vec_U0_norm_output_37_address0;

assign norm_output_37_address1 = 6'd0;

assign norm_output_37_ce0 = load_vec_U0_norm_output_37_ce0;

assign norm_output_37_ce1 = 1'b0;

assign norm_output_37_d0 = 32'd0;

assign norm_output_37_d1 = 32'd0;

assign norm_output_37_we0 = 1'b0;

assign norm_output_37_we1 = 1'b0;

assign norm_output_38_address0 = load_vec_U0_norm_output_38_address0;

assign norm_output_38_address1 = 6'd0;

assign norm_output_38_ce0 = load_vec_U0_norm_output_38_ce0;

assign norm_output_38_ce1 = 1'b0;

assign norm_output_38_d0 = 32'd0;

assign norm_output_38_d1 = 32'd0;

assign norm_output_38_we0 = 1'b0;

assign norm_output_38_we1 = 1'b0;

assign norm_output_39_address0 = load_vec_U0_norm_output_39_address0;

assign norm_output_39_address1 = 6'd0;

assign norm_output_39_ce0 = load_vec_U0_norm_output_39_ce0;

assign norm_output_39_ce1 = 1'b0;

assign norm_output_39_d0 = 32'd0;

assign norm_output_39_d1 = 32'd0;

assign norm_output_39_we0 = 1'b0;

assign norm_output_39_we1 = 1'b0;

assign norm_output_40_address0 = load_vec_U0_norm_output_40_address0;

assign norm_output_40_address1 = 6'd0;

assign norm_output_40_ce0 = load_vec_U0_norm_output_40_ce0;

assign norm_output_40_ce1 = 1'b0;

assign norm_output_40_d0 = 32'd0;

assign norm_output_40_d1 = 32'd0;

assign norm_output_40_we0 = 1'b0;

assign norm_output_40_we1 = 1'b0;

assign norm_output_41_address0 = load_vec_U0_norm_output_41_address0;

assign norm_output_41_address1 = 6'd0;

assign norm_output_41_ce0 = load_vec_U0_norm_output_41_ce0;

assign norm_output_41_ce1 = 1'b0;

assign norm_output_41_d0 = 32'd0;

assign norm_output_41_d1 = 32'd0;

assign norm_output_41_we0 = 1'b0;

assign norm_output_41_we1 = 1'b0;

assign norm_output_42_address0 = load_vec_U0_norm_output_42_address0;

assign norm_output_42_address1 = 6'd0;

assign norm_output_42_ce0 = load_vec_U0_norm_output_42_ce0;

assign norm_output_42_ce1 = 1'b0;

assign norm_output_42_d0 = 32'd0;

assign norm_output_42_d1 = 32'd0;

assign norm_output_42_we0 = 1'b0;

assign norm_output_42_we1 = 1'b0;

assign norm_output_43_address0 = load_vec_U0_norm_output_43_address0;

assign norm_output_43_address1 = 6'd0;

assign norm_output_43_ce0 = load_vec_U0_norm_output_43_ce0;

assign norm_output_43_ce1 = 1'b0;

assign norm_output_43_d0 = 32'd0;

assign norm_output_43_d1 = 32'd0;

assign norm_output_43_we0 = 1'b0;

assign norm_output_43_we1 = 1'b0;

assign norm_output_address0 = load_vec_U0_norm_output_address0;

assign norm_output_address1 = 6'd0;

assign norm_output_ce0 = load_vec_U0_norm_output_ce0;

assign norm_output_ce1 = 1'b0;

assign norm_output_d0 = 32'd0;

assign norm_output_d1 = 32'd0;

assign norm_output_we0 = 1'b0;

assign norm_output_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_10_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_10_address0;

assign p_ZZ11llama_layerE11norm_output_10_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_10_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_10_ce0;

assign p_ZZ11llama_layerE11norm_output_10_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_10_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_10_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_10_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_10_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_11_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_11_address0;

assign p_ZZ11llama_layerE11norm_output_11_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_11_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_11_ce0;

assign p_ZZ11llama_layerE11norm_output_11_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_11_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_11_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_11_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_11_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_12_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_12_address0;

assign p_ZZ11llama_layerE11norm_output_12_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_12_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_12_ce0;

assign p_ZZ11llama_layerE11norm_output_12_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_12_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_12_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_12_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_12_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_13_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_13_address0;

assign p_ZZ11llama_layerE11norm_output_13_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_13_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_13_ce0;

assign p_ZZ11llama_layerE11norm_output_13_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_13_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_13_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_13_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_13_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_14_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_14_address0;

assign p_ZZ11llama_layerE11norm_output_14_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_14_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_14_ce0;

assign p_ZZ11llama_layerE11norm_output_14_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_14_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_14_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_14_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_14_we1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_15_address0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_15_address0;

assign p_ZZ11llama_layerE11norm_output_15_address1 = 6'd0;

assign p_ZZ11llama_layerE11norm_output_15_ce0 = load_vec_U0_p_ZZ11llama_layerE11norm_output_15_ce0;

assign p_ZZ11llama_layerE11norm_output_15_ce1 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_15_d0 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_15_d1 = 32'd0;

assign p_ZZ11llama_layerE11norm_output_15_we0 = 1'b0;

assign p_ZZ11llama_layerE11norm_output_15_we1 = 1'b0;

assign start_for_compute_vec_mat_U0_din = 1'b1;

assign start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_din = 1'b1;

endmodule //llama_layer_matmul_1
