{"vcs1":{"timestamp_begin":1679795578.474794294, "rt":0.50, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1679795579.049487970, "rt":0.47, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1679795579.579852442, "rt":0.22, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795578.087588893}
{"VCS_COMP_START_TIME": 1679795578.087588893}
{"VCS_COMP_END_TIME": 1679795579.867263783}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230984}}
