============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  04:51:26 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clock_name)               launch                                           0 R 
reg_line_in_reg[2][0]/CP                                            0             0 R 
reg_line_in_reg[2][0]/Q          HS65_LS_DFPRQX18       20 120.6  183  +270     270 F 
gen_filter[15].U_S0/e0[0] 
  addinc_U_0_U_S0_add_18_16/A[2] 
    g519/A                                                               +0     271   
    g519/Z                       HS65_LS_IVX62           4  33.3   54   +72     342 R 
    g514/B                                                               +0     342   
    g514/Z                       HS65_LS_NAND2X14        1  11.7   41   +49     392 F 
    g471/A                                                               +0     392   
    g471/Z                       HS65_LS_CBI4I1X21       1  22.6   63   +67     459 R 
    g469/B                                                               +0     460   
    g469/Z                       HS65_LS_NAND2X57        6  50.4   44   +54     514 F 
    g464/B                                                               +0     514   
    g464/Z                       HS65_LS_XOR2X27         3  26.1   42   +89     603 R 
  addinc_U_0_U_S0_add_18_16/Z[4] 
  g76/A                                                                  +0     603   
  g76/Z                          HS65_LS_CNIVX27         2  14.5   24   +33     637 F 
  addinc_U_0_U_S1_add_18_16/B[4] 
    g546/B                                                               +0     637   
    g546/Z                       HS65_LS_AND2X27         3  21.8   30   +52     689 F 
    g523/A                                                               +0     689   
    g523/Z                       HS65_LS_OR2X9           1   6.2   31   +83     772 F 
    g503/B                                                               +0     772   
    g503/Z                       HS65_LSS_XNOR2X6        1   5.1   54   +78     850 R 
  addinc_U_0_U_S1_add_18_16/Z[4] 
  csa_tree_U_S21_add_18_10_groupi/in_0[4] 
    g498/A0                                                              +0     850   
    g498/S0                      HS65_LS_HA1X9           1   4.1   26  +133     983 F 
    g510/P                                                               +0     983   
    g510/Z                       HS65_LS_PAO2X9          1   7.2   40   +89    1072 F 
    g509/A                                                               +0    1072   
    g509/Z                       HS65_LS_PAO2X18         2  16.7   38  +102    1175 F 
    g293/A                                                               +0    1175   
    g293/Z                       HS65_LS_PAOI2X11        2  12.1   72   +65    1240 R 
    g291/B                                                               +0    1240   
    g291/Z                       HS65_LS_NOR2X13         1  11.5   34   +50    1290 F 
    g289/B                                                               +0    1291   
    g289/Z                       HS65_LS_NOR2X25         2  12.1   35   +35    1326 R 
    g287/B                                                               +0    1326   
    g287/Z                       HS65_LS_OAI12X12        1  15.6   53   +49    1375 F 
    g286/A0                                                              +0    1375   
    g286/CO                      HS65_LS_FA1X27          1  15.6   34  +110    1485 F 
    g285/A0                                                              +0    1485   
    g285/CO                      HS65_LS_FA1X27          1  15.6   34  +101    1587 F 
    g284/A0                                                              +0    1587   
    g284/CO                      HS65_LS_FA1X27          1  15.6   34  +101    1688 F 
    g283/A0                                                              +0    1688   
    g283/CO                      HS65_LS_FA1X27          1  15.6   36  +101    1790 F 
    g282/A0                                                              +0    1790   
    g282/CO                      HS65_LS_FA1X27          1  15.6   36  +102    1892 F 
    g281/A0                                                              +0    1892   
    g281/CO                      HS65_LS_FA1X27          1   6.4   28   +93    1986 F 
    g280/A                                                               +0    1986   
    g280/Z                       HS65_LSS_XNOR2X6        1   3.7   50   +73    2059 R 
  csa_tree_U_S21_add_18_10_groupi/out_0[15] 
gen_filter[15].U_S0/f3[9] 
reg_out_inter_reg[47][9]/D  <<<  HS65_LS_DFPRQX4                         +0    2059   
reg_out_inter_reg[47][9]/CP      setup                              0  +109    2168 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                       2300 R 
                                 adjustments                           -100    2200   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      32ps 
Start-point  : reg_line_in_reg[2][0]/CP
End-point    : reg_out_inter_reg[47][9]/D
