Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 14:54:32 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SampleDisplay_timing_summary_routed.rpt -pb SampleDisplay_timing_summary_routed.pb -rpx SampleDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SampleDisplay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: seven_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.015        0.000                      0                 1249        0.142        0.000                      0                 1249        4.500        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.015        0.000                      0                 1249        0.142        0.000                      0                 1249        4.500        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.829ns (27.011%)  route 4.942ns (72.989%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.950    11.859    nums
    SLICE_X63Y15         FDCE                                         r  nums_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  nums_reg[10]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[10]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.829ns (27.011%)  route 4.942ns (72.989%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.950    11.859    nums
    SLICE_X63Y15         FDCE                                         r  nums_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  nums_reg[14]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[14]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.829ns (27.011%)  route 4.942ns (72.989%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.950    11.859    nums
    SLICE_X63Y15         FDCE                                         r  nums_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  nums_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.829ns (27.011%)  route 4.942ns (72.989%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.950    11.859    nums
    SLICE_X63Y15         FDCE                                         r  nums_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  nums_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.829ns (27.439%)  route 4.837ns (72.561%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.845    11.753    nums
    SLICE_X62Y15         FDCE                                         r  nums_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nums_reg[11]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[11]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.829ns (27.439%)  route 4.837ns (72.561%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.845    11.753    nums
    SLICE_X62Y15         FDCE                                         r  nums_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nums_reg[15]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[15]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.829ns (27.439%)  route 4.837ns (72.561%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.845    11.753    nums
    SLICE_X62Y15         FDCE                                         r  nums_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nums_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[3]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.829ns (27.439%)  route 4.837ns (72.561%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.845    11.753    nums
    SLICE_X62Y15         FDCE                                         r  nums_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nums_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.874    nums_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.829ns (27.594%)  route 4.799ns (72.406%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.807    11.716    nums
    SLICE_X63Y13         FDCE                                         r  nums_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  nums_reg[13]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.875    nums_reg[13]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.829ns (27.594%)  route 4.799ns (72.406%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.566     5.087    key_de/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  key_de/key_reg[1]/Q
                         net (fo=168, routed)         1.762     7.305    key_de/Q[1]
    SLICE_X47Y1          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  key_de/last_last_change[8]_i_162/O
                         net (fo=1, routed)           0.000     7.429    key_de/last_last_change[8]_i_162_n_0
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I0_O)      0.212     7.641 r  key_de/last_last_change_reg[8]_i_73/O
                         net (fo=1, routed)           0.000     7.641    key_de/last_last_change_reg[8]_i_73_n_0
    SLICE_X47Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     7.735 r  key_de/last_last_change_reg[8]_i_28/O
                         net (fo=1, routed)           1.101     8.837    key_de/last_last_change_reg[8]_i_28_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I0_O)        0.316     9.153 r  key_de/last_last_change[8]_i_11/O
                         net (fo=1, routed)           0.000     9.153    key_de/last_last_change[8]_i_11_n_0
    SLICE_X53Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     9.370 r  key_de/last_last_change_reg[8]_i_5/O
                         net (fo=2, routed)           0.000     9.370    key_de/last_last_change_reg[8]_i_5_n_0
    SLICE_X53Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     9.464 r  key_de/last_last_change_reg[8]_i_2/O
                         net (fo=2, routed)           1.129    10.592    key_de/last_last_change_reg[8]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.316    10.908 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.807    11.716    nums
    SLICE_X63Y13         FDCE                                         r  nums_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  nums_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.875    nums_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.561     1.444    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  key_de/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.089     1.674    key_de/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.719 r  key_de/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.719    key_de/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X54Y16         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.830     1.957    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.120     1.577    key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.558     1.441    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.090     1.672    key_de/inst/Ps2Interface_i/clk_count[3]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  key_de/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.717    key_de/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.825     1.952    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.574    key_de/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.558     1.441    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X53Y19         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.109     1.691    key_de/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X52Y19         LUT4 (Prop_lut4_I0_O)        0.048     1.739 r  key_de/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.739    key_de/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X52Y19         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.827     1.954    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X52Y19         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.131     1.585    key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.175%)  route 0.119ns (45.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.564     1.447    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y14         FDCE                                         r  key_de/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=4, routed)           0.119     1.707    key_de/inst/rx_data[2]
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.832     1.959    key_de/inst/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.047     1.528    key_de/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.564     1.447    key_de/op/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  key_de/op/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.128     1.575 f  key_de/op/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.054     1.630    key_de/op/pb_in_delay
    SLICE_X55Y11         LUT2 (Prop_lut2_I1_O)        0.099     1.729 r  key_de/op/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.729    key_de/op/pb_out_i_1_n_0
    SLICE_X55Y11         FDRE                                         r  key_de/op/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.835     1.962    key_de/op/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  key_de/op/pb_out_reg/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.091     1.538    key_de/op/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.213ns (66.472%)  route 0.107ns (33.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.564     1.447    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  key_de/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  key_de/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.107     1.719    key_de/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X57Y15         LUT4 (Prop_lut4_I3_O)        0.049     1.768 r  key_de/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    key_de/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X57Y15         FDCE                                         r  key_de/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.831     1.958    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y15         FDCE                                         r  key_de/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.107     1.567    key_de/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/key_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.106%)  route 0.146ns (50.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.564     1.447    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y14         FDCE                                         r  key_de/inst/Ps2Interface_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/Ps2Interface_i/rx_data_reg[1]/Q
                         net (fo=5, routed)           0.146     1.734    key_de/inst/rx_data[1]
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.832     1.959    key_de/inst/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.047     1.528    key_de/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.038%)  route 0.133ns (38.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.557     1.440    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X52Y20         FDCE                                         r  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.133     1.738    key_de/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[4]
    SLICE_X52Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  key_de/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.783    key_de/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X52Y19         FDPE                                         r  key_de/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.827     1.954    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X52Y19         FDPE                                         r  key_de/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.499     1.455    
    SLICE_X52Y19         FDPE (Hold_fdpe_C_D)         0.121     1.576    key_de/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.562     1.445    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X54Y15         FDCE                                         r  key_de/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.132     1.741    key_de/inst/rx_data[5]
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.832     1.959    key_de/inst/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  key_de/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.071     1.531    key_de/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 key_de/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.558     1.441    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  key_de/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.105     1.711    key_de/inst/Ps2Interface_i/clk_count[2]
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  key_de/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    key_de/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X57Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=665, routed)         0.825     1.952    key_de/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X57Y21         FDCE                                         r  key_de/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.091     1.545    key_de/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    end_key_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   key_de/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   key_de/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   key_de/been_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   key_de/been_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   key_de/been_ready_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   key_de/inst/Ps2Interface_i/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   key_de/inst/Ps2Interface_i/data_count_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   key_de/inst/Ps2Interface_i/data_inter_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   key_de/inst/Ps2Interface_i/err_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   key_de/inst/Ps2Interface_i/frame_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   key_de/inst/Ps2Interface_i/frame_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    key_de/key_down_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   key_de/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    key_de/key_down_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    key_de/key_down_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y1    key_de/key_down_reg[255]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    key_de/key_down_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    key_de/key_down_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    key_de/key_down_reg[272]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y4    key_de/key_down_reg[273]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    key_de/key_down_reg[334]/C



