;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit InstAligner : 
  module InstAligner : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instIn : UInt<32>, instOut : UInt<32>, flip pcIn : UInt<32>, pcOut : UInt<32>}
    
    reg case1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[InstAligner.scala 16:24]
    reg case2 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[InstAligner.scala 17:24]
    reg instReg : UInt, clock with : (reset => (reset, io.instIn)) @[InstAligner.scala 18:26]
    io.pcOut <= io.pcIn @[InstAligner.scala 19:14]
    io.instOut <= instReg @[InstAligner.scala 20:16]
    node _T = eq(UInt<1>("h00"), case1) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = bits(io.instIn, 1, 0) @[InstAligner.scala 27:27]
      node _T_2 = neq(_T_1, UInt<2>("h03")) @[InstAligner.scala 27:33]
      node _T_3 = bits(io.instIn, 17, 16) @[InstAligner.scala 27:53]
      node _T_4 = neq(_T_3, UInt<2>("h03")) @[InstAligner.scala 27:61]
      node _T_5 = and(_T_2, _T_4) @[InstAligner.scala 27:41]
      when _T_5 : @[InstAligner.scala 27:69]
        node _io_instOut_T = bits(io.instIn, 15, 0) @[InstAligner.scala 28:48]
        reg io_instOut_REG : UInt, clock @[InstAligner.scala 28:38]
        io_instOut_REG <= _io_instOut_T @[InstAligner.scala 28:38]
        io.instOut <= io_instOut_REG @[InstAligner.scala 28:28]
        reg instReg_REG : UInt, clock @[InstAligner.scala 30:35]
        instReg_REG <= io.instIn @[InstAligner.scala 30:35]
        instReg <= instReg_REG @[InstAligner.scala 30:25]
        node _io_pcOut_T = add(io.pcIn, UInt<2>("h02")) @[InstAligner.scala 31:53]
        node _io_pcOut_T_1 = tail(_io_pcOut_T, 1) @[InstAligner.scala 31:53]
        reg io_pcOut_REG : UInt, clock @[InstAligner.scala 31:44]
        io_pcOut_REG <= _io_pcOut_T_1 @[InstAligner.scala 31:44]
        reg io_pcOut_REG_1 : UInt, clock @[InstAligner.scala 31:36]
        io_pcOut_REG_1 <= io_pcOut_REG @[InstAligner.scala 31:36]
        io.pcOut <= io_pcOut_REG_1 @[InstAligner.scala 31:26]
        case1 <= UInt<1>("h01") @[InstAligner.scala 32:23]
        skip @[InstAligner.scala 27:69]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_6 = eq(UInt<1>("h01"), case1) @[Conditional.scala 37:30]
      when _T_6 : @[Conditional.scala 39:67]
        node _io_instOut_T_1 = bits(instReg, 31, 16) @[InstAligner.scala 36:34]
        io.instOut <= _io_instOut_T_1 @[InstAligner.scala 36:24]
        node _io_pcOut_T_2 = add(io.pcIn, UInt<2>("h02")) @[InstAligner.scala 38:33]
        node _io_pcOut_T_3 = tail(_io_pcOut_T_2, 1) @[InstAligner.scala 38:33]
        io.pcOut <= _io_pcOut_T_3 @[InstAligner.scala 38:22]
        case1 <= UInt<1>("h00") @[InstAligner.scala 39:19]
        skip @[Conditional.scala 39:67]
    node _T_7 = eq(UInt<1>("h00"), case2) @[Conditional.scala 37:30]
    when _T_7 : @[Conditional.scala 40:58]
      node _T_8 = bits(io.instIn, 1, 0) @[InstAligner.scala 46:27]
      node _T_9 = neq(_T_8, UInt<2>("h03")) @[InstAligner.scala 46:33]
      node _T_10 = bits(io.instIn, 17, 16) @[InstAligner.scala 46:53]
      node _T_11 = eq(_T_10, UInt<2>("h03")) @[InstAligner.scala 46:61]
      node _T_12 = and(_T_9, _T_11) @[InstAligner.scala 46:41]
      when _T_12 : @[InstAligner.scala 46:69]
        node _io_instOut_T_2 = bits(io.instIn, 15, 0) @[InstAligner.scala 47:40]
        io.instOut <= _io_instOut_T_2 @[InstAligner.scala 47:28]
        instReg <= io.instIn @[InstAligner.scala 49:25]
        node _io_pcOut_T_4 = add(io.pcIn, UInt<2>("h02")) @[InstAligner.scala 50:37]
        node _io_pcOut_T_5 = tail(_io_pcOut_T_4, 1) @[InstAligner.scala 50:37]
        io.pcOut <= _io_pcOut_T_5 @[InstAligner.scala 50:26]
        case2 <= UInt<1>("h01") @[InstAligner.scala 51:23]
        skip @[InstAligner.scala 46:69]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_13 = eq(UInt<1>("h01"), case2) @[Conditional.scala 37:30]
      when _T_13 : @[Conditional.scala 39:67]
        node io_instOut_hi = bits(io.instIn, 15, 0) @[InstAligner.scala 55:40]
        node io_instOut_lo = bits(instReg, 31, 16) @[InstAligner.scala 55:55]
        node _io_instOut_T_3 = cat(io_instOut_hi, io_instOut_lo) @[Cat.scala 30:58]
        io.instOut <= _io_instOut_T_3 @[InstAligner.scala 55:24]
        node _io_pcOut_T_6 = add(io.pcIn, UInt<3>("h04")) @[InstAligner.scala 57:33]
        node _io_pcOut_T_7 = tail(_io_pcOut_T_6, 1) @[InstAligner.scala 57:33]
        io.pcOut <= _io_pcOut_T_7 @[InstAligner.scala 57:22]
        node _T_14 = bits(io.instIn, 17, 16) @[InstAligner.scala 58:28]
        node _T_15 = neq(_T_14, UInt<2>("h03")) @[InstAligner.scala 58:36]
        when _T_15 : @[InstAligner.scala 58:44]
          case1 <= UInt<1>("h00") @[InstAligner.scala 59:23]
          case2 <= UInt<1>("h00") @[InstAligner.scala 60:23]
          skip @[InstAligner.scala 58:44]
        else : @[InstAligner.scala 61:49]
          node _T_16 = bits(io.instIn, 17, 16) @[InstAligner.scala 61:33]
          node _T_17 = eq(_T_16, UInt<2>("h03")) @[InstAligner.scala 61:41]
          when _T_17 : @[InstAligner.scala 61:49]
            instReg <= io.instIn @[InstAligner.scala 62:25]
            case2 <= UInt<1>("h01") @[InstAligner.scala 63:23]
            skip @[InstAligner.scala 61:49]
          else : @[InstAligner.scala 64:24]
            case2 <= UInt<1>("h00") @[InstAligner.scala 65:23]
            skip @[InstAligner.scala 64:24]
        skip @[Conditional.scala 39:67]
    
