
*** Running vivado
    with args -log mb_design_cordic_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_cordic_ip_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mb_design_cordic_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Studia/Magisterka/1_semestr/sdup/lab/2_1/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 276.215 ; gain = 27.500
Command: synth_design -top mb_design_cordic_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'mb_design_cordic_ip_0_1' is locked:
* IP definition 'cordic_ip_v1.0 (1.0)' for IP 'mb_design_cordic_ip_0_1' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 394.586 ; gain = 99.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_design_cordic_ip_0_1' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ip/mb_design_cordic_ip_0_1/synth/mb_design_cordic_ip_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:372]
ERROR: [Synth 8-439] module 'cordic_rtl' not found [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:419]
ERROR: [Synth 8-6156] failed synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'cordic_ip_v1_0' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'mb_design_cordic_ip_0_1' [d:/Studia/Magisterka/1_semestr/sdup/lab/2_1/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ip/mb_design_cordic_ip_0_1/synth/mb_design_cordic_ip_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 450.230 ; gain = 155.047
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 13:11:28 2023...
