-sverilog  -Xmonet  -p1800_macro_expansion=xlrm_macro_exp_in_escape  -Xspyglass=0x10000  -skip_translate_body -f filelist -assert svaext  +define+SYNTHESIS -q  -error=noMPD   -timescale=1ns/1ns -XVSILangChk=/home/sv11108/HW6/aep_lab/vcst_rtdb/.internal/design/.read_log/readlog_0.log  -XVSISpyglassUcReport=/home/sv11108/HW6/aep_lab/vcst_rtdb/.internal/spyglass/CompilerReports/ReportFile_0  -XVSISpyglassUcConfig=/home/sv11108/HW6/aep_lab/vcst_rtdb/.internal/spyglass/CompilerConfig/Config.xml 