	component integration is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			ebab_address     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- address
			ebab_byte_enable : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- byte_enable
			ebab_read        : in  std_logic                     := 'X';             -- read
			ebab_write       : in  std_logic                     := 'X';             -- write
			ebab_write_data  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- write_data
			ebab_acknowledge : out std_logic;                                        -- acknowledge
			ebab_read_data   : out std_logic_vector(15 downto 0);                    -- read_data
			led_export       : out std_logic_vector(15 downto 0);                    -- export
			sw_export        : in  std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component integration;

