

================================================================
== Vitis HLS Report for 'if_loop_1'
================================================================
* Date:           Thu Apr 27 09:22:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        if_loop_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.445 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     202|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|     136|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     136|     256|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_94_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln17_fu_128_p2   |         +|   0|  0|  39|          32|          32|
    |tmp_fu_115_p2        |         +|   0|  0|  39|          32|          32|
    |ap_condition_97      |       and|   0|  0|   6|           1|           1|
    |ap_condition_98      |       and|   0|  0|   6|           1|           1|
    |icmp_ln12_fu_88_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln15_fu_123_p2  |      icmp|   0|  0|  18|          32|           4|
    |sum_1_fu_133_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   6|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 202|         163|         137|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load_1  |   9|          2|   32|         64|
    |i_fu_48                      |   9|          2|   31|         62|
    |sum_fu_44                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|  128|        256|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_173                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  31|   0|   31|          0|
    |icmp_ln12_reg_164                 |   1|   0|    1|          0|
    |icmp_ln12_reg_164_pp0_iter1_reg   |   1|   0|    1|          0|
    |sum_fu_44                         |  32|   0|   32|          0|
    |tmp_reg_179                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 136|   0|  136|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     if_loop_1|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     if_loop_1|  return value|
|a_address0  |  out|    7|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 7 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:6]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:6]   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln12 = store i31 0, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 16 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln12 = store i32 0, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 17 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 18 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%icmp_ln12 = icmp_slt  i32 %i_cast, i32 %n_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "%add_ln12 = add i31 %i_1, i31 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 23 'add' 'add_ln12' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end.loopexit, void %for.body.split" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 24 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast1 = zext i31 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 25 'zext' 'i_cast1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %i_cast1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:13]   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.66ns)   --->   "%a_load = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:13]   --->   Operation 27 'load' 'a_load' <Predicate = (icmp_ln12)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 28 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 29 [1/2] (2.66ns)   --->   "%a_load = load i7 %a_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:13]   --->   Operation 29 'load' 'a_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%shl_ln13 = shl i32 %a_load, i32 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:13]   --->   Operation 30 'shl' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp = add i32 %a_load, i32 %shl_ln13" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:13]   --->   Operation 31 'add' 'tmp' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:22]   --->   Operation 39 'load' 'sum_load_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i32 %sum_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:22]   --->   Operation 40 'ret' 'ret_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:17]   --->   Operation 32 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:7]   --->   Operation 33 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.54ns)   --->   "%icmp_ln15 = icmp_sgt  i32 %tmp, i32 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:15]   --->   Operation 34 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln17 = add i32 %tmp, i32 %sum_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:17]   --->   Operation 35 'add' 'add_ln17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.63ns)   --->   "%sum_1 = select i1 %icmp_ln15, i32 %add_ln17, i32 %sum_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:15]   --->   Operation 36 'select' 'sum_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.02ns)   --->   "%store_ln12 = store i32 %sum_1, i32 %sum" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 37 'store' 'store_ln12' <Predicate = true> <Delay = 1.02>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_1/src/if_loop_1.cpp:12]   --->   Operation 38 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum               (alloca       ) [ 01111]
i                 (alloca       ) [ 01000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln6 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
n_read            (read         ) [ 00000]
store_ln12        (store        ) [ 00000]
store_ln12        (store        ) [ 00000]
br_ln12           (br           ) [ 00000]
i_1               (load         ) [ 00000]
i_cast            (zext         ) [ 00000]
specpipeline_ln0  (specpipeline ) [ 00000]
icmp_ln12         (icmp         ) [ 01110]
add_ln12          (add          ) [ 00000]
br_ln12           (br           ) [ 00000]
i_cast1           (zext         ) [ 00000]
a_addr            (getelementptr) [ 01100]
store_ln12        (store        ) [ 00000]
a_load            (load         ) [ 01010]
shl_ln13          (shl          ) [ 00000]
tmp               (add          ) [ 01001]
sum_load          (load         ) [ 00000]
specloopname_ln7  (specloopname ) [ 00000]
icmp_ln15         (icmp         ) [ 00000]
add_ln17          (add          ) [ 00000]
sum_1             (select       ) [ 00000]
store_ln12        (store        ) [ 00000]
br_ln12           (br           ) [ 00000]
sum_load_1        (load         ) [ 00000]
ret_ln22          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="sum_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="n_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="31" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln12_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="31" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln12_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_1_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="31" slack="0"/>
<pin id="83" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln12_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln12_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_cast1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln12_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="0" index="1" bw="31" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shl_ln13_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sum_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="3"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln15_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln17_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sum_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln12_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="3"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_load_1_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="sum_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln12_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="168" class="1005" name="a_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="a_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="52" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="81" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="81" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="120" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="123" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="120" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="44" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="160"><net_src comp="48" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="58" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="176"><net_src comp="65" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="182"><net_src comp="115" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: if_loop_1 : a | {1 2 }
	Port: if_loop_1 : n | {1 }
  - Chain level:
	State 1
		store_ln12 : 1
		store_ln12 : 1
		i_1 : 1
		i_cast : 2
		icmp_ln12 : 3
		add_ln12 : 2
		br_ln12 : 4
		i_cast1 : 2
		a_addr : 3
		a_load : 4
		store_ln12 : 3
	State 2
	State 3
		ret_ln22 : 1
	State 4
		add_ln17 : 1
		sum_1 : 2
		store_ln12 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |   add_ln12_fu_94  |    0    |    38   |
|    add   |     tmp_fu_115    |    0    |    39   |
|          |  add_ln17_fu_128  |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln12_fu_88  |    0    |    18   |
|          |  icmp_ln15_fu_123 |    0    |    18   |
|----------|-------------------|---------|---------|
|  select  |    sum_1_fu_133   |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | n_read_read_fu_52 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    i_cast_fu_84   |    0    |    0    |
|          |   i_cast1_fu_100  |    0    |    0    |
|----------|-------------------|---------|---------|
|    shl   |  shl_ln13_fu_110  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   184   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_addr_reg_168 |    7   |
|  a_load_reg_173 |   32   |
|    i_reg_157    |   31   |
|icmp_ln12_reg_164|    1   |
|   sum_reg_149   |   32   |
|   tmp_reg_179   |   32   |
+-----------------+--------+
|      Total      |   135  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   184  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   135  |   193  |
+-----------+--------+--------+--------+
