<p> </p><p>Each defined individual hardware unit shall have its own CSR definition file. There shall be a master CSR file to describe commonly used register format like error reporting registers. The master file shall reside in the library repository. </p><p>Example for an Ncore individual hardware unit is AIU/DCe/DMI ....etc</p><p>The registers shall be specifiable using Parameters. </p><p>The golden source shall be checked into GIT repository with source tACHL</p><p>The golden source shall be used to generate IPXACT, Documentation and base tACHL code</p><p>Unit level CSR file: <a href="https://arterisip.atlassian.net/wiki/download/attachments/16168567/csr_unit.md?version=2&amp;modificationDate=1512575274222&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16284241" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="csr_unit.md" data-linked-resource-content-type="application/octet-stream" data-linked-resource-container-id="16168567" data-linked-resource-container-version="3">csr_unit.md</a></p><p> </p><h2 id="CSRGoldenSource-RegisterFields:">Register Fields:</h2><ul><li>name: Name of the register field </li><li>bitoffset:  </li><li>width: width of the field </li><li>SW Access: software access type<ul><li>RO Read only</li><li>WO Write only</li><li>RW Read write</li><li>W1C Write 1 to clear</li></ul></li><li>HW Access: Hardware access type<br/><ul><li>RO Read only</li><li>WO Write only</li><li>RW Read write</li></ul></li><li>reset: field reset value</li><li>link: Link to another register filed that this field is related to. If not related to any other register field set to 'NIL' </li><li>link_op: Operation on the linked register <ul><li>SOR set 1 on read</li><li>COR clear on read</li><li>SOW set 1 on write</li><li>COW clear on write</li><li>NIL </li></ul></li><li>op_order: operation order priority in case the register field is simultaneously being accessed by either software or hardware<ul><li>SW (link accesses is considered as software access)</li><li>HW</li></ul></li><li>scope: visibility of the scope of the register<ul><li>ENG: Not visible to customers, i.e. not documented in reference manual and IPXACT  </li><li>GUI: Visible to customers</li></ul></li><li>description: Description of the register field. </li></ul><p> </p><p> </p><p> </p><p> </p><p> </p><p> </p><p>  <a href="https://arterisip.atlassian.net/wiki/download/attachments/16168567/csr_unit.md?version=2&amp;modificationDate=1512575274222&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16284241" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="csr_unit.md" data-linked-resource-content-type="application/octet-stream" data-linked-resource-container-id="16168567" data-linked-resource-container-version="3">&nbsp;</a></p><pre> </pre><p> </p><pre> </pre>