# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2_2_1.srcs/sources_1/new/comparator_dataflow.vhd" \
"../../../../lab_2_2_1.srcs/sources_1/new/lab2_2_1_circuitA_dataflow.vhd" \
"../../../../lab_2_2_1.srcs/sources_1/new/lab2_2_1_partA.vhd" \
"../../../../lab_2_2_1.srcs/sources_1/new/mux_2to1_1bit.vhd" \
"../../../../lab_2_2_1.srcs/sim_1/imports/Lab2-2-1/lab2_2_1_partA_tb.vhd" \

# Do not sort compile order
nosort
