#

##

### 产生脉冲
```
always_ff @(posedge clk or negedge rst_n)
      if(~rst_n)
          req_1d  <= #`RD '0;
      else
          req_1d  <= #`RD req;
  
  wire req_pulse = req && ~req_1d;
```
