Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 10 17:36:40 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.579     -589.044                   3028                33449        0.096        0.000                      0                33449        2.250        0.000                       0                 15237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.579     -589.044                   3028                33449        0.096        0.000                      0                33449        2.250        0.000                       0                 15237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         3028  Failing Endpoints,  Worst Slack       -1.579ns,  Total Violation     -589.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.579ns  (required time - arrival time)
  Source:                 pe_22/mul/out_tmp0_i_24_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 4.112ns (48.677%)  route 4.336ns (51.323%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_22/mul/clk
    SLICE_X35Y72         FDRE                                         r  pe_22/mul/out_tmp0_i_24_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_22/mul/out_tmp0_i_24_psdsp/Q
                         net (fo=1, routed)           2.078     3.507    pe_22/mul/out_tmp0_i_24_psdsp_n
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[8]_P[13])
                                                      3.656     7.163 r  pe_22/mul/out_tmp0__0/P[13]
                         net (fo=1, routed)           2.258     9.421    pe_22/mul/out_tmp0__0_n_92
    SLICE_X39Y64         FDRE                                         r  pe_22/mul/out_tmp_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_22/mul/clk
    SLICE_X39Y64         FDRE                                         r  pe_22/mul/out_tmp_reg[13]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.047     7.842    pe_22/mul/out_tmp_reg[13]__0
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 -1.579    

Slack (VIOLATED) :        -1.466ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.174ns (50.075%)  route 4.161ns (49.925%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[11])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[11]
                         net (fo=1, routed)           2.126     9.308    pe_53/mul/out_tmp0__0_n_94
    SLICE_X80Y92         FDRE                                         r  pe_53/mul/out_tmp_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X80Y92         FDRE                                         r  pe_53/mul/out_tmp_reg[11]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)       -0.047     7.842    pe_53/mul/out_tmp_reg[11]__0
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -1.466    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 4.174ns (50.241%)  route 4.134ns (49.759%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[15]
                         net (fo=1, routed)           2.098     9.281    pe_53/mul/out_tmp0__0_n_90
    SLICE_X80Y93         FDRE                                         r  pe_53/mul/out_tmp_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X80Y93         FDRE                                         r  pe_53/mul/out_tmp_reg[15]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y93         FDRE (Setup_fdre_C_D)       -0.047     7.842    pe_53/mul/out_tmp_reg[15]__0
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 pe_22/mul/out_tmp0_i_24_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 4.112ns (51.229%)  route 3.915ns (48.771%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_22/mul/clk
    SLICE_X35Y72         FDRE                                         r  pe_22/mul/out_tmp0_i_24_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_22/mul/out_tmp0_i_24_psdsp/Q
                         net (fo=1, routed)           2.078     3.507    pe_22/mul/out_tmp0_i_24_psdsp_n
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.656     7.163 r  pe_22/mul/out_tmp0__0/P[9]
                         net (fo=1, routed)           1.837     9.000    pe_22/mul/out_tmp0__0_n_96
    SLICE_X40Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_22/mul/clk
    SLICE_X40Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[9]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)       -0.058     7.831    pe_22/mul/out_tmp_reg[9]__0
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.125ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.980ns  (logic 4.174ns (52.303%)  route 3.806ns (47.697%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[1])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[1]
                         net (fo=1, routed)           1.771     8.953    pe_53/mul/out_tmp0__0_n_104
    SLICE_X80Y71         FDRE                                         r  pe_53/mul/out_tmp_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X80Y71         FDRE                                         r  pe_53/mul/out_tmp_reg[1]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y71         FDRE (Setup_fdre_C_D)       -0.061     7.828    pe_53/mul/out_tmp_reg[1]__0
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                 -1.125    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 pe_22/mul/out_tmp0_i_24_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.112ns (51.683%)  route 3.844ns (48.317%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_22/mul/clk
    SLICE_X35Y72         FDRE                                         r  pe_22/mul/out_tmp0_i_24_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_22/mul/out_tmp0_i_24_psdsp/Q
                         net (fo=1, routed)           2.078     3.507    pe_22/mul/out_tmp0_i_24_psdsp_n
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[8]_P[2])
                                                      3.656     7.163 r  pe_22/mul/out_tmp0__0/P[2]
                         net (fo=1, routed)           1.766     8.929    pe_22/mul/out_tmp0__0_n_103
    SLICE_X40Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_22/mul/clk
    SLICE_X40Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[2]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y45         FDRE (Setup_fdre_C_D)       -0.081     7.808    pe_22/mul/out_tmp_reg[2]__0
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 4.174ns (52.433%)  route 3.787ns (47.567%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[16])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[16]
                         net (fo=1, routed)           1.751     8.934    pe_53/mul/out_tmp0__0_n_89
    SLICE_X89Y83         FDRE                                         r  pe_53/mul/out_tmp_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X89Y83         FDRE                                         r  pe_53/mul/out_tmp_reg[16]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)       -0.043     7.846    pe_53/mul/out_tmp_reg[16]__0
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 4.174ns (52.622%)  route 3.758ns (47.378%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[9])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[9]
                         net (fo=1, routed)           1.723     8.905    pe_53/mul/out_tmp0__0_n_96
    SLICE_X80Y73         FDRE                                         r  pe_53/mul/out_tmp_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X80Y73         FDRE                                         r  pe_53/mul/out_tmp_reg[9]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y73         FDRE (Setup_fdre_C_D)       -0.061     7.828    pe_53/mul/out_tmp_reg[9]__0
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.076ns  (required time - arrival time)
  Source:                 pe_53/mul/out_tmp0_i_23_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_53/mul/out_tmp_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 4.174ns (52.609%)  route 3.760ns (47.391%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_53/mul/clk
    SLICE_X94Y70         FDRE                                         r  pe_53/mul/out_tmp0_i_23_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  pe_53/mul/out_tmp0_i_23_psdsp/Q
                         net (fo=1, routed)           2.035     3.526    pe_53/mul/out_tmp0_i_23_psdsp_n
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[9]_P[5])
                                                      3.656     7.182 r  pe_53/mul/out_tmp0__0/P[5]
                         net (fo=1, routed)           1.724     8.907    pe_53/mul/out_tmp0__0_n_100
    SLICE_X80Y72         FDRE                                         r  pe_53/mul/out_tmp_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_53/mul/clk
    SLICE_X80Y72         FDRE                                         r  pe_53/mul/out_tmp_reg[5]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y72         FDRE (Setup_fdre_C_D)       -0.058     7.831    pe_53/mul/out_tmp_reg[5]__0
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 -1.076    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 pe_22/mul/out_tmp0_i_24_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 4.112ns (51.576%)  route 3.861ns (48.424%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.973     0.973    pe_22/mul/clk
    SLICE_X35Y72         FDRE                                         r  pe_22/mul/out_tmp0_i_24_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  pe_22/mul/out_tmp0_i_24_psdsp/Q
                         net (fo=1, routed)           2.078     3.507    pe_22/mul/out_tmp0_i_24_psdsp_n
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656     7.163 r  pe_22/mul/out_tmp0__0/P[1]
                         net (fo=1, routed)           1.783     8.946    pe_22/mul/out_tmp0__0_n_104
    SLICE_X38Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15285, unset)        0.924     7.924    pe_22/mul/clk
    SLICE_X38Y45         FDRE                                         r  pe_22/mul/out_tmp_reg[1]__0/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.013     7.876    pe_22/mul/out_tmp_reg[1]__0
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                 -1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 right_32_write/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_33_read/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    right_32_write/clk
    SLICE_X99Y32         FDRE                                         r  right_32_write/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_32_write/out_reg[23]/Q
                         net (fo=1, routed)           0.052     0.603    left_33_read/out_reg[23]_1
    SLICE_X98Y32         FDRE                                         r  left_33_read/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    left_33_read/clk
    SLICE_X98Y32         FDRE                                         r  left_33_read/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X98Y32         FDRE (Hold_fdre_C_D)         0.076     0.508    left_33_read/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_20_write/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_21_read/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    right_20_write/clk
    SLICE_X43Y32         FDRE                                         r  right_20_write/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_20_write/out_reg[15]/Q
                         net (fo=1, routed)           0.054     0.605    left_21_read/out_reg[15]_1
    SLICE_X42Y32         FDRE                                         r  left_21_read/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    left_21_read/clk
    SLICE_X42Y32         FDRE                                         r  left_21_read/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.076     0.508    left_21_read/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 right_41_write/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_42_read/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    right_41_write/clk
    SLICE_X59Y46         FDRE                                         r  right_41_write/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_41_write/out_reg[19]/Q
                         net (fo=1, routed)           0.054     0.605    left_42_read/right_41_write_out[19]
    SLICE_X58Y46         FDRE                                         r  left_42_read/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    left_42_read/clk
    SLICE_X58Y46         FDRE                                         r  left_42_read/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.076     0.508    left_42_read/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pe_51/mul/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_51/mul/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    pe_51/mul/clk
    SLICE_X35Y62         FDRE                                         r  pe_51/mul/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_51/mul/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.056     0.607    pe_51/mul/out_tmp_reg[12]__0_n_0
    SLICE_X34Y62         FDRE                                         r  pe_51/mul/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    pe_51/mul/clk
    SLICE_X34Y62         FDRE                                         r  pe_51/mul/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.075     0.507    pe_51/mul/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_25_read/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg459/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    top_25_read/clk
    SLICE_X47Y22         FDRE                                         r  top_25_read/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  top_25_read/done_reg/Q
                         net (fo=8, routed)           0.077     0.628    par_reset18/top_25_read_done
    SLICE_X46Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.673 r  par_reset18/out[0]_i_1__722/O
                         net (fo=1, routed)           0.000     0.673    par_done_reg459/out_reg[0]_0
    SLICE_X46Y22         FDRE                                         r  par_done_reg459/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    par_done_reg459/clk
    SLICE_X46Y22         FDRE                                         r  par_done_reg459/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.121     0.553    par_done_reg459/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 top_25_read/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg352/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    top_25_read/clk
    SLICE_X47Y22         FDRE                                         r  top_25_read/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  top_25_read/done_reg/Q
                         net (fo=8, routed)           0.079     0.630    par_reset16/top_25_read_done
    SLICE_X46Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.675 r  par_reset16/out[0]_i_1__786/O
                         net (fo=1, routed)           0.000     0.675    par_done_reg352/out_reg[0]_0
    SLICE_X46Y22         FDRE                                         r  par_done_reg352/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    par_done_reg352/clk
    SLICE_X46Y22         FDRE                                         r  par_done_reg352/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.120     0.552    par_done_reg352/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 right_12_write/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_13_read/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    right_12_write/clk
    SLICE_X40Y18         FDRE                                         r  right_12_write/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  right_12_write/out_reg[17]/Q
                         net (fo=1, routed)           0.054     0.605    left_13_read/out_reg[17]_1
    SLICE_X41Y18         FDRE                                         r  left_13_read/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    left_13_read/clk
    SLICE_X41Y18         FDRE                                         r  left_13_read/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.046     0.478    left_13_read/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pe_23/mul/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul_reg/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    pe_23/mul/clk
    SLICE_X77Y25         FDRE                                         r  pe_23/mul/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_23/mul/out_reg[2]/Q
                         net (fo=1, routed)           0.058     0.609    pe_23/mul_reg/Q[2]
    SLICE_X76Y25         FDRE                                         r  pe_23/mul_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    pe_23/mul_reg/clk
    SLICE_X76Y25         FDRE                                         r  pe_23/mul_reg/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X76Y25         FDRE (Hold_fdre_C_D)         0.047     0.479    pe_23/mul_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            l5_idx/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    par_done_reg12/clk
    SLICE_X51Y28         FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  par_done_reg12/out_reg[0]/Q
                         net (fo=5, routed)           0.090     0.641    l5_idx/par_done_reg12_out
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.686 r  l5_idx/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.686    l5_idx/out[0]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  l5_idx/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    l5_idx/clk
    SLICE_X50Y28         FDRE                                         r  l5_idx/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     0.553    l5_idx/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pe_33/mul/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_33/mul_reg/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.410     0.410    pe_33/mul/clk
    SLICE_X101Y39        FDRE                                         r  pe_33/mul/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y39        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  pe_33/mul/out_reg[3]/Q
                         net (fo=1, routed)           0.100     0.651    pe_33/mul_reg/Q[3]
    SLICE_X99Y39         FDRE                                         r  pe_33/mul_reg/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15285, unset)        0.432     0.432    pe_33/mul_reg/clk
    SLICE_X99Y39         FDRE                                         r  pe_33/mul_reg/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X99Y39         FDRE (Hold_fdre_C_D)         0.076     0.508    pe_33/mul_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y0    pe_16/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X4Y13   pe_32/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y19   pe_45/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y11   pe_13/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y20   pe_42/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y0    pe_10/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y13   pe_23/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y18   pe_36/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y25   pe_52/mul/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y21   pe_46/mul/out_tmp0/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y9   t0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y9   t0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X22Y8   t0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y10  t0/mem_reg_0_7_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y9   t0/mem_reg_0_7_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.500       2.250      SLICE_X20Y9   t0/mem_reg_0_7_18_18/SP/CLK



