{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 23 02:08:18 2014 " "Info: Processing started: Sun Feb 23 02:08:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawlines -c drawlines " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawlines -c drawlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Jeff/Desktop/drawline/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Jeff/Desktop/drawline/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Jeff/Desktop/drawline/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Jeff/Desktop/drawline/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_mux_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file y_mux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 y_mux " "Info (12023): Found entity 1: y_mux" {  } { { "y_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/y_mux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "y_mux y_mux.v(39) " "Error (10228): Verilog HDL error at y_mux.v(39): module \"y_mux\" cannot be declared more than once" {  } { { "y_mux.v" "" { Text "C:/Users/Jeff/Desktop/drawline/y_mux.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "y_mux y_mux_bb.v(34) " "Info (10499): HDL info at y_mux_bb.v(34): see declaration for object \"y_mux\"" {  } { { "y_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/y_mux_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_mux.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file y_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_mux_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file xy_mux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xy_mux " "Info (12023): Found entity 1: xy_mux" {  } { { "xy_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/xy_mux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "xy_mux xy_mux.v(39) " "Error (10228): Verilog HDL error at xy_mux.v(39): module \"xy_mux\" cannot be declared more than once" {  } { { "xy_mux.v" "" { Text "C:/Users/Jeff/Desktop/drawline/xy_mux.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xy_mux xy_mux_bb.v(34) " "Info (10499): HDL info at xy_mux_bb.v(34): see declaration for object \"xy_mux\"" {  } { { "xy_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/xy_mux_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_mux.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file xy_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_datapath.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file ui_datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Info (12023): Found entity 1: UI" {  } { { "UI.v" "" { Text "C:/Users/Jeff/Desktop/drawline/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 UI_data " "Info (12023): Found entity 2: UI_data" {  } { { "UI.v" "" { Text "C:/Users/Jeff/Desktop/drawline/UI.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mux_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file read_mux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_mux " "Info (12023): Found entity 1: read_mux" {  } { { "read_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/read_mux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "read_mux read_mux.v(39) " "Error (10228): Verilog HDL error at read_mux.v(39): module \"read_mux\" cannot be declared more than once" {  } { { "read_mux.v" "" { Text "C:/Users/Jeff/Desktop/drawline/read_mux.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_mux read_mux_bb.v(34) " "Info (10499): HDL info at read_mux_bb.v(34): see declaration for object \"read_mux\"" {  } { { "read_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/read_mux_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_mux.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file read_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_mux_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file plot_mux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_mux " "Info (12023): Found entity 1: plot_mux" {  } { { "plot_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/plot_mux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "plot_mux plot_mux.v(39) " "Error (10228): Verilog HDL error at plot_mux.v(39): module \"plot_mux\" cannot be declared more than once" {  } { { "plot_mux.v" "" { Text "C:/Users/Jeff/Desktop/drawline/plot_mux.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "plot_mux plot_mux_bb.v(34) " "Info (10499): HDL info at plot_mux_bb.v(34): see declaration for object \"plot_mux\"" {  } { { "plot_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/plot_mux_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_mux.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file plot_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda_path.v 12 12 " "Info (12021): Found 12 design units, including 12 entities, in source file lda_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_steep " "Info (12023): Found entity 1: get_steep" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 x0_gt_x1 " "Info (12023): Found entity 2: x0_gt_x1" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 xy_select " "Info (12023): Found entity 3: xy_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 delta_x " "Info (12023): Found entity 4: delta_x" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 delta_y " "Info (12023): Found entity 5: delta_y" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 error_select " "Info (12023): Found entity 6: error_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 x_add " "Info (12023): Found entity 7: x_add" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 get_y " "Info (12023): Found entity 8: get_y" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 x_compare " "Info (12023): Found entity 9: x_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 y_compare " "Info (12023): Found entity 10: y_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 error_compare " "Info (12023): Found entity 11: error_compare" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 colour_select " "Info (12023): Found entity 12: colour_select" {  } { { "LDA_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA_path.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LDA.v(37) " "Warning (10273): Verilog HDL warning at LDA.v(37): extended using \"x\" or \"z\"" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file lda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Info (12023): Found entity 1: LDA" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LDA_datapath " "Info (12023): Found entity 2: LDA_datapath" {  } { { "LDA.v" "" { Text "C:/Users/Jeff/Desktop/drawline/LDA.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_mux_bb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file error_mux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_mux " "Info (12023): Found entity 1: error_mux" {  } { { "error_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/error_mux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "error_mux error_mux.v(39) " "Error (10228): Verilog HDL error at error_mux.v(39): module \"error_mux\" cannot be declared more than once" {  } { { "error_mux.v" "" { Text "C:/Users/Jeff/Desktop/drawline/error_mux.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "error_mux error_mux_bb.v(34) " "Info (10499): HDL info at error_mux_bb.v(34): see declaration for object \"error_mux\"" {  } { { "error_mux_bb.v" "" { Text "C:/Users/Jeff/Desktop/drawline/error_mux_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_mux.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file error_mux.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawlines.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file drawlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawlines " "Info (12023): Found entity 1: drawlines" {  } { { "drawlines.v" "" { Text "C:/Users/Jeff/Desktop/drawline/drawlines.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ASC_path.v(108) " "Warning (10268): Verilog HDL information at ASC_path.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc_path.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file asc_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_start " "Info (12023): Found entity 1: register_start" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register_end " "Info (12023): Found entity 2: register_end" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 colour " "Info (12023): Found entity 3: colour" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 go " "Info (12023): Found entity 4: go" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mode " "Info (12023): Found entity 5: mode" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 status " "Info (12023): Found entity 6: status" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 salve_sel " "Info (12023): Found entity 7: salve_sel" {  } { { "ASC_path.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC_path.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Info (12023): Found entity 1: ASC" {  } { { "ASC.v" "" { Text "C:/Users/Jeff/Desktop/drawline/ASC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_memory2_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2_0 " "Info (12023): Found entity 1: onchip_memory2_0" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Info (12023): Found entity 2: cpu_0_data_master_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Info (12023): Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 drawlines_slave_s1_arbitrator " "Info (12023): Found entity 4: drawlines_slave_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 5: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 1048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 onchip_memory2_0_s1_arbitrator " "Info (12023): Found entity 6: onchip_memory2_0_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 1357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_reset_clk_0_domain_synch_module " "Info (12023): Found entity 7: nios_system_reset_clk_0_domain_synch_module" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 nios_system " "Info (12023): Found entity 8: nios_system" {  } { { "nios_system.v" "" { Text "C:/Users/Jeff/Desktop/drawline/nios_system.v" 1701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info (12023): Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info (12023): Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info (12023): Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info (12023): Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info (12023): Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 22 22 " "Info (12021): Found 22 design units, including 22 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Info (12023): Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Info (12023): Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Info (12023): Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Info (12023): Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Info (12023): Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Info (12023): Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Info (12023): Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Info (12023): Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Info (12023): Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 2358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Info (12023): Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Info (12023): Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 2652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Info (12023): Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 2668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Info (12023): Found entity 22: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Users/Jeff/Desktop/drawline/cpu_0.v" 3106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_top_module.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lab5_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top_module " "Info (12023): Found entity 1: lab5_top_module" {  } { { "lab5_top_module.v" "" { Text "C:/Users/Jeff/Desktop/drawline/lab5_top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeff/Desktop/drawline/drawlines.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Jeff/Desktop/drawline/drawlines.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Error: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 23 02:08:19 2014 " "Error: Processing ended: Sun Feb 23 02:08:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
