// Seed: 2924599865
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wire id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    output tri0 id_14
);
  wire id_16, id_17;
  wire id_18, id_19, id_20, id_21;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_3 = 32'd40,
    parameter id_4 = 32'd26,
    parameter id_6 = 32'd72
) (
    input  uwire _id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   _id_3,
    input  tri   _id_4
);
  assign id_1 = id_2 == -1;
  wire [~  id_3 : 1  ? "" : id_4  |  1] _id_6;
  always
  `define pp_7 0
  buf primCall (id_1, id_10);
  wire id_8[1 : id_6];
  wire [1 : -1] id_9, id_10;
  parameter [id_3 : id_0] id_11 = -1 ^ 1;
  wire id_12, id_13, id_14;
  logic id_15;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
endmodule
