============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:21:45 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[2]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[5]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[1]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[3]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[7]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[4]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_9_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[0]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-9231 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=     800         7533     
                                              
             Setup:-      79                  
       Uncertainty:-      40                  
     Required Time:=     681                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1680                  
             Slack:=   -9231                  

Exceptions/Constraints:
  input_delay             700             in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   wdata_in[6]           
   1680    9912   165      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    9912     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-9164 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1967                  
             Slack:=   -9164                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     62   10113    28      1    0.5  AND3X1_RVT   rptr_empty/g2/Y           
     58   10171    38      4    2.3  AO21X1_RVT   rptr_empty/g2858__5016/Y  
     28   10200    26      2    1.0  INVX1_RVT    rptr_empty/g2856/Y        
      0   10200     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-9163 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1965                  
             Slack:=   -9163                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     62   10113    28      1    0.5  AND3X1_RVT   rptr_empty/g5343/Y        
     55   10168    34      3    1.8  AO21X1_RVT   rptr_empty/g2873__5002/Y  
     30   10198    27      2    1.4  INVX1_RVT    rptr_empty/g2870/Y        
      0   10198     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-9161 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     121                  
       Uncertainty:-      40                  
     Required Time:=    1039                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1967                  
             Slack:=   -9161                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y       
     62   10113    28      1    0.5  AND3X1_RVT   rptr_empty/g2/Y          
     58   10171    38      4    2.3  AO21X1_RVT   rptr_empty/g2858__5016/Y 
     28   10200    26      2    1.0  INVX1_RVT    rptr_empty/g2856/Y       
      0   10200     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-9159 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     122                  
       Uncertainty:-      40                  
     Required Time:=    1038                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1965                  
             Slack:=   -9159                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     62   10113    28      1    0.5  AND3X1_RVT   rptr_empty/g5343/Y        
     55   10168    34      3    1.8  AO21X1_RVT   rptr_empty/g2873__5002/Y  
     30   10198    27      2    1.4  INVX1_RVT    rptr_empty/g2870/Y        
      0   10198     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-9156 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1981                  
             Slack:=   -9156                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     47   10098    48      1    1.0  NAND2X0_RVT  rptr_empty/g5288/Y        
    116   10214    43      3    2.3  HADDX1_RVT   rptr_empty/g2868__5366/SO 
      0   10214     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-9156 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1981                  
             Slack:=   -9156                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     47   10098    48      1    1.0  NAND2X0_RVT  rptr_empty/g5288/Y        
    116   10214    43      3    2.3  HADDX1_RVT   rptr_empty/g2868__5366/SO 
      0   10214     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-9148 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     130                  
       Uncertainty:-      40                  
     Required Time:=    1030                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1946                  
             Slack:=   -9148                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     39   10090    36      1    0.5  NAND2X0_RVT  rptr_empty/g2891__6783/Y  
     88   10178    44      4    2.3  AO21X1_RVT   rptr_empty/g2858__5016/Y  
      0   10178     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-9145 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1946                  
             Slack:=   -9145                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y       
     39   10090    36      1    0.5  NAND2X0_RVT  rptr_empty/g2891__6783/Y 
     88   10178    44      4    2.3  AO21X1_RVT   rptr_empty/g2858__5016/Y 
      0   10178     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-9143 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1946                  
             Slack:=   -9143                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     99   10150    45      4    2.5  MUX21X2_RVT  rptr_empty/g2945__5007/Y  
     28   10178    27      1    0.5  INVX0_RVT    rptr_empty/g2866/Y        
      0   10178     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-9140 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1942                  
             Slack:=   -9140                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y       
     39   10090    36      1    0.5  NAND2X0_RVT  rptr_empty/g2892__3680/Y 
     84   10175    40      3    1.8  AO21X1_RVT   rptr_empty/g2873__5002/Y 
      0   10175     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-9129 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1928                  
             Slack:=   -9129                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     41   10092    36      1    0.6  NAND2X0_RVT  rptr_empty/g84/Y          
     69   10161    37      2    1.3  AO22X1_RVT   rptr_empty/g83/Y          
      0   10161     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-9120 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1922                  
             Slack:=   -9120                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    110   10027   103      1    1.7  NAND4X0_RVT  rptr_empty/g5330/Y        
    102   10129    48      4    2.7  XNOR2X2_RVT  rptr_empty/g5277/Y        
     26   10155    27      1    0.5  INVX1_RVT    rptr_empty/g2871/Y        
      0   10155     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-9116 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      92                  
       Uncertainty:-      40                  
     Required Time:=    1068                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1951                  
             Slack:=   -9116                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y       
     41   10092    36      1    0.6  NAND2X0_RVT  rptr_empty/g84/Y         
     69   10161    37      2    1.3  AO22X1_RVT   rptr_empty/g83/Y         
     24   10184    26      2    1.0  INVX1_RVT    rptr_empty/g18/Y         
      0   10184     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-9113 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1914                  
             Slack:=   -9113                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y        
     95   10146    44      4    2.5  MUX21X2_RVT  rptr_empty/g2945__5007/Y  
      0   10146     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-9113 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1914                  
             Slack:=   -9113                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT    rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT   rptr_empty/g5285/Y       
     95   10146    44      4    2.5  MUX21X2_RVT  rptr_empty/g2945__5007/Y 
      0   10146     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-9113 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1915                  
             Slack:=   -9113                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     86   10004    90      2    1.2  NAND3X0_RVT  rptr_empty/g5396/Y        
     25   10029    41      1    0.5  INVX0_RVT    rptr_empty/g5296/Y        
     90   10119    46      4    2.5  AO22X1_RVT   rptr_empty/g2865__5295/Y  
     29   10148    28      1    0.5  INVX0_RVT    rptr_empty/g2863/Y        
      0   10148     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-9112 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1915                  
             Slack:=   -9112                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    114   10031    41      1    0.5  AND3X1_RVT   rptr_empty/g5332/Y        
     91   10122    45      4    2.7  AO22X1_RVT   rptr_empty/g52/Y          
     25   10148    26      1    0.5  INVX1_RVT    rptr_empty/g2869/Y        
      0   10148     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-9110 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1910                  
             Slack:=   -9110                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    110   10027   103      1    1.7  NAND4X0_RVT  rptr_empty/g5330/Y        
    116   10143    46      4    2.7  XNOR2X2_RVT  rptr_empty/g5277/Y        
      0   10143     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-9110 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1910                  
             Slack:=   -9110                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
    110   10027   103      1    1.7  NAND4X0_RVT  rptr_empty/g5330/Y       
    116   10143    46      4    2.7  XNOR2X2_RVT  rptr_empty/g5277/Y       
      0   10143     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-9090 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1893                  
             Slack:=   -9090                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
    102   10020    44      1    1.3  AND2X1_RVT   rptr_empty/g5305/Y       
    106   10126    39      4    2.3  XOR2X2_RVT   rptr_empty/g2885__4938/Y 
      0   10126     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-9090 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1893                  
             Slack:=   -9090                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
    102   10020    44      1    1.3  AND2X1_RVT   rptr_empty/g5305/Y       
    106   10126    39      4    2.3  XOR2X2_RVT   rptr_empty/g2885__4938/Y 
      0   10126     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-9086 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1889                  
             Slack:=   -9086                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    102   10020    44      1    1.3  AND2X1_RVT   rptr_empty/g5305/Y        
     74   10093    39      4    2.3  XOR2X2_RVT   rptr_empty/g2885__4938/Y  
     28   10122    26      2    1.0  INVX1_RVT    rptr_empty/g2883/Y        
      0   10122     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-9086 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1889                  
             Slack:=   -9086                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    102   10020    44      1    1.3  AND2X1_RVT   rptr_empty/g5305/Y        
     74   10093    39      4    2.3  XOR2X2_RVT   rptr_empty/g2885__4938/Y  
     28   10122    26      2    1.0  INVX1_RVT    rptr_empty/g2883/Y        
      0   10122     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-9083 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      29                  
       Uncertainty:-      40                  
     Required Time:=    1131                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1981                  
             Slack:=   -9083                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                      
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT   rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT  rptr_empty/g5285/Y        
     47   10098    48      1    1.0  NAND2X0_RVT rptr_empty/g5288/Y        
    116   10214    43      3    2.3  HADDX1_RVT  rptr_empty/g2868__5366/SO 
      0   10214     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-9081 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1946                  
             Slack:=   -9081                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT   rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT  rptr_empty/g5285/Y       
     39   10090    36      1    0.5  NAND2X0_RVT rptr_empty/g2891__6783/Y 
     88   10178    44      4    2.3  AO21X1_RVT  rptr_empty/g2858__5016/Y 
      0   10178     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-9078 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1903                  
             Slack:=   -9078                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    104   10022    96      1    1.3  NAND2X0_RVT  rptr_empty/g11/Y          
    114   10136    45      3    2.3  XOR2X2_RVT   rptr_empty/g2894__5389/Y  
      0   10136     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-9078 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1903                  
             Slack:=   -9078                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    104   10022    96      1    1.3  NAND2X0_RVT  rptr_empty/g11/Y          
    114   10136    45      3    2.3  XOR2X2_RVT   rptr_empty/g2894__5389/Y  
      0   10136     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-9074 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     101                  
       Uncertainty:-      40                  
     Required Time:=    1059                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1901                  
             Slack:=   -9074                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     97   10014    91      1    1.0  NAND2X0_RVT  rptr_empty/g33/Y          
    119   10133    42      2    1.4  HADDX1_RVT   rptr_empty/g5304/SO       
      0   10133     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-9071 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      57                  
       Uncertainty:-      40                  
     Required Time:=    1103                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1942                  
             Slack:=   -9071                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT   rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT  rptr_empty/g5285/Y       
     39   10090    36      1    0.5  NAND2X0_RVT rptr_empty/g2892__3680/Y 
     84   10175    40      3    1.8  AO21X1_RVT  rptr_empty/g2873__5002/Y 
      0   10175     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-9065 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1890                  
             Slack:=   -9065                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
    114   10031    41      1    0.5  AND3X1_RVT   rptr_empty/g5332/Y        
     91   10122    45      4    2.7  AO22X1_RVT   rptr_empty/g52/Y          
      0   10122     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-9063 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1863                  
             Slack:=   -9063                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                      
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT            
     86   10004    90      2    1.2  NAND3X0_RVT  rptr_empty/g5396/Y        
     91   10095    47      4    2.5  AO22X1_RVT   rptr_empty/g2865__5295/Y  
      0   10095     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-9063 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1863                  
             Slack:=   -9063                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
     86   10004    90      2    1.2  NAND3X0_RVT  rptr_empty/g5396/Y       
     91   10095    47      4    2.5  AO22X1_RVT   rptr_empty/g2865__5295/Y 
      0   10095     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-9061 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      99                  
       Uncertainty:-      40                  
     Required Time:=    1061                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1890                  
             Slack:=   -9061                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)    rinc                     
   1685    9918   170     10    7.8  I1025_NS     io_b_rinc/DOUT           
    114   10031    41      1    0.5  AND3X1_RVT   rptr_empty/g5332/Y       
     91   10122    45      4    2.7  AO22X1_RVT   rptr_empty/g52/Y         
      0   10122     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-9053 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1956                  
             Slack:=   -9053                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y  
     58    9983    22      1    0.5  AND2X1_RVT   wptr_full/g2891__5484/Y  
     80   10062    39      4    2.5  AO22X1_RVT   wptr_full/g2803__5611/Y  
     27   10089    25      1    0.5  INVX0_RVT    wptr_full/g2801/Y        
      0   10089     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-9052 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1978                  
             Slack:=   -9052                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y     
     34    9946    33      2    1.3  INVX1_RVT    wptr_full/fopt5578/Y     
     54   10000    28      1    1.0  OR2X1_RVT    wptr_full/g5470/Y        
    110   10111    43      3    2.3  HADDX1_RVT   wptr_full/g2905__2398/SO 
      0   10111     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-9052 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     102                  
       Uncertainty:-      40                  
     Required Time:=    1058                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1978                  
             Slack:=   -9052                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y     
     34    9946    33      2    1.3  INVX1_RVT    wptr_full/fopt5578/Y     
     54   10000    28      1    1.0  OR2X1_RVT    wptr_full/g5470/Y        
    110   10111    43      3    2.3  HADDX1_RVT   wptr_full/g2905__2398/SO 
      0   10111     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-9049 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      63                  
       Uncertainty:-      40                  
     Required Time:=    1097                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1914                  
             Slack:=   -9049                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
     32    9950    63      1    0.7  INVX4_RVT   rptr_empty/g47/Y         
    101   10051    36      8    4.7  NOR2X2_RVT  rptr_empty/g5285/Y       
     95   10146    44      4    2.5  MUX21X2_RVT rptr_empty/g2945__5007/Y 
      0   10146     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-9046 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      52                  
       Uncertainty:-      40                  
     Required Time:=    1108                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1922                  
             Slack:=   -9046                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                      
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT            
     32    9950    63      1    0.7  INVX4_RVT   rptr_empty/g47/Y          
    101   10051    36      8    4.7  NOR2X2_RVT  rptr_empty/g5285/Y        
     78   10129    29      2    1.3  AO22X1_RVT  rptr_empty/g83/Y          
     25   10154    22      2    1.0  INVX1_RVT   rptr_empty/g18/Y          
      0   10154     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-9045 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      27                  
       Uncertainty:-      40                  
     Required Time:=    1133                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1946                  
             Slack:=   -9045                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
    114   10031    41      1    0.5  AND3X1_RVT  rptr_empty/g2971__5206/Y 
     76   10107    29      1    0.7  AND3X1_RVT  rptr_empty/g5203/Y       
     37   10144    45      1    0.6  NAND4X0_RVT rptr_empty/g5241/Y       
     34   10178    38      1    0.5  NAND2X0_RVT rptr_empty/g5200/Y       
      0   10178     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-9042 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1910                  
             Slack:=   -9042                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
    110   10027   103      1    1.7  NAND4X0_RVT rptr_empty/g5330/Y       
    116   10143    46      4    2.7  XNOR2X2_RVT rptr_empty/g5277/Y       
      0   10143     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-9037 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1937                  
             Slack:=   -9037                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y     
     34    9946    33      2    1.3  INVX1_RVT    wptr_full/fopt5578/Y     
     65   10011    28      1    0.5  OA21X1_RVT   wptr_full/g5394/Y        
     59   10070    46      4    2.5  AO21X1_RVT   wptr_full/g5574/Y        
      0   10070     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-9037 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1937                  
             Slack:=   -9037                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y    
     34    9946    33      2    1.3  INVX1_RVT    wptr_full/fopt5578/Y    
     65   10011    28      1    0.5  OA21X1_RVT   wptr_full/g5394/Y       
     59   10070    46      4    2.5  AO21X1_RVT   wptr_full/g5574/Y       
      0   10070     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-9035 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1938                  
             Slack:=   -9035                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     86    9902    89      2    1.2  NAND3X0_RVT  wptr_full/g17/Y          
     85    9986    20      1    0.5  NOR2X0_RVT   wptr_full/g2901__7410/Y  
     55   10041    42      4    2.3  AO21X1_RVT   wptr_full/g2814__1666/Y  
     29   10070    27      2    1.0  INVX1_RVT    wptr_full/g2812/Y        
      0   10070     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-9035 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1938                  
             Slack:=   -9035                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     86    9902    89      2    1.2  NAND3X0_RVT  wptr_full/g17/Y          
     85    9986    20      1    0.5  NOR2X0_RVT   wptr_full/g2901__7410/Y  
     55   10041    42      4    2.3  AO21X1_RVT   wptr_full/g2814__1666/Y  
     29   10070    27      2    1.0  INVX1_RVT    wptr_full/g2812/Y        
      0   10070     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-9027 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      95                  
       Uncertainty:-      40                  
     Required Time:=    1065                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1960                  
             Slack:=   -9027                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y     
     34    9946    33      2    1.3  INVX1_RVT    wptr_full/fopt5578/Y     
     65   10011    28      1    0.5  OA21X1_RVT   wptr_full/g5394/Y        
     59   10070    46      4    2.5  AO21X1_RVT   wptr_full/g5574/Y        
     23   10093    27      1    0.5  INVX0_RVT    wptr_full/g2806/Y        
      0   10093     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-9022 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      56                  
       Uncertainty:-      40                  
     Required Time:=    1104                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1893                  
             Slack:=   -9022                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
    102   10020    44      1    1.3  AND2X1_RVT  rptr_empty/g5305/Y       
    106   10126    39      4    2.3  XOR2X2_RVT  rptr_empty/g2885__4938/Y 
      0   10126     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-9018 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1917                  
             Slack:=   -9018                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y  
     47    9971    39      1    0.6  NAND2X0_RVT  wptr_full/g2875__5486/Y  
     78   10050    47      4    2.5  AO22X1_RVT   wptr_full/g2803__5611/Y  
      0   10050     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-9017 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     128                  
       Uncertainty:-      40                  
     Required Time:=    1032                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1917                  
             Slack:=   -9017                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y 
     47    9971    39      1    0.6  NAND2X0_RVT  wptr_full/g2875__5486/Y 
     78   10050    47      4    2.5  AO22X1_RVT   wptr_full/g2803__5611/Y 
      0   10050     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-9012 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1914                  
             Slack:=   -9012                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y  
    122   10046    40      4    2.5  HADDX1_RVT   wptr_full/g5681/SO       
      0   10046     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-9012 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1914                  
             Slack:=   -9012                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y 
    122   10046    40      4    2.5  HADDX1_RVT   wptr_full/g5681/SO      
      0   10046     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-9011 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1913                  
             Slack:=   -9011                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    109    9924    49      3    2.1  AND2X1_RVT   wptr_full/g2890__5485/Y  
     93   10018    45      4    2.5  HADDX1_RVT   wptr_full/g5681/SO       
     28   10046    27      1    0.5  INVX0_RVT    wptr_full/g2808/Y        
      0   10046     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-9009 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      93                  
       Uncertainty:-      40                  
     Required Time:=    1067                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1944                  
             Slack:=   -9009                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    132    9947    53      3    2.3  AND3X1_RVT   wptr_full/g5458/Y        
     31    9978    30      1    0.5  INVX0_RVT    wptr_full/g13/Y          
     99   10077    22      1    0.5  AOI22X1_RVT  wptr_full/g2/Y           
      0   10077     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-9004 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1873                  
             Slack:=   -9004                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
    104   10022    96      1    1.3  NAND2X0_RVT rptr_empty/g11/Y         
     84   10106    46      3    2.3  XOR2X2_RVT  rptr_empty/g2894__5389/Y 
      0   10106     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-9003 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1906                  
             Slack:=   -9003                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
    132    9947    53      3    2.3  AND3X1_RVT   wptr_full/g5458/Y       
     92   10038    39      2    1.0  MUX21X1_RVT  wptr_full/g12/Y         
      0   10038     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-9003 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1906                  
             Slack:=   -9003                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    104    9920    46      2    1.6  AND2X1_RVT   wptr_full/g5494/Y        
     91   10010    37      4    2.3  AO22X1_RVT   wptr_full/g5465/Y        
     28   10038    26      2    1.0  INVX1_RVT    wptr_full/g2822/Y        
      0   10038     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-9003 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     124                  
       Uncertainty:-      40                  
     Required Time:=    1036                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1906                  
             Slack:=   -9003                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    104    9920    46      2    1.6  AND2X1_RVT   wptr_full/g5494/Y        
     91   10010    37      4    2.3  AO22X1_RVT   wptr_full/g5465/Y        
     28   10038    26      2    1.0  INVX1_RVT    wptr_full/g2822/Y        
      0   10038     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-9002 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      29                  
       Uncertainty:-      40                  
     Required Time:=    1131                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1901                  
             Slack:=   -9002                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
     97   10014    91      1    1.0  NAND2X0_RVT rptr_empty/g33/Y         
    119   10133    42      2    1.4  HADDX1_RVT  rptr_empty/g5304/SO      
      0   10133     -      2      -  DFFARX2_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-8998 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1900                  
             Slack:=   -8998                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     98    9914    42      1    1.0  AND2X1_RVT   wptr_full/g2892__5463/Y  
     89   10003    43      4    2.3  HADDX1_RVT   wptr_full/g5687/SO       
     30   10033    28      2    1.0  INVX1_RVT    wptr_full/g2813/Y        
      0   10033     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-8998 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1900                  
             Slack:=   -8998                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     98    9914    42      1    1.0  AND2X1_RVT   wptr_full/g2892__5463/Y  
     89   10003    43      4    2.3  HADDX1_RVT   wptr_full/g5687/SO       
     30   10033    28      2    1.0  INVX1_RVT    wptr_full/g2813/Y        
      0   10033     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-8998 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1898                  
             Slack:=   -8998                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y    
     42    9954    37      1    0.6  NAND3X0_RVT  wptr_full/g5572/Y       
     77   10030    46      4    2.3  AO22X1_RVT   wptr_full/g5465/Y       
      0   10030     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-8998 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     127                  
       Uncertainty:-      40                  
     Required Time:=    1033                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1898                  
             Slack:=   -8998                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT  wptr_full/fopt5573/Y    
     42    9954    37      1    0.6  NAND3X0_RVT  wptr_full/g5572/Y       
     77   10030    46      4    2.3  AO22X1_RVT   wptr_full/g5465/Y       
      0   10030     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-8996 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1899                  
             Slack:=   -8996                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     98    9914    42      1    1.0  AND2X1_RVT   wptr_full/g2892__5463/Y 
    117   10031    39      4    2.3  HADDX1_RVT   wptr_full/g5687/SO      
      0   10031     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-8996 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     125                  
       Uncertainty:-      40                  
     Required Time:=    1035                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1899                  
             Slack:=   -8996                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     98    9914    42      1    1.0  AND2X1_RVT   wptr_full/g2892__5463/Y 
    117   10031    39      4    2.3  HADDX1_RVT   wptr_full/g5687/SO      
      0   10031     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-8994 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1863                  
             Slack:=   -8994                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
     86   10004    90      2    1.2  NAND3X0_RVT rptr_empty/g5396/Y       
     91   10095    47      4    2.5  AO22X1_RVT  rptr_empty/g2865__5295/Y 
      0   10095     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-8992 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      30                  
       Uncertainty:-      40                  
     Required Time:=    1130                  
      Launch Clock:-    7533                  
       Input Delay:-     700                  
         Data Path:-    1890                  
             Slack:=   -8992                  

Exceptions/Constraints:
  input_delay             700             in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8233 11370      1 2574.1  (arrival)   rinc                     
   1685    9918   170     10    7.8  I1025_NS    io_b_rinc/DOUT           
    114   10031    41      1    0.5  AND3X1_RVT  rptr_empty/g5332/Y       
     91   10122    45      4    2.7  AO22X1_RVT  rptr_empty/g52/Y         
      0   10122     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-8985 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      23                  
       Uncertainty:-      40                  
     Required Time:=    1137                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1989                  
             Slack:=   -8985                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT wptr_full/fopt5573/Y    
     71    9983    28      1    0.6  AND3X1_RVT  wptr_full/g5081__5576/Y 
     35   10018    34      1    0.6  NAND3X0_RVT wptr_full/g122/Y        
     32   10050    34      1    0.5  NAND2X0_RVT wptr_full/g78/Y         
     39   10089    35      1    0.6  NAND3X0_RVT wptr_full/g75/Y         
     32   10121    35      1    0.5  NAND2X0_RVT wptr_full/g74/Y         
      0   10121     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-8979 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      98                  
       Uncertainty:-      40                  
     Required Time:=    1062                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1909                  
             Slack:=   -8979                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     86    9902    89      2    1.2  NAND3X0_RVT  wptr_full/g17/Y         
     85    9986    20      1    0.5  NOR2X0_RVT   wptr_full/g2901__7410/Y 
     55   10041    42      4    2.3  AO21X1_RVT   wptr_full/g2814__1666/Y 
      0   10041     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-8979 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      98                  
       Uncertainty:-      40                  
     Required Time:=    1062                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1909                  
             Slack:=   -8979                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                    
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT          
     86    9902    89      2    1.2  NAND3X0_RVT  wptr_full/g17/Y         
     85    9986    20      1    0.5  NOR2X0_RVT   wptr_full/g2901__7410/Y 
     55   10041    42      4    2.3  AO21X1_RVT   wptr_full/g2814__1666/Y 
      0   10041     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-8979 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     126                  
       Uncertainty:-      40                  
     Required Time:=    1034                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1880                  
             Slack:=   -8979                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
    104    9920    46      2    1.6  AND2X1_RVT   wptr_full/g5494/Y        
     93   10013    42      2    1.4  MUX21X1_RVT  wptr_full/g5466/Y        
      0   10013     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-8978 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      27                  
       Uncertainty:-      40                  
     Required Time:=    1133                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1978                  
             Slack:=   -8978                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                     
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT           
     97    9912    50      6    3.6  NBUFFX2_RVT wptr_full/fopt5573/Y     
     34    9946    33      2    1.3  INVX1_RVT   wptr_full/fopt5578/Y     
     54   10000    28      1    1.0  OR2X1_RVT   wptr_full/g5470/Y        
    110   10111    43      3    2.3  HADDX1_RVT  wptr_full/g2905__2398/SO 
      0   10111     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-8969 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1937                  
             Slack:=   -8969                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT wptr_full/fopt5573/Y    
     34    9946    33      2    1.3  INVX1_RVT   wptr_full/fopt5578/Y    
     65   10011    28      1    0.5  OA21X1_RVT  wptr_full/g5394/Y       
     59   10070    46      4    2.5  AO21X1_RVT  wptr_full/g5574/Y       
      0   10070     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-8967 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8967                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT  wptr_full/g5474/Y        
    125   10022    50      3    2.3  HADDX1_RVT   wptr_full/g2815__5769/SO 
      0   10022     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-8967 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8967                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT  wptr_full/g5561/Y        
    125   10022    50      3    2.3  HADDX1_RVT   wptr_full/g2811__5683/SO 
      0   10022     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-8967 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8967                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT  wptr_full/g5474/Y        
    125   10022    50      3    2.3  HADDX1_RVT   wptr_full/g2815__5769/SO 
      0   10022     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-8967 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-     105                  
       Uncertainty:-      40                  
     Required Time:=    1055                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8967                  

Exceptions/Constraints:
  input_delay             600             in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)    winc                     
   1683    9816   168     16    4.7  I1025_NS     io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT  wptr_full/g5561/Y        
    125   10022    50      3    2.3  HADDX1_RVT   wptr_full/g2811__5683/SO 
      0   10022     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-8949 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1917                  
             Slack:=   -8949                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
    109    9924    49      3    2.1  AND2X1_RVT  wptr_full/g2890__5485/Y 
     47    9971    39      1    0.6  NAND2X0_RVT wptr_full/g2875__5486/Y 
     78   10050    47      4    2.5  AO22X1_RVT  wptr_full/g2803__5611/Y 
      0   10050     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-8949 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      62                  
       Uncertainty:-      40                  
     Required Time:=    1098                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1914                  
             Slack:=   -8949                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
    109    9924    49      3    2.1  AND2X1_RVT  wptr_full/g2890__5485/Y 
    122   10046    40      4    2.5  HADDX1_RVT  wptr_full/g5681/SO      
      0   10046     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-8935 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      56                  
       Uncertainty:-      40                  
     Required Time:=    1104                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1906                  
             Slack:=   -8935                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                     
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT           
    132    9947    53      3    2.3  AND3X1_RVT  wptr_full/g5458/Y        
     92   10038    39      2    1.0  MUX21X1_RVT wptr_full/g12/Y          
      0   10038     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-8929 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      59                  
       Uncertainty:-      40                  
     Required Time:=    1101                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1898                  
             Slack:=   -8929                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
     97    9912    50      6    3.6  NBUFFX2_RVT wptr_full/fopt5573/Y    
     42    9954    37      1    0.6  NAND3X0_RVT wptr_full/g5572/Y       
     77   10030    46      4    2.3  AO22X1_RVT  wptr_full/g5465/Y       
      0   10030     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-8928 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      56                  
       Uncertainty:-      40                  
     Required Time:=    1104                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1899                  
             Slack:=   -8928                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
     98    9914    42      1    1.0  AND2X1_RVT  wptr_full/g2892__5463/Y 
    117   10031    39      4    2.3  HADDX1_RVT  wptr_full/g5687/SO      
      0   10031     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-8915 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      62                  
       Uncertainty:-      40                  
     Required Time:=    1098                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1880                  
             Slack:=   -8915                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
    104    9920    46      2    1.6  AND2X1_RVT  wptr_full/g5494/Y       
     93   10013    42      2    1.4  MUX21X1_RVT wptr_full/g5466/Y       
      0   10013     -      2      -  DFFARX2_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-8911 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      64                  
       Uncertainty:-      40                  
     Required Time:=    1096                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1875                  
             Slack:=   -8911                  

Exceptions/Constraints:
  input_delay             600             in_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                    
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT          
     86    9902    89      2    1.2  NAND3X0_RVT wptr_full/g17/Y         
    106   10007    45      4    2.3  AO21X1_RVT  wptr_full/g2814__1666/Y 
      0   10007     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-8893 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      31                  
       Uncertainty:-      40                  
     Required Time:=    1129                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8893                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                     
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT wptr_full/g5561/Y        
    125   10022    50      3    2.3  HADDX1_RVT  wptr_full/g2811__5683/SO 
      0   10022     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-8893 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0         7533     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)        0 (I) 
           Arrival:=    1200         7533     
                                              
             Setup:-      31                  
       Uncertainty:-      40                  
     Required Time:=    1129                  
      Launch Clock:-    7533                  
       Input Delay:-     600                  
         Data Path:-    1890                  
             Slack:=   -8893                  

Exceptions/Constraints:
  input_delay             600             in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    8133 11370      1 2574.1  (arrival)   winc                     
   1683    9816   168     16    4.7  I1025_NS    io_b_winc/DOUT           
     82    9898    87      1    1.0  NAND3X0_RVT wptr_full/g5474/Y        
    125   10022    50      3    2.3  HADDX1_RVT  wptr_full/g2815__5769/SO 
      0   10022     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_28_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g203/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1939     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_27_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g200/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1939     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_26_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g201/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1939     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_25_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g202/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1939     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_24_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g199/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1939     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_23_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g196/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1939     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_22_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g197/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1939     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: VIOLATED (-2039 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     400          400     
                                              
      Output Delay:-     500                  
     Required Time:=    -100                  
      Launch Clock:-     400                  
         Data Path:-    1539                  
             Slack:=   -2039                  

Exceptions/Constraints:
  output_delay             500             ou_del_21_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     400   200     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    101     501    43      1    3.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
     59     560    26      1   21.8  NBUFFX32_RVT fifomem/g198/Y             
   1379    1939   894      1 1433.3  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1939     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: VIOLATED (-1990 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     800          400     
                                              
      Output Delay:-     700                  
     Required Time:=     100                  
      Launch Clock:-     400                  
         Data Path:-    1690                  
             Slack:=   -1990                  

Exceptions/Constraints:
  output_delay             700             ou_del_20_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     400   200     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    192     592    61      3    1.5  DFFASX1_RVT rptr_empty/rempty_reg/QN  
    107     698    62      1   21.8  IBUFFX4_RVT rptr_empty/fopt5166/Y     
   1391    2090   888      1 1433.3  D8I1025_NS  io_t_rempty/PADIO         
      0    2090     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: VIOLATED (-1987 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      400 (I) 
           Arrival:=     800          400     
                                              
      Output Delay:-     700                  
     Required Time:=     100                  
      Launch Clock:-     400                  
         Data Path:-    1687                  
             Slack:=   -1987                  

Exceptions/Constraints:
  output_delay             700             ou_del 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     400   200     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    179     579    56      5    2.6  DFFARX1_RVT wptr_full/wfull_reg/QN  
     65     645    35      9    6.8  NBUFFX4_RVT wptr_full/g5783/Y       
     52     696    61      3   23.1  INVX4_RVT   wptr_full/g95/Y         
   1391    2087   888      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2087     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (240 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (240 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (240 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (240 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (240 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (240 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (240 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_0_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_0_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_1_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_1_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_2_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_2_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_3_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_3_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_4_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_4_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_5_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_5_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_6_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_6_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (240 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: INTERNAL
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800          400     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          800     
                                              
             Setup:-     -86                  
       Uncertainty:-      40                  
     Required Time:=    1246                  
      Launch Clock:-     800                  
         Data Path:-     205                  
             Slack:=     240                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     800   200      8    -  (arrival)    wdata_reg_7_/CLK           
    205    1005    26      8  0.0  DFFARX1_RVT  wdata_reg_7_/Q             
      0    1005     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (287 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     398                  
             Slack:=     287                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    172     572    61      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     37     609    38      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     672    39      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     24     695    27      2  1.0  INVX1_RVT    fifomem/g266/Y             
     50     746    55      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     53     798    21      1  0.0  OR2X1_RVT    fifomem/g254__1881/Y       
      0     798     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (287 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     395                  
             Slack:=     287                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    172     572    61      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     37     609    38      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     672    39      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     24     695    27      2  1.0  INVX1_RVT    fifomem/g266/Y             
     49     744    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     23     767    29      1  0.5  INVX0_RVT    fifomem/g262/Y             
     28     795    34      1  0.0  NAND2X0_RVT  fifomem/g257__4733/Y       
      0     795     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (287 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     398                  
             Slack:=     287                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    172     572    61      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     37     609    38      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     672    39      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     24     695    27      2  1.0  INVX1_RVT    fifomem/g266/Y             
     50     746    55      2  1.4  NAND2X0_RVT  fifomem/g261__9945/Y       
     53     798    20      1  0.0  OR2X1_RVT    fifomem/g256__7482/Y       
      0     798     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (290 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     396                  
             Slack:=     290                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    172     572    61      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     37     609    38      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     672    39      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     24     695    27      2  1.0  INVX1_RVT    fifomem/g266/Y             
     49     744    52      2  1.3  NAND2X0_RVT  fifomem/g263__2883/Y       
     52     796    21      1  0.0  OR2X1_RVT    fifomem/g255__5115/Y       
      0     796     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (295 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     388                  
             Slack:=     295                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    260     660    57     11  7.1  DFFARX2_RVT  rptr_empty/rbin_reg_8_/Q   
     26     686    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     736    53      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     23     759    30      1  0.5  INVX0_RVT    fifomem/g259/Y             
     28     788    34      1  0.0  NAND2X0_RVT  fifomem/g251__8246/Y       
      0     788     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (297 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     388                  
             Slack:=     297                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_8_/CLK 
    260     660    57     11  7.1  DFFARX2_RVT  rptr_empty/rbin_reg_8_/Q   
     26     686    34      2  1.0  INVX1_RVT    fifomem/g267/Y             
     50     736    53      2  1.3  NAND2X0_RVT  fifomem/g260__9315/Y       
     52     788    21      1  0.0  OR2X1_RVT    fifomem/g253__6131/Y       
      0     788     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (318 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     368                  
             Slack:=     318                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    183     583    59      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     29     611    37      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     674    37      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     45     719    42      1  0.7  NAND2X0_RVT  fifomem/g264__2346/Y       
     49     768    21      1  0.0  OR2X1_RVT    fifomem/g252__7098/Y       
      0     768     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (321 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     360                  
             Slack:=     321                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    184     584    72      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     49     633    49      4  2.3  INVX1_RVT    wptr_full/g5768/Y         
     25     658    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     51     709    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     23     732    29      1  0.5  INVX0_RVT    fifomem/g245/Y            
     28     760    38      1  0.0  NAND2X0_RVT  fifomem/g240__6783/Y      
      0     760     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (322 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     363                  
             Slack:=     322                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    184     584    72      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     49     633    49      4  2.3  INVX1_RVT    wptr_full/g5768/Y         
     25     658    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     710    55      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     53     763    21      1  0.0  OR2X1_RVT    fifomem/g237__4319/Y      
      0     763     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (322 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     363                  
             Slack:=     322                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    184     584    72      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     49     633    49      4  2.3  INVX1_RVT    wptr_full/g5768/Y         
     25     658    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     52     710    55      2  1.4  NAND2X0_RVT  fifomem/g244__2802/Y      
     53     763    20      1  0.0  OR2X1_RVT    fifomem/g239__5526/Y      
      0     763     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (325 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     361                  
             Slack:=     325                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    184     584    72      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     49     633    49      4  2.3  INVX1_RVT    wptr_full/g5768/Y         
     25     658    31      2  1.0  INVX1_RVT    fifomem/g249/Y            
     51     709    52      2  1.3  NAND2X0_RVT  fifomem/g246__1705/Y      
     52     761    21      1  0.0  OR2X1_RVT    fifomem/g238__8428/Y      
      0     761     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (333 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     348                  
             Slack:=     333                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    168     568    57      3  2.5  DFFARX1_RVT  wptr_full/wbin_reg_8_/QN  
     54     622    51     11  7.8  INVX2_RVT    wptr_full/g92/Y           
     25     647    32      2  1.0  INVX1_RVT    fifomem/g250/Y            
     49     696    55      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     24     720    30      1  0.5  INVX0_RVT    fifomem/g242/Y            
     28     748    38      1  0.0  NAND2X0_RVT  fifomem/g234__2398/Y      
      0     748     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (337 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     349                  
             Slack:=     337                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_8_/CLK 
    168     568    57      3  2.5  DFFARX1_RVT  wptr_full/wbin_reg_8_/QN  
     54     622    51     11  7.8  INVX2_RVT    wptr_full/g92/Y           
     25     647    32      2  1.0  INVX1_RVT    fifomem/g250/Y            
     49     696    55      2  1.3  NAND2X0_RVT  fifomem/g243__1617/Y      
     53     749    21      1  0.0  OR2X1_RVT    fifomem/g236__6260/Y      
      0     749     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (352 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      74                  
       Uncertainty:-      40                  
     Required Time:=    1086                  
      Launch Clock:-     400                  
         Data Path:-     334                  
             Slack:=     352                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    194     594    71      7  4.4  DFFARX1_RVT  wptr_full/wbin_reg_7_/QN  
     40     634    49      4  2.3  INVX1_RVT    wptr_full/g5768/Y         
     51     684    43      1  0.7  NAND2X0_RVT  fifomem/g247__5122/Y      
     49     734    21      1  0.0  OR2X1_RVT    fifomem/g235__5107/Y      
      0     734     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (375 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      77                  
       Uncertainty:-      40                  
     Required Time:=    1083                  
      Launch Clock:-     400                  
         Data Path:-     308                  
             Slack:=     375                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    183     583    59      4  3.0  DFFARX1_RVT  rptr_empty/rbin_reg_7_/QN  
     29     611    37      5  2.7  INVX2_RVT    rptr_empty/g5188/Y         
     63     674    37      7  5.3  NBUFFX2_RVT  rptr_empty/fopt8/Y         
     34     708    33      1  0.0  NAND3X0_RVT  fifomem/g258__6161/Y       
      0     708     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (398 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      78                  
       Uncertainty:-      40                  
     Required Time:=    1082                  
      Launch Clock:-     400                  
         Data Path:-     283                  
             Slack:=     398                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_9_/CLK 
    184     584    60      3  3.1  DFFARX1_RVT  wptr_full/wbin_reg_9_/QN  
     61     645    68      9  5.7  INVX1_RVT    wptr_full/drc_bufs6/Y     
     38     683    37      1  0.0  NAND3X0_RVT  fifomem/g241__3680/Y      
      0     683     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (496 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 195: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 196: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 197: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 198: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 199: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 200: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 201: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 202: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 203: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 204: MET (496 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: INTERNAL
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-      54                  
       Uncertainty:-      40                  
     Required Time:=    1106                  
      Launch Clock:-     400                  
         Data Path:-     211                  
             Slack:=     496                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     400   200     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    211     611    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     611     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 205: MET (515 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (515 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (515 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (515 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (515 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (515 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (515 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (515 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -85                  
       Uncertainty:-      40                  
     Required Time:=    1245                  
      Launch Clock:-     400                  
         Data Path:-     330                  
             Slack:=     515                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    224     624    43      4  2.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/Q    
     56     680    28      7  3.8  NBUFFX4_RVT  wptr_full/fopt5781/Y       
     50     730    27     12  2.4  NBUFFX2_RVT  wptr_full/fopt/Y           
      0     730     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (547 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (547 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (547 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (547 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (547 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (547 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (547 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (547 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -87                  
       Uncertainty:-      40                  
     Required Time:=    1247                  
      Launch Clock:-     400                  
         Data Path:-     300                  
             Slack:=     547                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    164     564    54      2  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     65     629    31      6  5.7  NBUFFX4_RVT  rptr_empty/g1/Y            
     24     653    22      6  4.3  INVX4_RVT    rptr_empty/g14/Y           
     23     676    23      2  1.4  INVX1_RVT    rptr_empty/fopt4996/Y      
     24     700    22      9  1.3  INVX1_RVT    rptr_empty/fopt4995/Y      
      0     700     -      9    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (574 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (574 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (574 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (574 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (574 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (574 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (574 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (574 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -84                  
       Uncertainty:-      40                  
     Required Time:=    1244                  
      Launch Clock:-     400                  
         Data Path:-     270                  
             Slack:=     574                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    180     580    64      5  5.7  DFFARX2_RVT  wptr_full/wbin_reg_4_/QN   
     34     614    37      8  4.8  INVX4_RVT    wptr_full/g98/Y            
     56     670    31     13  3.1  NBUFFX2_RVT  wptr_full/g3/Y             
      0     670     -     13    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (578 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (578 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (578 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (578 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (578 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (578 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (578 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (578 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     263                  
             Slack:=     578                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    163     563    50      3  2.5  DFFARX2_RVT  wptr_full/wbin_reg_0_/QN   
     38     601    37      7  3.9  INVX2_RVT    wptr_full/g21/Y            
     62     663    39     16  5.3  NBUFFX2_RVT  wptr_full/g5782/Y          
      0     663     -     16    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (614 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (614 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (614 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (614 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (614 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (614 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (614 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (614 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     226                  
             Slack:=     614                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    226     626    45     12  2.4  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      0     626     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (616 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (616 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (616 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (616 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (616 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (616 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (616 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (616 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -80                  
       Uncertainty:-      40                  
     Required Time:=    1240                  
      Launch Clock:-     400                  
         Data Path:-     224                  
             Slack:=     616                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    224     624    42     12  2.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/Q   
      0     624     -     12    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (619 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (619 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (619 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (619 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (619 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (619 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (619 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (619 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -79                  
       Uncertainty:-      40                  
     Required Time:=    1239                  
      Launch Clock:-     400                  
         Data Path:-     219                  
             Slack:=     619                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    172     572    61      4  3.0  DFFARX1_RVT  wptr_full/wbin_reg_5_/QN   
     47     619    46     18  5.3  INVX2_RVT    wptr_full/g5610/Y          
      0     619     -     18    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (628 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (628 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (628 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (628 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (628 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (628 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (628 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (628 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     214                  
             Slack:=     628                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    176     576    61      4  4.9  DFFARX2_RVT  rptr_empty/rbin_reg_4_/QN  
     38     614    39     19  6.6  INVX4_RVT    rptr_empty/g5276/Y         
      0     614     -     19    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (629 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (629 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (629 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (629 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (629 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (629 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (629 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (629 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     212                  
             Slack:=     629                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    173     573    62      4  3.1  DFFARX1_RVT  rptr_empty/rbin_reg_2_/QN  
     39     612    39     14  3.1  INVX2_RVT    rptr_empty/g5388/Y         
      0     612     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (630 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (630 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (630 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (630 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (630 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (630 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (630 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (630 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -81                  
       Uncertainty:-      40                  
     Required Time:=    1241                  
      Launch Clock:-     400                  
         Data Path:-     210                  
             Slack:=     630                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    169     569    55      5  3.6  DFFARX2_RVT  wptr_full/wbin_reg_6_/QN   
     41     610    40     16  4.2  INVX2_RVT    wptr_full/g96/Y            
      0     610     -     16    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (636 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (636 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (636 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (636 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (636 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (636 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (636 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (636 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     207                  
             Slack:=     636                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    174     574    59      4  4.4  DFFARX2_RVT  rptr_empty/rbin_reg_5_/QN  
     33     607    35     17  4.9  INVX4_RVT    rptr_empty/g5373/Y         
      0     607     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (643 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (643 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (643 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (643 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (643 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (643 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (643 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (643 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: INTERNAL
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     199                  
             Slack:=     643                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    163     563    53      2  2.0  DFFARX1_RVT  wptr_full/wbin_reg_2_/QN   
     36     599    36     14  3.2  INVX2_RVT    wptr_full/g20/Y            
      0     599     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (644 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (644 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (644 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (644 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (644 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (644 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (644 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (644 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -82                  
       Uncertainty:-      40                  
     Required Time:=    1242                  
      Launch Clock:-     400                  
         Data Path:-     198                  
             Slack:=     644                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    162     562    52      2  1.9  DFFARX1_RVT  rptr_empty/rbin_reg_6_/QN  
     36     598    36     14  3.3  INVX2_RVT    rptr_empty/g5375/Y         
      0     598     -     14    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (647 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (647 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (647 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (647 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (647 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (647 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (647 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (647 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: INTERNAL
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=    1200          400     
                                              
             Setup:-     -83                  
       Uncertainty:-      40                  
     Required Time:=    1243                  
      Launch Clock:-     400                  
         Data Path:-     197                  
             Slack:=     647                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     400   200     52    -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    164     564    51      1  2.7  DFFARX2_RVT  rptr_empty/rbin_reg_0_/QN  
     32     597    33     17  5.7  INVX4_RVT    rptr_empty/g5374/Y         
      0     597     -     17    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

