#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x17b35e0 .scope module, "flip_flop_tb" "flip_flop_tb" 2 6;
 .timescale 0 0;
v0x17caab0_0 .var "J", 0 0;
v0x17cab70_0 .var "K", 0 0;
v0x17cac40_0 .net "Q", 0 0, v0x17ca870_0;  1 drivers
v0x17cad40_0 .var "clk", 0 0;
S_0x17b3760 .scope module, "test_flip_flop" "JK_flip_flop" 2 14, 3 3 0, S_0x17b35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J"
    .port_info 1 /INPUT 1 "K"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "Q"
v0x17b1830_0 .net "J", 0 0, v0x17caab0_0;  1 drivers
v0x17ca7b0_0 .net "K", 0 0, v0x17cab70_0;  1 drivers
v0x17ca870_0 .var "Q", 0 0;
v0x17ca940_0 .net "clk", 0 0, v0x17cad40_0;  1 drivers
E_0x178e700 .event posedge, v0x17ca940_0;
    .scope S_0x17b3760;
T_0 ;
    %wait E_0x178e700;
    %load/v 8, v0x17b1830_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x17ca7b0_0, 1;
    %pad 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17ca870_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x17b1830_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x17ca7b0_0, 1;
    %pad 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17ca870_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x17b1830_0, 1;
    %pad 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x17ca7b0_0, 1;
    %pad 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v0x17ca870_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17ca870_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x17ca870_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17ca870_0, 0, 8;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x17b35e0;
T_1 ;
    %set/v v0x17cad40_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/v 8, v0x17cad40_0, 1;
    %inv 8, 1;
    %set/v v0x17cad40_0, 8, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x17b35e0;
T_2 ;
    %vpi_call/w 2 33 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 34 "$dumpvars", 1'sb0, S_0x17b3760 {0 0};
    %vpi_call/w 2 36 "$monitor", "[%0t] clk = %d J = %d R = %d K = %d", $time, v0x17cad40_0, v0x17caab0_0, v0x17cab70_0, v0x17cac40_0 {0 0};
    %end;
    .thread T_2;
    .scope S_0x17b35e0;
T_3 ;
    %set/v v0x17caab0_0, 1, 1;
    %set/v v0x17cab70_0, 0, 1;
    %delay 45, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 1, 1;
    %delay 69, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 0, 1;
    %delay 42, 0;
    %set/v v0x17caab0_0, 1, 1;
    %set/v v0x17cab70_0, 1, 1;
    %delay 7, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 1, 1;
    %delay 21, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 0, 1;
    %delay 18, 0;
    %set/v v0x17caab0_0, 1, 1;
    %set/v v0x17cab70_0, 1, 1;
    %delay 65, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 1, 1;
    %delay 11, 0;
    %set/v v0x17caab0_0, 0, 1;
    %set/v v0x17cab70_0, 0, 1;
    %delay 34, 0;
    %set/v v0x17caab0_0, 1, 1;
    %set/v v0x17cab70_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_0x17b35e0;
T_4 ;
    %delay 500, 0;
    %vpi_call/w 2 55 "$finish" {0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "./jk_flip_flop.v";
