Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 19:22:03 2024
| Host         : eecs-digital-45 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.772        0.000                      0                16327        0.010        0.000                      0                16327        2.000        0.000                       0                  6035  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
gclk                  {0.000 4.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       87.772        0.000                      0                16327        0.010        0.000                      0                16327       49.500        0.000                       0                  6031  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       87.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.772ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[59][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.527ns  (logic 3.354ns (29.097%)  route 8.173ns (70.903%))
  Logic Levels:           18  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 98.363 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, estimated)     1.720    -0.870    keychain/expmod/modulus_block/clk_out1
    SLICE_X12Y123        FDRE                                         r  keychain/expmod/modulus_block/index_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  keychain/expmod/modulus_block/index_reg[1]_rep__3/Q
                         net (fo=113, estimated)      2.765     2.413    keychain/expmod/modulus_block/index_reg[1]_rep__3_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.124     2.537 r  keychain/expmod/modulus_block/intermediate[64][2]_i_22/O
                         net (fo=1, routed)           0.000     2.537    keychain/expmod/modulus_block/intermediate[64][2]_i_22_n_0
    SLICE_X36Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     2.782 r  keychain/expmod/modulus_block/intermediate_reg[64][2]_i_9/O
                         net (fo=1, estimated)        1.031     3.813    keychain/expmod/modulus_block/intermediate_reg[64][2]_i_9_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.298     4.111 r  keychain/expmod/modulus_block/intermediate[64][2]_i_4/O
                         net (fo=1, estimated)        0.699     4.810    keychain/expmod/modulus_block/intermediate[64][2]_i_4_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I4_O)        0.124     4.934 r  keychain/expmod/modulus_block/intermediate[64][2]_i_2/O
                         net (fo=5, estimated)        1.106     6.040    keychain/expmod/modulus_block/intermediate[64][2]_i_2_n_0
    SLICE_X26Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.164 r  keychain/expmod/modulus_block/intermediate[64][63]_i_127/O
                         net (fo=1, routed)           0.000     6.164    keychain/expmod/modulus_block/intermediate[64][63]_i_127_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_112/CO[3]
                         net (fo=1, estimated)        0.000     6.714    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_112_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103/CO[3]
                         net (fo=1, estimated)        0.000     6.828    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94/CO[3]
                         net (fo=1, estimated)        0.000     6.942    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85/CO[3]
                         net (fo=1, estimated)        0.000     7.056    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85_n_0
    SLICE_X26Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76/CO[3]
                         net (fo=1, estimated)        0.000     7.170    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67/CO[3]
                         net (fo=1, estimated)        0.000     7.284    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58/CO[3]
                         net (fo=1, estimated)        0.000     7.398    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53/CO[3]
                         net (fo=1, estimated)        0.000     7.512    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48/CO[3]
                         net (fo=1, estimated)        0.000     7.626    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27/CO[3]
                         net (fo=1, estimated)        0.000     7.740    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14/CO[3]
                         net (fo=1, estimated)        0.000     7.854    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7/CO[3]
                         net (fo=64, estimated)       1.200     9.168    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7_n_0
    SLICE_X29Y96         LUT3 (Prop_lut3_I2_O)        0.117     9.285 r  keychain/expmod/modulus_block/intermediate[64][6]_i_1/O
                         net (fo=64, estimated)       1.372    10.657    keychain/expmod/modulus_block/intermediate1_in[6]
    SLICE_X47Y82         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[59][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   102.542    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279    95.263 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    96.846    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.937 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, estimated)     1.426    98.363    keychain/expmod/modulus_block/clk_out1
    SLICE_X47Y82         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[59][6]/C
                         clock pessimism              0.482    98.844    
                         clock uncertainty           -0.140    98.705    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.275    98.430    keychain/expmod/modulus_block/intermediate_reg[59][6]
  -------------------------------------------------------------------
                         required time                         98.430    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                 87.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 keychain/expmod/modulus_block/subtrahend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keychain/expmod/modulus_block/subtrahend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.923%)  route 0.269ns (59.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, estimated)     0.559    -0.606    keychain/expmod/modulus_block/clk_out1
    SLICE_X31Y98         FDRE                                         r  keychain/expmod/modulus_block/subtrahend_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  keychain/expmod/modulus_block/subtrahend_reg[4]/Q
                         net (fo=4, estimated)        0.269    -0.196    keychain/expmod/modulus_block/subtrahend_reg_n_0_[4]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.151 r  keychain/expmod/modulus_block/subtrahend[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    keychain/expmod/modulus_block/subtrahend[3]
    SLICE_X27Y100        FDRE                                         r  keychain/expmod/modulus_block/subtrahend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -2.456 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.717    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, estimated)     0.917    -0.771    keychain/expmod/modulus_block/clk_out1
    SLICE_X27Y100        FDRE                                         r  keychain/expmod/modulus_block/subtrahend_reg[3]/C
                         clock pessimism              0.518    -0.253    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092    -0.161    keychain/expmod/modulus_block/subtrahend_reg[3]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock_wizard/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      led_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clock_wizard/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN



