
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o testled_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui testled_impl_1.udb 
// Netlist created on Thu Nov 21 18:17:50 2019
// Netlist written on Thu Nov 21 18:18:02 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Pong ( j01, j02, j03, j04, j05, j06, j13, j14, j15, j16, j17, j18, 
              clk_in );
  input  j13, j14, j15, j16, j17, j18, clk_in;
  output j01, j02, j03, j04, j05, j06;
  wire   \enable_gen/n81[0] , \enable_gen/n41344 , \enable_gen/n19 , 
         \j06_pad.vcc , \enable_gen/pause_N_1246 , n4783, clk, 
         \enable_gen/n29813 , \enable_gen/n97[22] , \enable_gen/n97[21] , 
         \enable_gen/n41452 , \enable_gen/counterflick[22] , 
         \enable_gen/n29877 , \enable_gen/counterflick[21] , 
         \enable_gen/n4753 , \enable_gen/n97[20] , \enable_gen/n97[19] , 
         \enable_gen/n41449 , \enable_gen/counterflick[20] , 
         \enable_gen/n29875 , \enable_gen/counterflick[19] , 
         \enable_gen/n97[18] , \enable_gen/n97[17] , \enable_gen/n41446 , 
         \enable_gen/counterflick[18] , \enable_gen/n29873 , 
         \enable_gen/counterflick[17] , \enable_gen/n97[16] , 
         \enable_gen/n97[15] , \enable_gen/n41443 , 
         \enable_gen/counterflick[16] , \enable_gen/n29871 , 
         \enable_gen/counterflick[15] , \enable_gen/n97[14] , 
         \enable_gen/n97[13] , \enable_gen/n41422 , 
         \enable_gen/counterflick[14] , \enable_gen/n29869 , 
         \enable_gen/counterflick[13] , \enable_gen/n97[12] , 
         \enable_gen/n97[11] , \enable_gen/n41419 , 
         \enable_gen/counterflick[12] , \enable_gen/n29867 , 
         \enable_gen/counterflick[11] , \enable_gen/n97[10] , 
         \enable_gen/n97[9] , \enable_gen/n41416 , 
         \enable_gen/counterflick[10] , \enable_gen/n29865 , 
         \enable_gen/counterflick[9] , \enable_gen/n97[8] , 
         \enable_gen/n97[7] , \enable_gen/n41413 , 
         \enable_gen/counterflick[8] , \enable_gen/n29863 , 
         \enable_gen/counterflick[7] , \enable_gen/n97[6] , 
         \enable_gen/n97[5] , \enable_gen/n41410 , \enable_gen/n17_adj_2412 , 
         \enable_gen/n29861 , \enable_gen/n18_adj_2414 , \enable_gen/n97[4] , 
         \enable_gen/n97[3] , \enable_gen/n41293 , \enable_gen/n19_adj_2410 , 
         \enable_gen/n29859 , \enable_gen/n20 , \enable_gen/n97[2] , 
         \enable_gen/n97[1] , \enable_gen/n41290 , \enable_gen/n21_adj_2408 , 
         \enable_gen/n29857 , \enable_gen/n22_adj_2405 , \enable_gen/n97[0] , 
         \enable_gen/n41287 , \enable_gen/n23_adj_2399 , 
         \enable_gen/n97_adj_2435[22] , \enable_gen/n97_adj_2435[21] , 
         \enable_gen/n41404 , \enable_gen/countergmv[22] , \enable_gen/n29853 , 
         \enable_gen/countergmv[21] , \enable_gen/n4696 , 
         \enable_gen/n97_adj_2435[20] , \enable_gen/n97_adj_2435[19] , 
         \enable_gen/n41401 , \enable_gen/countergmv[20] , \enable_gen/n29851 , 
         \enable_gen/countergmv[19] , \enable_gen/n97_adj_2435[18] , 
         \enable_gen/n97_adj_2435[17] , \enable_gen/n41398 , 
         \enable_gen/countergmv[18] , \enable_gen/n29849 , 
         \enable_gen/countergmv[17] , \enable_gen/n97_adj_2435[16] , 
         \enable_gen/n97_adj_2435[15] , \enable_gen/n41395 , 
         \enable_gen/countergmv[16] , \enable_gen/n29847 , 
         \enable_gen/countergmv[15] , \enable_gen/n97_adj_2435[14] , 
         \enable_gen/n97_adj_2435[13] , \enable_gen/n41392 , 
         \enable_gen/countergmv[14] , \enable_gen/n29845 , 
         \enable_gen/countergmv[13] , \enable_gen/n97_adj_2435[12] , 
         \enable_gen/n97_adj_2435[11] , \enable_gen/n41389 , 
         \enable_gen/countergmv[12] , \enable_gen/n29843 , 
         \enable_gen/countergmv[11] , \enable_gen/n97_adj_2435[10] , 
         \enable_gen/n97_adj_2435[9] , \enable_gen/n41386 , 
         \enable_gen/countergmv[10] , \enable_gen/n29841 , 
         \enable_gen/countergmv[9] , \enable_gen/n97_adj_2435[8] , 
         \enable_gen/n97_adj_2435[7] , \enable_gen/n41383 , 
         \enable_gen/countergmv[8] , \enable_gen/n29839 , 
         \enable_gen/countergmv[7] , \enable_gen/n97_adj_2435[6] , 
         \enable_gen/n97_adj_2435[5] , \enable_gen/n41380 , 
         \enable_gen/countergmv[6] , \enable_gen/n29837 , 
         \enable_gen/n18_adj_2406 , \enable_gen/n97_adj_2435[4] , 
         \enable_gen/n97_adj_2435[3] , \enable_gen/n41377 , 
         \enable_gen/n19_adj_2401 , \enable_gen/n29835 , 
         \enable_gen/n20_adj_2403 , \enable_gen/n97_adj_2435[2] , 
         \enable_gen/n97_adj_2435[1] , \enable_gen/n41374 , \enable_gen/n21 , 
         \enable_gen/n29833 , \enable_gen/n22 , \enable_gen/n97_adj_2435[0] , 
         \enable_gen/n41320 , \enable_gen/n23 , \enable_gen/n81[18] , 
         \enable_gen/n81[17] , \enable_gen/n41407 , \counter[18] , 
         \enable_gen/n29829 , \counter[17] , \enable_gen/n81[16] , 
         \enable_gen/n81[15] , \enable_gen/n41368 , \enable_gen/counter[16] , 
         \enable_gen/n29827 , pad_buzz_en, \enable_gen/n81[14] , 
         \enable_gen/n81[13] , \enable_gen/n41365 , \enable_gen/counter[14] , 
         \enable_gen/n29825 , \enable_gen/counter[13] , \enable_gen/n81[12] , 
         \enable_gen/n81[11] , \enable_gen/n41362 , wall_buzz_en, 
         \enable_gen/n29823 , \enable_gen/counter[11] , \enable_gen/n81[10] , 
         \enable_gen/n81[9] , \enable_gen/n41359 , \enable_gen/counter[10] , 
         \enable_gen/n29821 , \enable_gen/counter[9] , \enable_gen/n81[8] , 
         \enable_gen/n81[7] , \enable_gen/n41356 , \enable_gen/counter[8] , 
         \enable_gen/n29819 , \enable_gen/counter[7] , \enable_gen/n81[6] , 
         \enable_gen/n81[5] , \enable_gen/n41353 , \enable_gen/counter[6] , 
         \enable_gen/n29817 , \enable_gen/n14 , \enable_gen/n81[4] , 
         \enable_gen/n81[3] , \enable_gen/n41350 , \enable_gen/n15 , 
         \enable_gen/n29815 , \enable_gen/n16 , \enable_gen/n81[2] , 
         \enable_gen/n81[1] , \enable_gen/n41347 , \enable_gen/n17 , 
         \enable_gen/n18 , \vga_ctrl/n45[9] , \vga_ctrl/n41371 , 
         \vga_ctrl/n29810 , \ypix[9] , \vga_ctrl/n4655 , \vga_ctrl/n14819 , 
         \vga_ctrl/n45[8] , \vga_ctrl/n45[7] , \vga_ctrl/n41341 , \ypix[8] , 
         \vga_ctrl/n29808 , \ypix[7] , \vga_ctrl/n45[6] , \vga_ctrl/n45[5] , 
         \vga_ctrl/n41338 , \ypix[6] , \vga_ctrl/n29806 , \ypix[5] , 
         \vga_ctrl/n45[4] , \vga_ctrl/n45[3] , \vga_ctrl/n41335 , \ypix[4] , 
         \vga_ctrl/n29804 , \ypix[3] , \vga_ctrl/n45[2] , \vga_ctrl/n45[1] , 
         \vga_ctrl/n41332 , \ypix[2] , \vga_ctrl/n29802 , \ypix[1] , 
         \vga_ctrl/n45[0] , \vga_ctrl/n41329 , \ypix[0] , 
         \vga_ctrl/n45_adj_2396[9] , \vga_ctrl/n41440 , \vga_ctrl/n29799 , 
         \xpix[9] , \vga_ctrl/n4747 , \vga_ctrl/n45_adj_2396[8] , 
         \vga_ctrl/n45_adj_2396[7] , \vga_ctrl/n41437 , \xpix[8] , 
         \vga_ctrl/n29797 , \xpix[7] , \vga_ctrl/n45_adj_2396[6] , 
         \vga_ctrl/n45_adj_2396[5] , \vga_ctrl/n41434 , \xpix[6] , 
         \vga_ctrl/n29795 , \xpix[5] , \vga_ctrl/n45_adj_2396[4] , 
         \vga_ctrl/n45_adj_2396[3] , \vga_ctrl/n41431 , \xpix[4] , 
         \vga_ctrl/n29793 , \xpix[3] , \vga_ctrl/n45_adj_2396[2] , 
         \vga_ctrl/n45_adj_2396[1] , \vga_ctrl/n41428 , \xpix[2] , 
         \vga_ctrl/n29791 , \xpix[1] , \vga_ctrl/n45_adj_2396[0] , 
         \vga_ctrl/n41425 , \xpix[0] , \disp_ctrl/n41086 , \power_pos_x[8] , 
         \disp_ctrl/n29679 , \power_pos_x[7] , \p_powerup_N_942[7] , 
         \p_powerup_N_942[8] , \disp_ctrl/n29681 , \disp_ctrl/n40831 , 
         \x_ball[1] , \p_ball_N_211[1] , \disp_ctrl/n29602 , 
         \disp_ctrl/n41083 , \power_pos_x[6] , \disp_ctrl/n29677 , 
         \power_pos_x[5] , \p_powerup_N_942[5] , \p_powerup_N_942[6] , 
         \disp_ctrl/n41014 , \p_padB_N_645[9] , \disp_ctrl/n29598 , 
         \p_padB_N_645[8] , \disp_ctrl/p_padB_s_N_913[8] , 
         \disp_ctrl/p_padB_s_N_913[9] , \disp_ctrl/n41011 , \p_padB_N_645[7] , 
         \disp_ctrl/n29596 , \p_padB_N_645[6] , \disp_ctrl/p_padB_s_N_913[6] , 
         \disp_ctrl/p_padB_s_N_913[7] , \disp_ctrl/n41080 , \power_pos_x[4] , 
         \disp_ctrl/n29675 , \power_pos_x[3] , \p_powerup_N_942[3] , 
         \p_powerup_N_942[4] , \disp_ctrl/n41077 , \power_pos_x[2] , 
         \disp_ctrl/n29673 , \power_pos_x[1] , \p_powerup_N_942[1] , 
         \p_powerup_N_942[2] , \disp_ctrl/n41074 , \power_pos_x[0] , 
         \p_powerup_N_942[0] , \disp_ctrl/n41008 , \p_padB_N_645[5] , 
         \disp_ctrl/n29594 , \p_padB_N_645[4] , \disp_ctrl/p_padB_s_N_913[4] , 
         \disp_ctrl/p_padB_s_N_913[5] , \disp_ctrl/n41146 , \disp_ctrl/n29670 , 
         \y_ball[9] , \disp_ctrl/p_ball_s1_N_702[9] , \disp_ctrl/n41005 , 
         \p_padB_N_645[3] , \disp_ctrl/n29592 , \p_padB_N_645[2] , 
         \disp_ctrl/p_padB_s_N_913[2] , \disp_ctrl/p_padB_s_N_913[3] , 
         \disp_ctrl/n41002 , \p_padB_N_645[1] , \disp_ctrl/p_padB_s_N_913[1] , 
         \disp_ctrl/n40945 , \disp_ctrl/n29788 , \p_padA_N_456[9] , 
         \disp_ctrl/p_padA_s_N_846[9] , \disp_ctrl/n40942 , \p_padA_N_456[8] , 
         \disp_ctrl/n29786 , \p_padA_N_456[7] , \disp_ctrl/p_padA_s_N_846[7] , 
         \disp_ctrl/p_padA_s_N_846[8] , \disp_ctrl/n41143 , \y_ball[8] , 
         \disp_ctrl/n29668 , \y_ball[7] , \disp_ctrl/p_ball_s1_N_702[7] , 
         \disp_ctrl/p_ball_s1_N_702[8] , \disp_ctrl/n40966 , 
         \disp_ctrl/n29588 , \p_padA_N_349[11] , \p_padA_N_349[12] , 
         \disp_ctrl/n40963 , \pad_col_N_1813[10]/sig_000/FeedThruLUT , 
         \disp_ctrl/n29586 , \p_padA_N_349[9] , \p_padA_N_349[10] , 
         \disp_ctrl/n40939 , \p_padA_N_456[6] , \disp_ctrl/n29784 , 
         \p_padA_N_456[5] , \disp_ctrl/p_padA_s_N_846[5] , 
         \disp_ctrl/p_padA_s_N_846[6] , \disp_ctrl/n40921 , \p_padA_N_456[4] , 
         \disp_ctrl/n29782 , \p_padA_N_456[3] , \disp_ctrl/p_padA_s_N_846[3] , 
         \disp_ctrl/p_padA_s_N_846[4] , \disp_ctrl/n40960 , \disp_ctrl/n29584 , 
         \p_padA_N_349[7] , \p_padA_N_349[8] , \disp_ctrl/n41140 , \y_ball[6] , 
         \disp_ctrl/n29666 , \y_ball[5] , \disp_ctrl/p_ball_s1_N_702[5] , 
         \disp_ctrl/p_ball_s1_N_702[6] , \disp_ctrl/n40918 , \p_padA_N_456[2] , 
         \disp_ctrl/n29780 , \p_padA_N_456[1] , \disp_ctrl/p_padA_s_N_846[1] , 
         \disp_ctrl/p_padA_s_N_846[2] , \disp_ctrl/n41137 , \y_ball[4] , 
         \disp_ctrl/n29664 , \y_ball[3] , \disp_ctrl/p_ball_s1_N_702[3] , 
         \disp_ctrl/p_ball_s1_N_702[4] , \disp_ctrl/n40915 , \p_padA_N_456[0] , 
         \disp_ctrl/p_padA_s_N_846[0] , \disp_ctrl/n41023 , \disp_ctrl/n29777 , 
         \disp_ctrl/p_padB_s_N_924[9] , \disp_ctrl/n41020 , \disp_ctrl/n29775 , 
         \disp_ctrl/p_padB_s_N_924[7] , \disp_ctrl/p_padB_s_N_924[8] , 
         \disp_ctrl/n41017 , \disp_ctrl/n29773 , \disp_ctrl/p_padB_s_N_924[5] , 
         \disp_ctrl/p_padB_s_N_924[6] , \disp_ctrl/n41134 , \y_ball[2] , 
         \disp_ctrl/n29662 , \y_ball[1] , \disp_ctrl/p_ball_s1_N_702[1] , 
         \disp_ctrl/p_ball_s1_N_702[2] , \disp_ctrl/n40957 , 
         \disp_ctrl/n29582 , \p_padA_N_349[5] , \p_padA_N_349[6] , 
         \disp_ctrl/n40954 , \disp_ctrl/n29580 , \p_padA_N_349[3] , 
         \p_padA_N_349[4] , \disp_ctrl/n41131 , \y_ball[0] , 
         \disp_ctrl/p_ball_s1_N_702[0] , \disp_ctrl/n40999 , 
         \disp_ctrl/n29771 , \disp_ctrl/p_padB_s_N_924[3] , 
         \disp_ctrl/p_padB_s_N_924[4] , \disp_ctrl/n41164 , 
         \p_ball_N_245[10]/sig_002/FeedThruLUT , \disp_ctrl/n29659 , 
         \p_ball_N_245[9] , \p_ball_s1_N_713[9] , 
         \disp_ctrl/p_ball_s1_N_713[10] , \disp_ctrl/p_ball_s1_N_713[11] , 
         \disp_ctrl/n40951 , \disp_ctrl/n29578 , \p_padA_N_349[1] , 
         \p_padA_N_349[2] , \disp_ctrl/n40948 , \p_padA_N_349[0] , 
         \disp_ctrl/n41161 , \p_ball_N_245[8] , \disp_ctrl/n29657 , 
         \p_ball_N_245[7] , \p_ball_s1_N_713[7] , \p_ball_s1_N_713[8] , 
         \disp_ctrl/n40996 , \disp_ctrl/n29769 , \disp_ctrl/p_padB_s_N_924[1] , 
         \disp_ctrl/p_padB_s_N_924[2] , \disp_ctrl/n40993 , \p_padB_N_645[0] , 
         \disp_ctrl/p_padB_s_N_924[0] , \disp_ctrl/n41158 , \p_ball_N_245[6] , 
         \disp_ctrl/n29655 , \p_ball_N_245[5] , \p_ball_s1_N_713[5] , 
         \p_ball_s1_N_713[6] , \disp_ctrl/n41107 , \disp_ctrl/n29575 , 
         \x_ball[9] , \disp_ctrl/p_ball_s1_N_691[9] , \disp_ctrl/n41155 , 
         \p_ball_N_245[4] , \disp_ctrl/n29653 , \p_ball_N_245[3] , 
         \p_ball_s1_N_713[3] , \p_ball_s1_N_713[4] , \disp_ctrl/n41104 , 
         \x_ball[8] , \disp_ctrl/n29573 , \x_ball[7] , 
         \disp_ctrl/p_ball_s1_N_691[7] , \disp_ctrl/p_ball_s1_N_691[8] , 
         \disp_ctrl/n41152 , \p_ball_N_245[2] , \disp_ctrl/n29651 , 
         \p_ball_N_245[1] , \p_ball_s1_N_713[1] , \p_ball_s1_N_713[2] , 
         \disp_ctrl/n41149 , \p_ball_s1_N_713[0] , \disp_ctrl/n40891 , 
         \y_padA[9] , \disp_ctrl/n29648 , \y_padA[8] , \pad_col_N_1813[10] , 
         \disp_ctrl/n40981 , \y_padB[9] , \disp_ctrl/n29755 , \y_padB[8] , 
         \pad_col_N_1741[10] , \disp_ctrl/n40978 , \padB_h[7] , \y_padB[7] , 
         \disp_ctrl/n29753 , \padB_h[6] , \y_padB[6] , \disp_ctrl/n41101 , 
         \x_ball[6] , \disp_ctrl/n29571 , \x_ball[5] , 
         \disp_ctrl/p_ball_s1_N_691[5] , \disp_ctrl/p_ball_s1_N_691[6] , 
         \disp_ctrl/n40975 , \padB_h[5] , \y_padB[5] , \disp_ctrl/n29751 , 
         \padB_h[4] , \y_padB[4] , \disp_ctrl/n40885 , \padA_h[7] , 
         \y_padA[7] , \disp_ctrl/n29646 , \padA_h[6] , \y_padA[6] , 
         \disp_ctrl/n41098 , \x_ball[4] , \disp_ctrl/n29569 , \x_ball[3] , 
         \disp_ctrl/p_ball_s1_N_691[3] , \disp_ctrl/p_ball_s1_N_691[4] , 
         \disp_ctrl/n41095 , \x_ball[2] , \disp_ctrl/n29567 , 
         \disp_ctrl/p_ball_s1_N_691[1] , \disp_ctrl/p_ball_s1_N_691[2] , 
         \disp_ctrl/n40879 , \padA_h[5] , \y_padA[5] , \disp_ctrl/n29644 , 
         \padA_h[4] , \y_padA[4] , \disp_ctrl/n40972 , \padB_h[3] , 
         \y_padB[3] , \disp_ctrl/n29749 , \y_padB[2] , \disp_ctrl/n41092 , 
         \x_ball[0] , \disp_ctrl/p_ball_s1_N_691[0] , \disp_ctrl/n40873 , 
         \padA_h[3] , \y_padA[3] , \disp_ctrl/n29642 , \y_padA[2] , 
         \disp_ctrl/n40870 , \padA_h[1] , \y_padA[1] , \disp_ctrl/n40969 , 
         \padB_h[1] , \y_padB[1] , \disp_ctrl/n40858 , \disp_ctrl/n29746 , 
         \p_ball_N_245[10] , \disp_ctrl/n40855 , \disp_ctrl/n29744 , 
         \disp_ctrl/n40852 , \disp_ctrl/n29742 , \disp_ctrl/n40849 , 
         \disp_ctrl/n29740 , \disp_ctrl/n40846 , \disp_ctrl/n41050 , 
         \disp_ctrl/n29639 , \p_padB_N_505[9] , \p_padB_N_505[10] , 
         \disp_ctrl/n41128 , \disp_ctrl/n29736 , 
         \disp_ctrl/p_ball_s2_N_748[11] , \disp_ctrl/p_ball_s2_N_748[12] , 
         \disp_ctrl/n41047 , \disp_ctrl/n29637 , \p_padB_N_505[7] , 
         \p_padB_N_505[8] , \disp_ctrl/n41044 , \disp_ctrl/n29635 , 
         \p_padB_N_505[5] , \p_padB_N_505[6] , \disp_ctrl/n41125 , 
         \p_ball_N_211[10]/sig_003/FeedThruLUT , \disp_ctrl/n29734 , 
         \p_ball_N_211[9] , \disp_ctrl/p_ball_s2_N_748[9] , 
         \disp_ctrl/p_ball_s2_N_748[10] , \disp_ctrl/n41122 , 
         \p_ball_N_211[8] , \disp_ctrl/n29732 , \p_ball_N_211[7] , 
         \disp_ctrl/p_ball_s2_N_748[7] , \disp_ctrl/p_ball_s2_N_748[8] , 
         \disp_ctrl/n41119 , \p_ball_N_211[6] , \disp_ctrl/n29730 , 
         \p_ball_N_211[5] , \disp_ctrl/p_ball_s2_N_748[5] , 
         \disp_ctrl/p_ball_s2_N_748[6] , \disp_ctrl/n41116 , \p_ball_N_211[4] , 
         \disp_ctrl/n29728 , \p_ball_N_211[3] , \disp_ctrl/p_ball_s2_N_748[3] , 
         \disp_ctrl/p_ball_s2_N_748[4] , \disp_ctrl/n41041 , 
         \disp_ctrl/n29633 , \p_padB_N_505[3] , \p_padB_N_505[4] , 
         \disp_ctrl/n41113 , \p_ball_N_211[2] , \disp_ctrl/n29726 , 
         \disp_ctrl/p_ball_s2_N_748[1] , \disp_ctrl/p_ball_s2_N_748[2] , 
         \disp_ctrl/n41071 , \disp_ctrl/n29920 , \p_padB_N_538[11] , 
         \p_padB_N_538[12] , \disp_ctrl/n41068 , 
         \pad_col_N_1741[10]/sig_001/FeedThruLUT , \disp_ctrl/n29918 , 
         \p_padB_N_538[9] , \p_padB_N_538[10] , \disp_ctrl/n41065 , 
         \disp_ctrl/n29916 , \p_padB_N_538[7] , \p_padB_N_538[8] , 
         \disp_ctrl/n41062 , \disp_ctrl/n29914 , \p_padB_N_538[5] , 
         \p_padB_N_538[6] , \disp_ctrl/n41059 , \disp_ctrl/n29912 , 
         \p_padB_N_538[3] , \p_padB_N_538[4] , \disp_ctrl/n41056 , 
         \disp_ctrl/n29910 , \p_padB_N_538[1] , \p_padB_N_538[2] , 
         \disp_ctrl/n41053 , \p_padB_N_538[0] , \disp_ctrl/n41038 , 
         \disp_ctrl/n29631 , \p_padB_N_505[1] , \p_padB_N_505[2] , 
         \disp_ctrl/n41035 , \p_padB_N_505[0] , \disp_ctrl/n41110 , 
         \disp_ctrl/p_ball_s2_N_748[0] , \disp_ctrl/n40912 , 
         \disp_ctrl/n29628 , \p_padA_N_316[9] , \p_padA_N_316[10] , 
         \disp_ctrl/n40909 , \disp_ctrl/n29626 , \p_padA_N_316[7] , 
         \p_padA_N_316[8] , \disp_ctrl/n41032 , \disp_ctrl/n29713 , 
         \disp_ctrl/p_padB_s_N_875[9] , \disp_ctrl/n41029 , \disp_ctrl/n29711 , 
         \disp_ctrl/p_padB_s_N_875[7] , \disp_ctrl/p_padB_s_N_875[8] , 
         \disp_ctrl/n40906 , \disp_ctrl/n29624 , \p_padA_N_316[5] , 
         \p_padA_N_316[6] , \disp_ctrl/n41026 , \disp_ctrl/n29709 , 
         \disp_ctrl/p_padB_s_N_875[5] , \disp_ctrl/p_padB_s_N_875[6] , 
         \disp_ctrl/n40990 , \disp_ctrl/n29707 , \disp_ctrl/p_padB_s_N_875[3] , 
         \disp_ctrl/p_padB_s_N_875[4] , \disp_ctrl/n40903 , \disp_ctrl/n29622 , 
         \p_padA_N_316[3] , \p_padA_N_316[4] , \disp_ctrl/n40987 , 
         \disp_ctrl/n29705 , \disp_ctrl/p_padB_s_N_875[1] , 
         \disp_ctrl/p_padB_s_N_875[2] , \disp_ctrl/n40984 , 
         \disp_ctrl/p_padB_s_N_875[0] , \disp_ctrl/n40894 , \disp_ctrl/n29702 , 
         \p_padA_s_N_797[9] , \disp_ctrl/n40888 , \disp_ctrl/n29700 , 
         \disp_ctrl/p_padA_s_N_797[7] , \p_padA_s_N_797[8] , 
         \disp_ctrl/n40882 , \disp_ctrl/n29698 , \disp_ctrl/p_padA_s_N_797[5] , 
         \disp_ctrl/p_padA_s_N_797[6] , \disp_ctrl/n40876 , \disp_ctrl/n29696 , 
         \disp_ctrl/p_padA_s_N_797[3] , \disp_ctrl/p_padA_s_N_797[4] , 
         \disp_ctrl/n40900 , \disp_ctrl/n29620 , \p_padA_N_316[1] , 
         \p_padA_N_316[2] , \disp_ctrl/n40897 , \p_padA_N_316[0] , 
         \disp_ctrl/n40867 , \disp_ctrl/n29694 , \disp_ctrl/p_padA_s_N_797[1] , 
         \disp_ctrl/p_padA_s_N_797[2] , \disp_ctrl/n40864 , 
         \disp_ctrl/p_padA_s_N_797[0] , \disp_ctrl/n40936 , \disp_ctrl/n29690 , 
         \disp_ctrl/p_padA_s_N_835[8] , \disp_ctrl/p_padA_s_N_835[9] , 
         \disp_ctrl/n40933 , \disp_ctrl/n29688 , \disp_ctrl/p_padA_s_N_835[6] , 
         \disp_ctrl/p_padA_s_N_835[7] , \disp_ctrl/n40843 , \disp_ctrl/n29608 , 
         \p_ball_N_211[10] , \disp_ctrl/n40930 , \disp_ctrl/n29686 , 
         \disp_ctrl/p_padA_s_N_835[4] , \disp_ctrl/p_padA_s_N_835[5] , 
         \disp_ctrl/n40840 , \disp_ctrl/n29606 , \disp_ctrl/n40837 , 
         \disp_ctrl/n29604 , \disp_ctrl/n40927 , \disp_ctrl/n29684 , 
         \disp_ctrl/p_padA_s_N_835[2] , \disp_ctrl/p_padA_s_N_835[3] , 
         \disp_ctrl/n40834 , \disp_ctrl/n40924 , \disp_ctrl/p_padA_s_N_835[1] , 
         \disp_ctrl/n41089 , \power_pos_x[9] , \p_powerup_N_942[9] , 
         \p_powerup_N_942[10] , \col_ctrl/n62_adj_2232[10] , \col_ctrl/n41260 , 
         \col_ctrl/n29766 , \col_ctrl/n1202 , \col_ctrl/n4633 , 
         \col_ctrl/n4847 , \col_ctrl/n62_adj_2232[9] , \col_ctrl/n41257 , 
         \col_ctrl/n29764 , \col_ctrl/n62_adj_2232[8] , 
         \col_ctrl/n62_adj_2232[6] , \col_ctrl/n41254 , \col_ctrl/n29762 , 
         \col_ctrl/n62_adj_2232[7] , \col_ctrl/n62_adj_2232[5] , 
         \col_ctrl/n41251 , \col_ctrl/n29760 , \col_ctrl/n62_adj_2232[4] , 
         \col_ctrl/n62_adj_2232[3] , \col_ctrl/n62_adj_2232[2] , 
         \col_ctrl/n41236 , \col_ctrl/n1281 , \col_ctrl/n29758 , 
         \col_ctrl/n1282 , \col_ctrl/n41233 , \col_ctrl/n62_adj_2233[10] , 
         \col_ctrl/n41326 , \col_ctrl/n29963 , \col_ctrl/n585 , game_en, 
         \col_ctrl/n4812 , \col_ctrl/n62_adj_2233[9] , 
         \col_ctrl/n62_adj_2233[8] , \col_ctrl/n41323 , \col_ctrl/n29961 , 
         \col_ctrl/n62_adj_2233[7] , \col_ctrl/n62_adj_2233[6] , 
         \col_ctrl/n41248 , \col_ctrl/n29959 , \col_ctrl/n62_adj_2233[5] , 
         \col_ctrl/n62_adj_2233[4] , \col_ctrl/n41245 , \col_ctrl/n29957 , 
         \col_ctrl/n62_adj_2233[3] , \col_ctrl/n62_adj_2233[2] , 
         \col_ctrl/n41242 , \col_ctrl/n29955 , \col_ctrl/n1420[1] , 
         \col_ctrl/n62_adj_2233[1] , \col_ctrl/n41239 , \col_ctrl/n1420[0] , 
         \col_ctrl/n62[10] , \col_ctrl/n41230 , \col_ctrl/n29952 , 
         \col_ctrl/n1239 , n4631, n12495, \col_ctrl/n62[8] , \col_ctrl/n41227 , 
         \col_ctrl/n29950 , \col_ctrl/n62[9] , \col_ctrl/n62[6] , 
         \col_ctrl/n41224 , \col_ctrl/n29948 , n54, \col_ctrl/n62[5] , 
         \col_ctrl/n62[4] , \col_ctrl/n41221 , \col_ctrl/n29946 , 
         \col_ctrl/n62[3] , \col_ctrl/n62[2] , \col_ctrl/n41218 , 
         \col_ctrl/n29944 , \col_ctrl/n62[1] , \col_ctrl/n41215 , 
         \col_ctrl/power_dir , \col_ctrl/n62_adj_2234[10] , \col_ctrl/n41296 , 
         \col_ctrl/n29941 , \col_ctrl/n1188 , \col_ctrl/n4634 , 
         \col_ctrl/n4841 , \col_ctrl/n62_adj_2234[9] , \col_ctrl/n41275 , 
         \col_ctrl/n29939 , \col_ctrl/n62_adj_2234[8] , 
         \col_ctrl/n62_adj_2234[6] , \col_ctrl/n41272 , \col_ctrl/n29937 , 
         \col_ctrl/n62_adj_2234[7] , \col_ctrl/n62_adj_2234[5] , 
         \col_ctrl/n41269 , \col_ctrl/n29935 , \col_ctrl/n62_adj_2234[4] , 
         \col_ctrl/n62_adj_2234[3] , \col_ctrl/n62_adj_2234[2] , 
         \col_ctrl/n41266 , \col_ctrl/n1260 , \col_ctrl/n29933 , 
         \col_ctrl/n1261 , \col_ctrl/n41263 , \col_ctrl/n41194 , 
         \col_ctrl/n29930 , \power_en_N_1926[8] , \power_en_N_1926[9] , 
         \power_en_N_1926[10] , \col_ctrl/n41191 , \col_ctrl/n1353[7] , 
         \col_ctrl/n29928 , n1355, \power_en_N_1926[6] , \power_en_N_1926[7] , 
         \col_ctrl/n41188 , \col_ctrl/n1353[5] , \col_ctrl/n29926 , 
         \col_ctrl/n1353[4] , \power_en_N_1926[4] , \power_en_N_1926[5] , 
         \col_ctrl/n41185 , \col_ctrl/n1353[3] , \col_ctrl/n29924 , 
         \power_en_N_1926[2] , \power_en_N_1926[3] , \col_ctrl/n41182 , 
         \col_ctrl/n1353[1] , \power_en_N_1926[1] , \col_ctrl/n65[14] , 
         \col_ctrl/n65[13] , \col_ctrl/n41317 , \col_ctrl/powercount[14] , 
         \col_ctrl/n29906 , \col_ctrl/powercount[13] , \col_ctrl/n4707 , 
         \col_ctrl/n52[8] , \col_ctrl/n52[7] , \col_ctrl/n40828 , 
         \col_ctrl/n630 , \col_ctrl/n29722 , \col_ctrl/n4628 , n4867, 
         \col_ctrl/n40825 , \col_ctrl/n29720 , \col_ctrl/n52[5] , 
         \col_ctrl/n52[6] , \col_ctrl/n52[3] , \col_ctrl/n40822 , 
         \col_ctrl/n29718 , \col_ctrl/n52[4] , \col_ctrl/n52[1] , 
         \col_ctrl/n40819 , \col_ctrl/n29716 , \col_ctrl/n52[2] , 
         \col_ctrl/n40816 , \col_ctrl/n52[0] , \col_ctrl/n65[12] , 
         \col_ctrl/n65[11] , \col_ctrl/n41311 , \col_ctrl/powercount[12] , 
         \col_ctrl/n29904 , \col_ctrl/powercount[11] , \col_ctrl/n65[10] , 
         \col_ctrl/n65[9] , \col_ctrl/n41308 , \col_ctrl/powercount[10] , 
         \col_ctrl/n29902 , \col_ctrl/powercount[9] , \col_ctrl/n65[8] , 
         \col_ctrl/n65[7] , \col_ctrl/n41305 , \col_ctrl/powercount[8] , 
         \col_ctrl/n29900 , \col_ctrl/powercount[7] , \col_ctrl/n65[6] , 
         \col_ctrl/n65[5] , \col_ctrl/n41302 , \col_ctrl/powercount[6] , 
         \col_ctrl/n29898 , \col_ctrl/powercount[5] , \col_ctrl/n41209 , 
         \col_ctrl/n29617 , \power_en_N_1965[8] , \power_en_N_1965[9] , 
         \power_en_N_1965[10] , \col_ctrl/n41206 , \col_ctrl/n1005[7] , 
         \col_ctrl/n29615 , n1007, \power_en_N_1965[6] , \power_en_N_1965[7] , 
         \col_ctrl/n65[4] , \col_ctrl/n65[3] , \col_ctrl/n41299 , 
         \col_ctrl/powercount[4] , \col_ctrl/n29896 , \col_ctrl/n12 , 
         \col_ctrl/n65[2] , \col_ctrl/n65[1] , \col_ctrl/n41284 , 
         \col_ctrl/n13 , \col_ctrl/n29894 , \col_ctrl/n14_c , 
         \col_ctrl/n65[0] , \col_ctrl/n41281 , \col_ctrl/n15 , 
         \col_ctrl/n41203 , \col_ctrl/n31441 , \col_ctrl/n29613 , n1009, 
         \power_en_N_1965[4] , \power_en_N_1965[5] , \col_ctrl/n53[11] , 
         \col_ctrl/n41278 , \col_ctrl/n29891 , \col_ctrl/poweroffcount[11] , 
         \col_ctrl/n4642 , \col_ctrl/n4719 , \col_ctrl/n53[10] , 
         \col_ctrl/n53[9] , \col_ctrl/n41212 , \col_ctrl/poweroffcount[10] , 
         \col_ctrl/n29889 , \col_ctrl/poweroffcount[9] , \col_ctrl/n53[8] , 
         \col_ctrl/n53[7] , \col_ctrl/n41179 , \col_ctrl/poweroffcount[8] , 
         \col_ctrl/n29887 , \col_ctrl/poweroffcount[7] , \col_ctrl/n41200 , 
         n1010, \col_ctrl/n29611 , \power_en_N_1965[2] , \power_en_N_1965[3] , 
         \col_ctrl/n53[6] , \col_ctrl/n53[5] , \col_ctrl/n41176 , 
         \col_ctrl/poweroffcount[6] , \col_ctrl/n29885 , 
         \col_ctrl/poweroffcount[5] , \col_ctrl/n53[4] , \col_ctrl/n53[3] , 
         \col_ctrl/n41173 , \col_ctrl/poweroffcount[4] , \col_ctrl/n29883 , 
         \col_ctrl/poweroffcount[3] , \col_ctrl/n53[2] , \col_ctrl/n53[1] , 
         \col_ctrl/n41170 , \col_ctrl/poweroffcount[2] , \col_ctrl/n29881 , 
         \col_ctrl/n11 , \col_ctrl/n41197 , \col_ctrl/n1005[1] , 
         \power_en_N_1965[1] , \col_ctrl/n53[0] , \col_ctrl/n41167 , 
         \col_ctrl/n12_adj_2160 , \rst_gen_inst/n137[12] , 
         \rst_gen_inst/n137[11] , \rst_gen_inst/n41470 , 
         \rst_gen_inst/rst_cnt[12] , \rst_gen_inst/n29550 , 
         \rst_gen_inst/rst_cnt[11] , n5095, rst_cnt_25__N_58, 
         \rst_gen_inst/n29552 , \rst_gen_inst/n137[8] , \rst_gen_inst/n137[7] , 
         \rst_gen_inst/n41464 , \rst_cnt[8] , \rst_gen_inst/n29546 , 
         \rst_gen_inst/rst_cnt[7] , \rst_gen_inst/n29548 , 
         \rst_gen_inst/n137[6] , \rst_gen_inst/n137[5] , \rst_gen_inst/n41461 , 
         \rst_gen_inst/rst_cnt[6] , \rst_gen_inst/n29544 , 
         \rst_gen_inst/rst_cnt[5] , \rst_gen_inst/n137[16] , 
         \rst_gen_inst/n137[15] , \rst_gen_inst/n41476 , 
         \rst_gen_inst/rst_cnt[16] , \rst_gen_inst/n29554 , 
         \rst_gen_inst/rst_cnt[15] , \rst_gen_inst/n29556 , 
         \rst_gen_inst/n137[4] , \rst_gen_inst/n137[3] , \rst_gen_inst/n41458 , 
         \rst_cnt[4] , \rst_gen_inst/n29542 , \rst_cnt[3] , 
         \rst_gen_inst/n137[25] , \rst_gen_inst/n41491 , \rst_gen_inst/n29564 , 
         \rst_cnt[25] , \rst_gen_inst/n137[24] , \rst_gen_inst/n137[23] , 
         \rst_gen_inst/n41488 , \rst_gen_inst/rst_cnt[24] , 
         \rst_gen_inst/n29562 , \rst_gen_inst/rst_cnt[23] , 
         \rst_gen_inst/n137[22] , \rst_gen_inst/n137[21] , 
         \rst_gen_inst/n41485 , \rst_gen_inst/rst_cnt[22] , 
         \rst_gen_inst/n29560 , \rst_gen_inst/rst_cnt[21] , 
         \rst_gen_inst/n137[2] , \rst_gen_inst/n137[1] , \rst_gen_inst/n41455 , 
         \rst_gen_inst/rst_cnt[2] , \rst_gen_inst/n29540 , 
         \rst_gen_inst/rst_cnt[1] , \rst_gen_inst/n137[20] , 
         \rst_gen_inst/n137[19] , \rst_gen_inst/n41482 , 
         \rst_gen_inst/rst_cnt[20] , \rst_gen_inst/n29558 , 
         \rst_gen_inst/rst_cnt[19] , \rst_gen_inst/n137[10] , 
         \rst_gen_inst/n137[9] , \rst_gen_inst/n41467 , \rst_cnt[10] , 
         \rst_gen_inst/rst_cnt[9] , \rst_gen_inst/n137[0] , 
         \rst_gen_inst/n41314 , lock, \rst_gen_inst/rst_cnt[0] , 
         \rst_gen_inst/n137[14] , \rst_gen_inst/n137[13] , 
         \rst_gen_inst/n41473 , \rst_gen_inst/rst_cnt[14] , 
         \rst_gen_inst/rst_cnt[13] , \rst_gen_inst/n137[18] , 
         \rst_gen_inst/n137[17] , \rst_gen_inst/n41479 , 
         \rst_gen_inst/rst_cnt[18] , \rst_gen_inst/rst_cnt[17] , 
         \enable_gen/gmv_flash_N_1301 , \enable_gen/n11971 , gmv_flash, 
         \enable_gen/pause_en_N_1306 , pause_pulse_N_1250_c, 
         \enable_gen/pause_en , \vga_ctrl/rgb_2__N_105[0] , \vga_ctrl/n34437 , 
         n32, n35, p_powerup, \vga_ctrl/n3295 , j03_c, \vga_ctrl/n322[0] , n59, 
         n4571, n6_adj_2482, \vga_ctrl/n3296 , j04_c, pixval, 
         \vga_ctrl/n34628 , j02_c, \col_ctrl/n25[1] , \col_ctrl/n25[0] , 
         \col_ctrl/buzzcount[0] , \col_ctrl/pad_col , \col_ctrl/buzzcount[1] , 
         \col_ctrl/wall_col , n4646, \col_ctrl/n4744 , \col_ctrl/n663[3] , 
         \col_ctrl/n663[1] , n615, \col_ctrl/n643 , n4863, \col_ctrl/n25[4] , 
         \col_ctrl/n29452 , \col_ctrl/buzzcount[4] , \col_ctrl/buzzcount[2] , 
         \col_ctrl/buzzcount[3] , \col_ctrl/n663[6] , \col_ctrl/n663[5] , 
         \col_ctrl/n17[1] , \col_ctrl/n17[0] , \scrB[0] , 
         \col_ctrl/wall_col_N_1624 , \scrB[1] , \col_ctrl/n10432 , n10390, 
         \col_ctrl/n17_adj_2236[1] , \col_ctrl/n31489 , \scrA[0] , \scrA[1] , 
         \col_ctrl/n31470 , n10430, \col_ctrl/n10420 , 
         \col_ctrl/n17_adj_2235[1] , \col_ctrl/n17_adj_2235[0] , 
         \col_ctrl/power_type[0] , \col_ctrl/power_type[1] , 
         \col_ctrl/power_type[2] , power_spawn, \col_ctrl/n4645 , 
         \col_ctrl/n4935 , \col_ctrl/n4942 , \col_ctrl/n6781 , 
         \col_ctrl/n37636 , n12924, \col_ctrl/n37634 , n4937, n4888, n5472, 
         n58, \enable_gen/n6760 , n4901, \col_ctrl/n4934 , \col_ctrl/n37635 , 
         \col_ctrl/n4918 , \col_ctrl/n4933 , total_reset, n4917, n5_adj_2481, 
         \col_ctrl/n37627 , \col_ctrl/n31646 , \col_ctrl/n4932 , \Astatus[1] , 
         n1950, \col_ctrl/n783 , \Astatus[0] , n4906, n4931, n34363, n4921, 
         n5484, n1, n5474, \col_ctrl/n1097[3] , \col_ctrl/n1097[6] , reset_n_c, 
         rst_n, \col_ctrl/n1096 , \col_ctrl/n1131[3] , \col_ctrl/n1131[6] , 
         \col_ctrl/n1130 , n1067, \col_ctrl/n6_adj_2170 , \col_ctrl/n25[3] , 
         \col_ctrl/n25[2] , \col_ctrl/n17_adj_2236[2] , \scrA[2] , 
         \p_padB_N_645[0]/sig_004/FeedThruLUT , 
         \p_padA_N_456[0]/sig_005/FeedThruLUT , n4485, n14501, n14510, n11645, 
         \vga_ctrl/n4559 , n210, n4149, l_4_N_1073, n4_adj_2497, 
         \disp_ctrl/scrA_mod/l_4_N_1072 , \disp_ctrl/scrB_mod/n4_adj_2240 , 
         \disp_ctrl/scrB_mod/n4391 , n4159, \disp_ctrl/scrB_mod/n11957 , n240, 
         \disp_ctrl/scrB_mod/n37976 , x_ball_dir, power_en, n696, n716, n101, 
         n12_adj_2512, \disp_ctrl/n10_c , \vga_ctrl/n116 , n38232, n37685, 
         n38427, n19, n17_2, n37694, n13_adj_2473, n15_adj_2472, n38431, 
         n37682, n16, n6_adj_2477, \vga_ctrl/n222 , \vga_ctrl/n34702 , 
         \vga_ctrl/n34654 , n33424, n6_adj_2503, p_padA, p_ball, n4315, 
         \disp_ctrl/p_padA_s , p_padB_s, p_padB, \vga_ctrl/n6_adj_2384 , 
         n31349, \Astatus[2] , \disp_ctrl/n38386 , p_padA_N_315, n38340, 
         \disp_ctrl/p_padA_N_381 , n4_adj_2504, l_0_N_1050, n4399, 
         \disp_ctrl/l_3_N_1068 , n202, \vga_ctrl/n6_adj_2387 , \vga_ctrl/n213 , 
         \vga_ctrl/n14532 , \disp_ctrl/pixval_N_1046 , 
         \disp_ctrl/scrA_mod/n4438 , \disp_ctrl/scrA_mod/n37643 , n14, n230, 
         \disp_ctrl/scrB_mod/n4375 , n59_adj_2496, \disp_ctrl/scrB_mod/n37922 , 
         \disp_ctrl/scrB_mod/n35569 , \scrB[2] , \disp_ctrl/altcolB , 
         \col_ctrl/n17[2] , \disp_ctrl/scrA_mod/n39208 , 
         \disp_ctrl/scrA_mod/n37620 , \disp_ctrl/scrA_mod/n37621 , 
         \disp_ctrl/scrA_mod/pixval_N_1042 , \disp_ctrl/scrA_mod/n8_c , n14502, 
         \disp_ctrl/n39211 , \disp_ctrl/scrA_mod/n37644 , \col_ctrl/n774 , 
         \col_ctrl/n23 , \col_ctrl/n20_c , j15_c, j14_c, n4_adj_2463, 
         \Bstatus[0] , \col_ctrl/Bstatus[2]_2 , \col_ctrl/Bstatus[1]_2 , 
         \col_ctrl/n1_adj_2168 , n5, \col_ctrl/n20_adj_2196 , \col_ctrl/n778 , 
         \col_ctrl/n23_adj_2197 , j17_c, j16_c, n11601, n33469, n33470, 
         \col_ctrl/power_en_N_1855 , n11835, \col_ctrl/power_en_N_1958 , 
         \col_ctrl/n34515 , \col_ctrl/n10_adj_2131 , \col_ctrl/n11861 , 
         power_en_N_1893, power_en_N_1857, n4426, n4498, n34509, n12_adj_2508, 
         n5_adj_2499, n4425, \col_ctrl/n34575 , n34552, power_en_N_1964, 
         \col_ctrl/n12_adj_2154 , \col_ctrl/n34694 , \col_ctrl/n10_adj_2158 , 
         n4454, n12_adj_2510, n40066, n11_adj_2442, n14_adj_2460, n38076, 
         n40062, n38309, n38074, n38353, n37821, n33374, n6_adj_2502, n61, 
         n33447, \rst_gen_inst/n23 , \rst_gen_inst/n22 , \rst_gen_inst/n21 , 
         n38348, p_padB_N_504, p_padB_s_N_863, \disp_ctrl/n4565 , 
         \disp_ctrl/n8_adj_2342 , p_padB_N_537, n14548, y_ball_dir, 
         \col_ctrl/n34567 , \col_ctrl/y_ball_dir_N_2030 , n33502, n66, n33466, 
         n60, n63, \rst_gen_inst/n14_c , n34387, \rst_gen_inst/n4428 , 
         n14_adj_2501, n37607, n37, n1_adj_2498, n4635, n34499, pause, 
         \enable_gen/n34435 , \enable_gen/n10 , \enable_gen/n9 , 
         \enable_gen/n34592 , \enable_gen/n7 , n34444, \enable_gen/n6 , 
         \enable_gen/n11537 , \enable_gen/n34549 , n34582, \enable_gen/n4 , 
         \enable_gen/n10_adj_2433 , \enable_gen/n34622 , 
         \enable_gen/n7_adj_2434 , n38418, n38417, p_ball_N_210, n38368, 
         n38367, p_ball_N_244, n38243, n38136, n14_adj_2483, n40022, n38134, 
         n40026, n38408, n38407, n6_adj_2484, n37749, n6_adj_2451, n38329, 
         n4_adj_2485, n8_adj_2476, n37776, \disp_ctrl/n12_adj_2341 , 
         n13_adj_2448, n11_adj_2449, n9_adj_2450, n38116, n6_adj_2470, n38237, 
         n40032, n38036, n14_adj_2489, n38229, n38034, n40035, n37714, 
         n5_adj_2478, n9_adj_2469, n13_adj_2467, n11_adj_2468, n38158, n38322, 
         n38344, \disp_ctrl/n38416 , \disp_ctrl/n38415 , 
         \disp_ctrl/p_padB_N_641 , n38343, n38323, n38106, n14_adj_2440, 
         n15_adj_2439, n38360, n38359, n38342, n38341, n6_adj_2490, 
         n13_adj_2441, n9_adj_2443, n37789, n8, n4_adj_2445, n4_adj_2488, 
         \disp_ctrl/n38363 , n4518, n34554, n33433, n11961, \disp_ctrl/n35543 , 
         \disp_ctrl/n4_adj_2295 , n10_adj_2513, \disp_ctrl/n4_adj_2247 , n220, 
         p_padB_s_N_874, n33457, \vga_ctrl/n7152 , \col_ctrl/n38374 , 
         pad_col_N_1708, \col_ctrl/n7_adj_2200 , n38347, n14_adj_2437, n38096, 
         n15, n38317, n4_adj_2491, n9, n13, n11, n37801, 
         \disp_ctrl/n12_adj_2340 , n4_adj_2438, n38345, n4_adj_2487, 
         \disp_ctrl/n38369 , p_powerup_N_941, n33627, p_powerup_N_940, n10, 
         n4_adj_2492, n31356, n37863, n38350, n38349, n6_adj_2458, n38241, 
         n9_adj_2475, n11_adj_2474, n7, n37894, \disp_ctrl/n7_adj_2314 , 
         n9_adj_2457, n13_adj_2455, n11_adj_2456, n38006, n4, n23, 
         \col_ctrl/power_spawn_N_2039 , n4_adj_2479, n38403, n38304, n38086, 
         n38233, n39912, n38084, n39916, n38356, n38355, n6_adj_2464, 
         n8_adj_2511, n33677, \disp_ctrl/n11 , n79, n4_adj_2465, n6, n33613, 
         \vga_ctrl/n14_adj_2390 , \disp_ctrl/scrB_mod/n7 , 
         \disp_ctrl/scrB_mod/n34798 , n6_adj_2506, n5_adj_2507, 
         \disp_ctrl/scrB_mod/n5_c , \disp_ctrl/scrB_mod/n10 , n63_adj_2493, 
         n18, n11557, n4547, \disp_ctrl/scrA_mod/n3942 , 
         \disp_ctrl/scrA_mod/l_5_N_1077 , n8_adj_2436, \vga_ctrl/n33601 , 
         n6_adj_2500, \disp_ctrl/n34593 , n15_adj_2494, 
         \disp_ctrl/n4_adj_2317 , \disp_ctrl/n18_adj_2318 , 
         \disp_ctrl/n14_adj_2319 , \disp_ctrl/n13_adj_2316 , 
         \disp_ctrl/n4_adj_2250 , \vga_ctrl/n14504 , \vga_ctrl/n14528 , n12, 
         n4424, n11699, \disp_ctrl/scrB_mod/n4393 , \vga_ctrl/n10_c , n34623, 
         \disp_ctrl/n4_adj_2302 , \disp_ctrl/n18_c , \disp_ctrl/n14_adj_2303 , 
         \disp_ctrl/n13_adj_2301 , n34650, n17_adj_2495, \vga_ctrl/n105 , 
         \vga_ctrl/n10_adj_2379 , \disp_ctrl/n2 , \vga_ctrl/n4_adj_2380 , 
         \disp_ctrl/n17_adj_2313 , \vga_ctrl/n130 , \vga_ctrl/n38334 , 
         \vga_ctrl/n12_adj_2389 , \col_ctrl/n4_adj_2153 , n35517, 
         \disp_ctrl/n40042 , \disp_ctrl/scrA_mod/n33617 , 
         \disp_ctrl/scrA_mod/n4_c , n122, n11583, n11587, \vga_ctrl/n119 , 
         \vga_ctrl/n97 , \disp_ctrl/scrB_mod/n12_c , n14512, 
         \disp_ctrl/n11571 , n11553, n5_adj_2509, n5_adj_2505, 
         \disp_ctrl/p_gameover , \col_ctrl/n11865 , \vga_ctrl/n40052 , n172, 
         \vga_ctrl/n48_adj_2386 , n14628, n33643, p_padA_s_N_785, 
         p_padA_s_N_782, \vga_ctrl/n38336 , \vga_ctrl/n38335 , n38218, n38126, 
         n39937, n38215, \disp_ctrl/n39943 , \disp_ctrl/n38124 , p_padA_N_348, 
         n4557, \disp_ctrl/p_padA_N_278 , n6_adj_2444, n37811, p_padA_N_384, 
         \disp_ctrl/n33428 , n38268, n38384, \disp_ctrl/n38390 , 
         \disp_ctrl/n38389 , \disp_ctrl/p_padA_N_452 , n38383, n14_adj_2454, 
         n15_adj_2453, n20, \col_ctrl/n4555 , n38400, \col_ctrl/n6_adj_2186 , 
         n38382, n38381, n38399, n38236, n15_adj_2466, n4_adj_2459, 
         n15_adj_2446, \disp_ctrl/n15_adj_2344 , n38339, n14_adj_2447, 
         \col_ctrl/n4_adj_2144 , n4318, \col_ctrl/n8 , 
         \col_ctrl/power_en_N_1997 , n38354, n38308, \disp_ctrl/n5_adj_2251 , 
         \disp_ctrl/n14_adj_2347 , n4_adj_2471, n38401, n38352, n38351, 
         n4_adj_2452, n38337, n6_adj_2461, \disp_ctrl/n38426 , 
         \disp_ctrl/n38425 , \disp_ctrl/n5_c , \disp_ctrl/p_ball_s2_N_746 , 
         \disp_ctrl/n16 , \disp_ctrl/n6_adj_2245 , \disp_ctrl/n21 , n34556, 
         \col_ctrl/n3 , \disp_ctrl/n6_c , \disp_ctrl/n5_adj_2244 , 
         \disp_ctrl/n38186 , \disp_ctrl/n38189 , \disp_ctrl/n40071 , 
         \disp_ctrl/n38421 , \disp_ctrl/n40074 , \disp_ctrl/n38187 , 
         \disp_ctrl/n4_c , \disp_ctrl/n38430 , \disp_ctrl/n38429 , 
         \disp_ctrl/n6_adj_2246 , \disp_ctrl/n37675 , \disp_ctrl/n4_adj_2248 , 
         \disp_ctrl/n4_adj_2249 , \disp_ctrl/n22 , \disp_ctrl/n35563 , 
         \disp_ctrl/n20_adj_2346 , \disp_ctrl/n19 , \disp_ctrl/n6_adj_2282 , 
         \disp_ctrl/n3 , \disp_ctrl/n37915 , \disp_ctrl/n1_adj_2350 , 
         \disp_ctrl/p_ball_s1_N_701 , \disp_ctrl/n11_adj_2252 , 
         \disp_ctrl/n38362 , \disp_ctrl/n37843 , \disp_ctrl/n13 , 
         \disp_ctrl/n9 , \disp_ctrl/n38056 , \disp_ctrl/n34789 , 
         \disp_ctrl/n20_adj_2297 , \disp_ctrl/n35501 , \disp_ctrl/n35499 , 
         \disp_ctrl/n35503 , \disp_ctrl/n14_adj_2300 , \disp_ctrl/n35551 , 
         \disp_ctrl/n1_adj_2299 , \disp_ctrl/n15_c , \disp_ctrl/n38361 , 
         \disp_ctrl/n38213 , \disp_ctrl/n38220 , \disp_ctrl/n7 , 
         \disp_ctrl/n37737 , \disp_ctrl/n38146 , \disp_ctrl/p_ball_s2 , 
         \disp_ctrl/n8_c , \disp_ctrl/n17_c , \disp_ctrl/n38433 , 
         \disp_ctrl/n38200 , \disp_ctrl/n38423 , \disp_ctrl/n38434 , 
         \disp_ctrl/n34422 , flick, \disp_ctrl/p_ball_N_243 , 
         \disp_ctrl/p_ball_N_209 , \disp_ctrl/n38372 , \disp_ctrl/n38388 , 
         \disp_ctrl/n38387 , \disp_ctrl/n15_adj_2255 , \disp_ctrl/n37986 , 
         \disp_ctrl/n38293 , \disp_ctrl/n14_c , \disp_ctrl/n6_adj_2256 , 
         \disp_ctrl/n11_adj_2259 , \disp_ctrl/n13_adj_2258 , 
         \disp_ctrl/n9_adj_2257 , \disp_ctrl/n9_adj_2291 , 
         \disp_ctrl/n11_adj_2261 , \disp_ctrl/n37873 , 
         \disp_ctrl/n13_adj_2262 , \disp_ctrl/n9_adj_2263 , \disp_ctrl/n38026 , 
         \disp_ctrl/n40088 , \disp_ctrl/n14_adj_2355 , \disp_ctrl/n38195 , 
         \disp_ctrl/n38227 , \disp_ctrl/n38183 , \disp_ctrl/n40091 , 
         \disp_ctrl/n37689 , \disp_ctrl/n38406 , \disp_ctrl/n38405 , 
         \disp_ctrl/n4_adj_2264 , \disp_ctrl/n38395 , \disp_ctrl/n14_adj_2265 , 
         \disp_ctrl/n37963 , \disp_ctrl/n15_adj_2266 , \disp_ctrl/n38253 , 
         \disp_ctrl/n38396 , \disp_ctrl/n38392 , \disp_ctrl/n38391 , 
         \disp_ctrl/n37937 , \disp_ctrl/n13_adj_2269 , \disp_ctrl/n9_adj_2268 , 
         \disp_ctrl/n11_adj_2270 , \disp_ctrl/n4_adj_2271 , 
         \disp_ctrl/n6_adj_2272 , \disp_ctrl/n15_adj_2273 , \disp_ctrl/n38371 , 
         \disp_ctrl/n14_adj_2275 , \disp_ctrl/n38279 , \disp_ctrl/n6_adj_2274 , 
         \disp_ctrl/p_padB_N_572 , \disp_ctrl/n6_adj_2277 , \disp_ctrl/n38263 , 
         \disp_ctrl/n37905 , \disp_ctrl/n13_adj_2348 , 
         \disp_ctrl/n11_adj_2349 , \disp_ctrl/n9_adj_2345 , \disp_ctrl/n37996 , 
         \disp_ctrl/n6_adj_2278 , \disp_ctrl/n6_adj_2279 , \disp_ctrl/n38295 , 
         \disp_ctrl/n38366 , \disp_ctrl/n38365 , \disp_ctrl/n38272 , 
         \disp_ctrl/n38046 , \disp_ctrl/n15_adj_2286 , \disp_ctrl/n37853 , 
         \disp_ctrl/n13_adj_2293 , \disp_ctrl/n11_adj_2294 , 
         \disp_ctrl/n6_adj_2280 , \disp_ctrl/n4_adj_2281 , \disp_ctrl/n38207 , 
         \disp_ctrl/n35547 , \disp_ctrl/n35557 , \disp_ctrl/n35545 , 
         \disp_ctrl/scrB_mod/n4_c , \disp_ctrl/scrB_mod/n34372 , 
         \disp_ctrl/n38380 , \disp_ctrl/n38379 , \disp_ctrl/n20 , 
         \disp_ctrl/n35561 , \disp_ctrl/n1 , \disp_ctrl/n35559 , 
         \disp_ctrl/n3_adj_2290 , \disp_ctrl/n5_adj_2289 , 
         \disp_ctrl/n9_adj_2287 , \disp_ctrl/n13_adj_2288 , \disp_ctrl/n38414 , 
         \disp_ctrl/n38413 , \disp_ctrl/n35496 , \disp_ctrl/n6_adj_2292 , 
         \disp_ctrl/n4_adj_2298 , \disp_ctrl/n16_adj_2329 , \disp_ctrl/n38398 , 
         \disp_ctrl/n38397 , \disp_ctrl/n14_adj_2307 , \disp_ctrl/n38202 , 
         \disp_ctrl/n37953 , \disp_ctrl/n38245 , \disp_ctrl/n40123 , 
         \disp_ctrl/n37951 , \disp_ctrl/n40129 , \disp_ctrl/n38420 , 
         \disp_ctrl/n38419 , \disp_ctrl/n6_adj_2304 , \disp_ctrl/n34637 , 
         \disp_ctrl/n13_adj_2305 , \disp_ctrl/n18_adj_2306 , 
         \disp_ctrl/n4_adj_2308 , \disp_ctrl/n11_adj_2310 , 
         \disp_ctrl/n15_adj_2309 , \disp_ctrl/n12_c , \disp_ctrl/n39963 , 
         \disp_ctrl/n39959 , \disp_ctrl/n14_adj_2322 , \disp_ctrl/n37766 , 
         \disp_ctrl/n34426 , \disp_ctrl/n13_adj_2320 , 
         \disp_ctrl/n18_adj_2321 , \disp_ctrl/n4_adj_2315 , 
         \disp_ctrl/n12_adj_2325 , \disp_ctrl/n15_adj_2323 , 
         \disp_ctrl/n11_adj_2324 , \disp_ctrl/n15_adj_2327 , 
         \disp_ctrl/n13_adj_2326 , \disp_ctrl/n14_adj_2328 , 
         \disp_ctrl/n12_adj_2332 , \disp_ctrl/n15_adj_2330 , 
         \disp_ctrl/n11_adj_2331 , \disp_ctrl/n16_adj_2336 , 
         \disp_ctrl/n14_adj_2335 , \disp_ctrl/n13_adj_2333 , 
         \disp_ctrl/n15_adj_2334 , \disp_ctrl/n12_adj_2339 , 
         \disp_ctrl/n15_adj_2337 , \disp_ctrl/n11_adj_2338 , 
         \disp_ctrl/n37948 , \disp_ctrl/n6_adj_2267 , \disp_ctrl/p_padB_N_639 , 
         \disp_ctrl/n38385 , \disp_ctrl/n14_adj_2343 , \disp_ctrl/n4_adj_2351 , 
         \disp_ctrl/n38377 , \disp_ctrl/n38252 , \disp_ctrl/n37973 , 
         \disp_ctrl/n38257 , \disp_ctrl/n37971 , \disp_ctrl/n38394 , 
         \disp_ctrl/n38393 , \disp_ctrl/n6_adj_2352 , \disp_ctrl/n37927 , 
         \disp_ctrl/n4_adj_2353 , \disp_ctrl/n4_adj_2354 , \disp_ctrl/n38411 , 
         \disp_ctrl/scrB_mod/n37655 , \disp_ctrl/scrB_mod/n37653 , n4_adj_2462, 
         power_en_N_1850, n33516, \col_ctrl/n93 , \col_ctrl/n10 , 
         \col_ctrl/n6_adj_2228 , \col_ctrl/n818 , \col_ctrl/n9 , 
         \col_ctrl/n14_adj_2164 , \col_ctrl/n9_adj_2216 , \col_ctrl/n4_c , 
         \col_ctrl/n2 , \col_ctrl/n34664 , \col_ctrl/n11800 , 
         \col_ctrl/n33441 , \col_ctrl/n1981 , \col_ctrl/n3_adj_2152 , 
         \col_ctrl/n2060 , \col_ctrl/n11606 , \col_ctrl/n49 , n44, 
         \col_ctrl/n15_adj_2155 , n30, n47, \power_en_N_1850$n1 , 
         \col_ctrl/n1941 , \col_ctrl/x_l_ball_vel[0] , 
         \col_ctrl/x_r_ball_vel[0] , \col_ctrl/n4515 , \col_ctrl/n6_adj_2184 , 
         \col_ctrl/n4_adj_2166 , \col_ctrl/n34434 , \col_ctrl/n6 , 
         \col_ctrl/n2013 , \col_ctrl/n11099 , \col_ctrl/n11019 , 
         \col_ctrl/n20_adj_2167 , n33519, \rst_gen_inst/n8 , 
         \col_ctrl/pad_col_N_1774 , \col_ctrl/pad_col_N_1670 , n33500, 
         \col_ctrl/n7314 , \col_ctrl/n8_adj_2187 , \col_ctrl/n10_adj_2189 , 
         \col_ctrl/n38358 , \col_ctrl/n4_adj_2182 , \col_ctrl/n34700 , 
         \col_ctrl/n6_adj_2185 , \col_ctrl/wall_col_N_1622 , 
         \col_ctrl/pad_col_N_1669 , \col_ctrl/wall_col_N_1623 , 
         \col_ctrl/n4512 , \col_ctrl/n4091 , \col_ctrl/n38357 , 
         \col_ctrl/n15_adj_2191 , \col_ctrl/n38066 , \col_ctrl/n38222 , 
         \col_ctrl/n38209 , \col_ctrl/n38410 , \col_ctrl/n38409 , 
         \col_ctrl/n9_adj_2193 , \col_ctrl/n13_adj_2194 , \col_ctrl/n37832 , 
         \col_ctrl/n11_adj_2195 , \col_ctrl/n9_adj_2206 , 
         \col_ctrl/n4_adj_2198 , \col_ctrl/n7_adj_2199 , \col_ctrl/n1166 , 
         \col_ctrl/n9_adj_2222 , \col_ctrl/n14_adj_2223 , 
         \col_ctrl/n6_adj_2192 , \col_ctrl/n6_adj_2201 , \col_ctrl/n38275 , 
         \col_ctrl/n38373 , \col_ctrl/n38278 , \col_ctrl/n38016 , 
         \col_ctrl/n15_adj_2205 , \col_ctrl/n37883 , \col_ctrl/n13_adj_2207 , 
         \col_ctrl/n11_adj_2208 , \col_ctrl/n34536 , \col_ctrl/n5_adj_2212 , 
         \col_ctrl/n6_adj_2213 , \col_ctrl/n9_adj_2217 , \col_ctrl/n38376 , 
         \col_ctrl/n38375 , \col_ctrl/n4_adj_2210 , \col_ctrl/n4_adj_2214 , 
         \col_ctrl/n9_adj_2229 , \col_ctrl/n14_adj_2230 , n2009, n11430, n2007, 
         n11434, \y_padA_vel[2] , \y_padB_vel[2] , \col_ctrl/n654 , 
         \col_ctrl/n727 , \col_ctrl/n6_adj_2227 , \col_ctrl/n12_adj_2231 , 
         \rst_gen_inst/n10 , \rst_gen_inst/n33463 , \rst_gen_inst/n33450 , 
         n38346, n38404, n38338, n38402, \disp_ctrl/n38412 , 
         \disp_ctrl/n38208 , \disp_ctrl/n38370 , \disp_ctrl/n38364 , 
         \disp_ctrl/n38378 , \col_ctrl/n4651 , \col_ctrl/n4738 , n4939, 
         \vga_ctrl/hsync_N_112 , \vga_ctrl/n14505 , \vga_ctrl/n34433 , j01_c, 
         \vga_ctrl/n124 , \vga_ctrl/vsync_N_123 , j05_c, n4896, n5_adj_2480, 
         \col_ctrl/n12930$n2 , \col_ctrl/n4692 , \col_ctrl/n5517 , 
         \col_ctrl/n1944 , n4885, n76, n4927, \col_ctrl/n30643 , 
         \col_ctrl/y_padB_vel[1] , \col_ctrl/n3129[0] , 
         \col_ctrl/y_padA_vel[1] , n7_adj_2486, \col_ctrl/wall_col_N_1619 , 
         \n4783$n0 , \enable_gen/pause_N_1248 , flick_N_1304, \col_ctrl/n3711 , 
         \col_ctrl/x_r_ball_vel[1] , \col_ctrl/x_l_ball_vel[1] , 
         \col_ctrl/pad_col_N_1665 , j06_c, \col_ctrl/power_dir_N_2043 , 
         \col_ctrl/n4929 , \col_ctrl/n43_adj_2141 , \col_ctrl/n12930 , 
         \col_ctrl/n1097[7] , \col_ctrl/n1131[7] , \col_ctrl/n1943 , 
         \col_ctrl/n1942 , \col_ctrl/n663[7] , \NULL/sig_000/FeedThruLUT , 
         \col_ctrl/power_spawn_N_2036 , \col_ctrl/n29478 , 
         \col_ctrl/n17_adj_2235[2] , \col_ctrl/n11081 , clk_in_c, 
         \mypll/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .DI1(\enable_gen/n81[0] ), .D1(\enable_gen/n41344 ), 
    .C1(\enable_gen/n19 ), .B1(\j06_pad.vcc ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(n4783), .CLK(clk), .CIN1(\enable_gen/n41344 ), .Q1(\enable_gen/n19 ), 
    .F1(\enable_gen/n81[0] ), .COUT1(\enable_gen/n29813 ), 
    .COUT0(\enable_gen/n41344 ));
  SLICE_1 SLICE_1( .DI1(\enable_gen/n97[22] ), .DI0(\enable_gen/n97[21] ), 
    .D1(\enable_gen/n41452 ), .C1(\enable_gen/counterflick[22] ), 
    .D0(\enable_gen/n29877 ), .C0(\enable_gen/counterflick[21] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29877 ), .CIN1(\enable_gen/n41452 ), 
    .Q0(\enable_gen/counterflick[21] ), .Q1(\enable_gen/counterflick[22] ), 
    .F0(\enable_gen/n97[21] ), .F1(\enable_gen/n97[22] ), 
    .COUT0(\enable_gen/n41452 ));
  SLICE_2 SLICE_2( .DI1(\enable_gen/n97[20] ), .DI0(\enable_gen/n97[19] ), 
    .D1(\enable_gen/n41449 ), .C1(\enable_gen/counterflick[20] ), 
    .D0(\enable_gen/n29875 ), .C0(\enable_gen/counterflick[19] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29875 ), .CIN1(\enable_gen/n41449 ), 
    .Q0(\enable_gen/counterflick[19] ), .Q1(\enable_gen/counterflick[20] ), 
    .F0(\enable_gen/n97[19] ), .F1(\enable_gen/n97[20] ), 
    .COUT1(\enable_gen/n29877 ), .COUT0(\enable_gen/n41449 ));
  SLICE_3 SLICE_3( .DI1(\enable_gen/n97[18] ), .DI0(\enable_gen/n97[17] ), 
    .D1(\enable_gen/n41446 ), .C1(\enable_gen/counterflick[18] ), 
    .D0(\enable_gen/n29873 ), .C0(\enable_gen/counterflick[17] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29873 ), .CIN1(\enable_gen/n41446 ), 
    .Q0(\enable_gen/counterflick[17] ), .Q1(\enable_gen/counterflick[18] ), 
    .F0(\enable_gen/n97[17] ), .F1(\enable_gen/n97[18] ), 
    .COUT1(\enable_gen/n29875 ), .COUT0(\enable_gen/n41446 ));
  SLICE_4 SLICE_4( .DI1(\enable_gen/n97[16] ), .DI0(\enable_gen/n97[15] ), 
    .D1(\enable_gen/n41443 ), .C1(\enable_gen/counterflick[16] ), 
    .D0(\enable_gen/n29871 ), .C0(\enable_gen/counterflick[15] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29871 ), .CIN1(\enable_gen/n41443 ), 
    .Q0(\enable_gen/counterflick[15] ), .Q1(\enable_gen/counterflick[16] ), 
    .F0(\enable_gen/n97[15] ), .F1(\enable_gen/n97[16] ), 
    .COUT1(\enable_gen/n29873 ), .COUT0(\enable_gen/n41443 ));
  SLICE_5 SLICE_5( .DI1(\enable_gen/n97[14] ), .DI0(\enable_gen/n97[13] ), 
    .D1(\enable_gen/n41422 ), .C1(\enable_gen/counterflick[14] ), 
    .D0(\enable_gen/n29869 ), .C0(\enable_gen/counterflick[13] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29869 ), .CIN1(\enable_gen/n41422 ), 
    .Q0(\enable_gen/counterflick[13] ), .Q1(\enable_gen/counterflick[14] ), 
    .F0(\enable_gen/n97[13] ), .F1(\enable_gen/n97[14] ), 
    .COUT1(\enable_gen/n29871 ), .COUT0(\enable_gen/n41422 ));
  SLICE_6 SLICE_6( .DI1(\enable_gen/n97[12] ), .DI0(\enable_gen/n97[11] ), 
    .D1(\enable_gen/n41419 ), .C1(\enable_gen/counterflick[12] ), 
    .D0(\enable_gen/n29867 ), .C0(\enable_gen/counterflick[11] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29867 ), .CIN1(\enable_gen/n41419 ), 
    .Q0(\enable_gen/counterflick[11] ), .Q1(\enable_gen/counterflick[12] ), 
    .F0(\enable_gen/n97[11] ), .F1(\enable_gen/n97[12] ), 
    .COUT1(\enable_gen/n29869 ), .COUT0(\enable_gen/n41419 ));
  SLICE_7 SLICE_7( .DI1(\enable_gen/n97[10] ), .DI0(\enable_gen/n97[9] ), 
    .D1(\enable_gen/n41416 ), .C1(\enable_gen/counterflick[10] ), 
    .D0(\enable_gen/n29865 ), .C0(\enable_gen/counterflick[9] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29865 ), .CIN1(\enable_gen/n41416 ), 
    .Q0(\enable_gen/counterflick[9] ), .Q1(\enable_gen/counterflick[10] ), 
    .F0(\enable_gen/n97[9] ), .F1(\enable_gen/n97[10] ), 
    .COUT1(\enable_gen/n29867 ), .COUT0(\enable_gen/n41416 ));
  SLICE_8 SLICE_8( .DI1(\enable_gen/n97[8] ), .DI0(\enable_gen/n97[7] ), 
    .D1(\enable_gen/n41413 ), .C1(\enable_gen/counterflick[8] ), 
    .D0(\enable_gen/n29863 ), .C0(\enable_gen/counterflick[7] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29863 ), .CIN1(\enable_gen/n41413 ), 
    .Q0(\enable_gen/counterflick[7] ), .Q1(\enable_gen/counterflick[8] ), 
    .F0(\enable_gen/n97[7] ), .F1(\enable_gen/n97[8] ), 
    .COUT1(\enable_gen/n29865 ), .COUT0(\enable_gen/n41413 ));
  SLICE_9 SLICE_9( .DI1(\enable_gen/n97[6] ), .DI0(\enable_gen/n97[5] ), 
    .D1(\enable_gen/n41410 ), .C1(\enable_gen/n17_adj_2412 ), 
    .D0(\enable_gen/n29861 ), .C0(\enable_gen/n18_adj_2414 ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29861 ), .CIN1(\enable_gen/n41410 ), 
    .Q0(\enable_gen/n18_adj_2414 ), .Q1(\enable_gen/n17_adj_2412 ), 
    .F0(\enable_gen/n97[5] ), .F1(\enable_gen/n97[6] ), 
    .COUT1(\enable_gen/n29863 ), .COUT0(\enable_gen/n41410 ));
  SLICE_10 SLICE_10( .DI1(\enable_gen/n97[4] ), .DI0(\enable_gen/n97[3] ), 
    .D1(\enable_gen/n41293 ), .C1(\enable_gen/n19_adj_2410 ), 
    .D0(\enable_gen/n29859 ), .C0(\enable_gen/n20 ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29859 ), .CIN1(\enable_gen/n41293 ), 
    .Q0(\enable_gen/n20 ), .Q1(\enable_gen/n19_adj_2410 ), 
    .F0(\enable_gen/n97[3] ), .F1(\enable_gen/n97[4] ), 
    .COUT1(\enable_gen/n29861 ), .COUT0(\enable_gen/n41293 ));
  SLICE_11 SLICE_11( .DI1(\enable_gen/n97[2] ), .DI0(\enable_gen/n97[1] ), 
    .D1(\enable_gen/n41290 ), .C1(\enable_gen/n21_adj_2408 ), 
    .D0(\enable_gen/n29857 ), .C0(\enable_gen/n22_adj_2405 ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN0(\enable_gen/n29857 ), .CIN1(\enable_gen/n41290 ), 
    .Q0(\enable_gen/n22_adj_2405 ), .Q1(\enable_gen/n21_adj_2408 ), 
    .F0(\enable_gen/n97[1] ), .F1(\enable_gen/n97[2] ), 
    .COUT1(\enable_gen/n29859 ), .COUT0(\enable_gen/n41290 ));
  SLICE_12 SLICE_12( .DI1(\enable_gen/n97[0] ), .D1(\enable_gen/n41287 ), 
    .C1(\enable_gen/n23_adj_2399 ), .B1(\j06_pad.vcc ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4753 ), .CLK(clk), 
    .CIN1(\enable_gen/n41287 ), .Q1(\enable_gen/n23_adj_2399 ), 
    .F1(\enable_gen/n97[0] ), .COUT1(\enable_gen/n29857 ), 
    .COUT0(\enable_gen/n41287 ));
  SLICE_13 SLICE_13( .DI1(\enable_gen/n97_adj_2435[22] ), 
    .DI0(\enable_gen/n97_adj_2435[21] ), .D1(\enable_gen/n41404 ), 
    .C1(\enable_gen/countergmv[22] ), .D0(\enable_gen/n29853 ), 
    .C0(\enable_gen/countergmv[21] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29853 ), 
    .CIN1(\enable_gen/n41404 ), .Q0(\enable_gen/countergmv[21] ), 
    .Q1(\enable_gen/countergmv[22] ), .F0(\enable_gen/n97_adj_2435[21] ), 
    .F1(\enable_gen/n97_adj_2435[22] ), .COUT0(\enable_gen/n41404 ));
  SLICE_14 SLICE_14( .DI1(\enable_gen/n97_adj_2435[20] ), 
    .DI0(\enable_gen/n97_adj_2435[19] ), .D1(\enable_gen/n41401 ), 
    .C1(\enable_gen/countergmv[20] ), .D0(\enable_gen/n29851 ), 
    .C0(\enable_gen/countergmv[19] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29851 ), 
    .CIN1(\enable_gen/n41401 ), .Q0(\enable_gen/countergmv[19] ), 
    .Q1(\enable_gen/countergmv[20] ), .F0(\enable_gen/n97_adj_2435[19] ), 
    .F1(\enable_gen/n97_adj_2435[20] ), .COUT1(\enable_gen/n29853 ), 
    .COUT0(\enable_gen/n41401 ));
  SLICE_15 SLICE_15( .DI1(\enable_gen/n97_adj_2435[18] ), 
    .DI0(\enable_gen/n97_adj_2435[17] ), .D1(\enable_gen/n41398 ), 
    .C1(\enable_gen/countergmv[18] ), .D0(\enable_gen/n29849 ), 
    .C0(\enable_gen/countergmv[17] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29849 ), 
    .CIN1(\enable_gen/n41398 ), .Q0(\enable_gen/countergmv[17] ), 
    .Q1(\enable_gen/countergmv[18] ), .F0(\enable_gen/n97_adj_2435[17] ), 
    .F1(\enable_gen/n97_adj_2435[18] ), .COUT1(\enable_gen/n29851 ), 
    .COUT0(\enable_gen/n41398 ));
  SLICE_16 SLICE_16( .DI1(\enable_gen/n97_adj_2435[16] ), 
    .DI0(\enable_gen/n97_adj_2435[15] ), .D1(\enable_gen/n41395 ), 
    .C1(\enable_gen/countergmv[16] ), .D0(\enable_gen/n29847 ), 
    .C0(\enable_gen/countergmv[15] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29847 ), 
    .CIN1(\enable_gen/n41395 ), .Q0(\enable_gen/countergmv[15] ), 
    .Q1(\enable_gen/countergmv[16] ), .F0(\enable_gen/n97_adj_2435[15] ), 
    .F1(\enable_gen/n97_adj_2435[16] ), .COUT1(\enable_gen/n29849 ), 
    .COUT0(\enable_gen/n41395 ));
  SLICE_17 SLICE_17( .DI1(\enable_gen/n97_adj_2435[14] ), 
    .DI0(\enable_gen/n97_adj_2435[13] ), .D1(\enable_gen/n41392 ), 
    .C1(\enable_gen/countergmv[14] ), .D0(\enable_gen/n29845 ), 
    .C0(\enable_gen/countergmv[13] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29845 ), 
    .CIN1(\enable_gen/n41392 ), .Q0(\enable_gen/countergmv[13] ), 
    .Q1(\enable_gen/countergmv[14] ), .F0(\enable_gen/n97_adj_2435[13] ), 
    .F1(\enable_gen/n97_adj_2435[14] ), .COUT1(\enable_gen/n29847 ), 
    .COUT0(\enable_gen/n41392 ));
  SLICE_18 SLICE_18( .DI1(\enable_gen/n97_adj_2435[12] ), 
    .DI0(\enable_gen/n97_adj_2435[11] ), .D1(\enable_gen/n41389 ), 
    .C1(\enable_gen/countergmv[12] ), .D0(\enable_gen/n29843 ), 
    .C0(\enable_gen/countergmv[11] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29843 ), 
    .CIN1(\enable_gen/n41389 ), .Q0(\enable_gen/countergmv[11] ), 
    .Q1(\enable_gen/countergmv[12] ), .F0(\enable_gen/n97_adj_2435[11] ), 
    .F1(\enable_gen/n97_adj_2435[12] ), .COUT1(\enable_gen/n29845 ), 
    .COUT0(\enable_gen/n41389 ));
  SLICE_19 SLICE_19( .DI1(\enable_gen/n97_adj_2435[10] ), 
    .DI0(\enable_gen/n97_adj_2435[9] ), .D1(\enable_gen/n41386 ), 
    .C1(\enable_gen/countergmv[10] ), .D0(\enable_gen/n29841 ), 
    .C0(\enable_gen/countergmv[9] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29841 ), 
    .CIN1(\enable_gen/n41386 ), .Q0(\enable_gen/countergmv[9] ), 
    .Q1(\enable_gen/countergmv[10] ), .F0(\enable_gen/n97_adj_2435[9] ), 
    .F1(\enable_gen/n97_adj_2435[10] ), .COUT1(\enable_gen/n29843 ), 
    .COUT0(\enable_gen/n41386 ));
  SLICE_20 SLICE_20( .DI1(\enable_gen/n97_adj_2435[8] ), 
    .DI0(\enable_gen/n97_adj_2435[7] ), .D1(\enable_gen/n41383 ), 
    .C1(\enable_gen/countergmv[8] ), .D0(\enable_gen/n29839 ), 
    .C0(\enable_gen/countergmv[7] ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29839 ), 
    .CIN1(\enable_gen/n41383 ), .Q0(\enable_gen/countergmv[7] ), 
    .Q1(\enable_gen/countergmv[8] ), .F0(\enable_gen/n97_adj_2435[7] ), 
    .F1(\enable_gen/n97_adj_2435[8] ), .COUT1(\enable_gen/n29841 ), 
    .COUT0(\enable_gen/n41383 ));
  SLICE_21 SLICE_21( .DI1(\enable_gen/n97_adj_2435[6] ), 
    .DI0(\enable_gen/n97_adj_2435[5] ), .D1(\enable_gen/n41380 ), 
    .C1(\enable_gen/countergmv[6] ), .D0(\enable_gen/n29837 ), 
    .C0(\enable_gen/n18_adj_2406 ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29837 ), 
    .CIN1(\enable_gen/n41380 ), .Q0(\enable_gen/n18_adj_2406 ), 
    .Q1(\enable_gen/countergmv[6] ), .F0(\enable_gen/n97_adj_2435[5] ), 
    .F1(\enable_gen/n97_adj_2435[6] ), .COUT1(\enable_gen/n29839 ), 
    .COUT0(\enable_gen/n41380 ));
  SLICE_22 SLICE_22( .DI1(\enable_gen/n97_adj_2435[4] ), 
    .DI0(\enable_gen/n97_adj_2435[3] ), .D1(\enable_gen/n41377 ), 
    .C1(\enable_gen/n19_adj_2401 ), .D0(\enable_gen/n29835 ), 
    .C0(\enable_gen/n20_adj_2403 ), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(\enable_gen/n4696 ), .CLK(clk), .CIN0(\enable_gen/n29835 ), 
    .CIN1(\enable_gen/n41377 ), .Q0(\enable_gen/n20_adj_2403 ), 
    .Q1(\enable_gen/n19_adj_2401 ), .F0(\enable_gen/n97_adj_2435[3] ), 
    .F1(\enable_gen/n97_adj_2435[4] ), .COUT1(\enable_gen/n29837 ), 
    .COUT0(\enable_gen/n41377 ));
  SLICE_23 SLICE_23( .DI1(\enable_gen/n97_adj_2435[2] ), 
    .DI0(\enable_gen/n97_adj_2435[1] ), .D1(\enable_gen/n41374 ), 
    .C1(\enable_gen/n21 ), .D0(\enable_gen/n29833 ), .C0(\enable_gen/n22 ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4696 ), .CLK(clk), 
    .CIN0(\enable_gen/n29833 ), .CIN1(\enable_gen/n41374 ), 
    .Q0(\enable_gen/n22 ), .Q1(\enable_gen/n21 ), 
    .F0(\enable_gen/n97_adj_2435[1] ), .F1(\enable_gen/n97_adj_2435[2] ), 
    .COUT1(\enable_gen/n29835 ), .COUT0(\enable_gen/n41374 ));
  SLICE_24 SLICE_24( .DI1(\enable_gen/n97_adj_2435[0] ), 
    .D1(\enable_gen/n41320 ), .C1(\enable_gen/n23 ), .B1(\j06_pad.vcc ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(\enable_gen/n4696 ), .CLK(clk), 
    .CIN1(\enable_gen/n41320 ), .Q1(\enable_gen/n23 ), 
    .F1(\enable_gen/n97_adj_2435[0] ), .COUT1(\enable_gen/n29833 ), 
    .COUT0(\enable_gen/n41320 ));
  SLICE_25 SLICE_25( .DI1(\enable_gen/n81[18] ), .DI0(\enable_gen/n81[17] ), 
    .D1(\enable_gen/n41407 ), .C1(\counter[18] ), .D0(\enable_gen/n29829 ), 
    .C0(\counter[17] ), .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), .CLK(clk), 
    .CIN0(\enable_gen/n29829 ), .CIN1(\enable_gen/n41407 ), .Q0(\counter[17] ), 
    .Q1(\counter[18] ), .F0(\enable_gen/n81[17] ), .F1(\enable_gen/n81[18] ), 
    .COUT0(\enable_gen/n41407 ));
  SLICE_26 SLICE_26( .DI1(\enable_gen/n81[16] ), .DI0(\enable_gen/n81[15] ), 
    .D1(\enable_gen/n41368 ), .C1(\enable_gen/counter[16] ), 
    .D0(\enable_gen/n29827 ), .C0(pad_buzz_en), .CE(\enable_gen/pause_N_1246 ), 
    .LSR(n4783), .CLK(clk), .CIN0(\enable_gen/n29827 ), 
    .CIN1(\enable_gen/n41368 ), .Q0(pad_buzz_en), 
    .Q1(\enable_gen/counter[16] ), .F0(\enable_gen/n81[15] ), 
    .F1(\enable_gen/n81[16] ), .COUT1(\enable_gen/n29829 ), 
    .COUT0(\enable_gen/n41368 ));
  SLICE_27 SLICE_27( .DI1(\enable_gen/n81[14] ), .DI0(\enable_gen/n81[13] ), 
    .D1(\enable_gen/n41365 ), .C1(\enable_gen/counter[14] ), 
    .D0(\enable_gen/n29825 ), .C0(\enable_gen/counter[13] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), .CLK(clk), 
    .CIN0(\enable_gen/n29825 ), .CIN1(\enable_gen/n41365 ), 
    .Q0(\enable_gen/counter[13] ), .Q1(\enable_gen/counter[14] ), 
    .F0(\enable_gen/n81[13] ), .F1(\enable_gen/n81[14] ), 
    .COUT1(\enable_gen/n29827 ), .COUT0(\enable_gen/n41365 ));
  SLICE_28 SLICE_28( .DI1(\enable_gen/n81[12] ), .DI0(\enable_gen/n81[11] ), 
    .D1(\enable_gen/n41362 ), .C1(wall_buzz_en), .D0(\enable_gen/n29823 ), 
    .C0(\enable_gen/counter[11] ), .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), 
    .CLK(clk), .CIN0(\enable_gen/n29823 ), .CIN1(\enable_gen/n41362 ), 
    .Q0(\enable_gen/counter[11] ), .Q1(wall_buzz_en), 
    .F0(\enable_gen/n81[11] ), .F1(\enable_gen/n81[12] ), 
    .COUT1(\enable_gen/n29825 ), .COUT0(\enable_gen/n41362 ));
  SLICE_29 SLICE_29( .DI1(\enable_gen/n81[10] ), .DI0(\enable_gen/n81[9] ), 
    .D1(\enable_gen/n41359 ), .C1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/n29821 ), .C0(\enable_gen/counter[9] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), .CLK(clk), 
    .CIN0(\enable_gen/n29821 ), .CIN1(\enable_gen/n41359 ), 
    .Q0(\enable_gen/counter[9] ), .Q1(\enable_gen/counter[10] ), 
    .F0(\enable_gen/n81[9] ), .F1(\enable_gen/n81[10] ), 
    .COUT1(\enable_gen/n29823 ), .COUT0(\enable_gen/n41359 ));
  SLICE_30 SLICE_30( .DI1(\enable_gen/n81[8] ), .DI0(\enable_gen/n81[7] ), 
    .D1(\enable_gen/n41356 ), .C1(\enable_gen/counter[8] ), 
    .D0(\enable_gen/n29819 ), .C0(\enable_gen/counter[7] ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), .CLK(clk), 
    .CIN0(\enable_gen/n29819 ), .CIN1(\enable_gen/n41356 ), 
    .Q0(\enable_gen/counter[7] ), .Q1(\enable_gen/counter[8] ), 
    .F0(\enable_gen/n81[7] ), .F1(\enable_gen/n81[8] ), 
    .COUT1(\enable_gen/n29821 ), .COUT0(\enable_gen/n41356 ));
  SLICE_31 SLICE_31( .DI1(\enable_gen/n81[6] ), .DI0(\enable_gen/n81[5] ), 
    .D1(\enable_gen/n41353 ), .C1(\enable_gen/counter[6] ), 
    .D0(\enable_gen/n29817 ), .C0(\enable_gen/n14 ), 
    .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), .CLK(clk), 
    .CIN0(\enable_gen/n29817 ), .CIN1(\enable_gen/n41353 ), 
    .Q0(\enable_gen/n14 ), .Q1(\enable_gen/counter[6] ), 
    .F0(\enable_gen/n81[5] ), .F1(\enable_gen/n81[6] ), 
    .COUT1(\enable_gen/n29819 ), .COUT0(\enable_gen/n41353 ));
  SLICE_32 SLICE_32( .DI1(\enable_gen/n81[4] ), .DI0(\enable_gen/n81[3] ), 
    .D1(\enable_gen/n41350 ), .C1(\enable_gen/n15 ), .D0(\enable_gen/n29815 ), 
    .C0(\enable_gen/n16 ), .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), 
    .CLK(clk), .CIN0(\enable_gen/n29815 ), .CIN1(\enable_gen/n41350 ), 
    .Q0(\enable_gen/n16 ), .Q1(\enable_gen/n15 ), .F0(\enable_gen/n81[3] ), 
    .F1(\enable_gen/n81[4] ), .COUT1(\enable_gen/n29817 ), 
    .COUT0(\enable_gen/n41350 ));
  SLICE_33 SLICE_33( .DI1(\enable_gen/n81[2] ), .DI0(\enable_gen/n81[1] ), 
    .D1(\enable_gen/n41347 ), .C1(\enable_gen/n17 ), .D0(\enable_gen/n29813 ), 
    .C0(\enable_gen/n18 ), .CE(\enable_gen/pause_N_1246 ), .LSR(n4783), 
    .CLK(clk), .CIN0(\enable_gen/n29813 ), .CIN1(\enable_gen/n41347 ), 
    .Q0(\enable_gen/n18 ), .Q1(\enable_gen/n17 ), .F0(\enable_gen/n81[1] ), 
    .F1(\enable_gen/n81[2] ), .COUT1(\enable_gen/n29815 ), 
    .COUT0(\enable_gen/n41347 ));
  SLICE_34 SLICE_34( .DI0(\vga_ctrl/n45[9] ), .D1(\vga_ctrl/n41371 ), 
    .D0(\vga_ctrl/n29810 ), .C0(\ypix[9] ), .CE(\vga_ctrl/n4655 ), 
    .LSR(\vga_ctrl/n14819 ), .CLK(clk), .CIN0(\vga_ctrl/n29810 ), 
    .CIN1(\vga_ctrl/n41371 ), .Q0(\ypix[9] ), .F0(\vga_ctrl/n45[9] ), 
    .COUT0(\vga_ctrl/n41371 ));
  SLICE_35 SLICE_35( .DI1(\vga_ctrl/n45[8] ), .DI0(\vga_ctrl/n45[7] ), 
    .D1(\vga_ctrl/n41341 ), .C1(\ypix[8] ), .D0(\vga_ctrl/n29808 ), 
    .C0(\ypix[7] ), .CE(\vga_ctrl/n4655 ), .LSR(\vga_ctrl/n14819 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29808 ), .CIN1(\vga_ctrl/n41341 ), .Q0(\ypix[7] ), 
    .Q1(\ypix[8] ), .F0(\vga_ctrl/n45[7] ), .F1(\vga_ctrl/n45[8] ), 
    .COUT1(\vga_ctrl/n29810 ), .COUT0(\vga_ctrl/n41341 ));
  SLICE_36 SLICE_36( .DI1(\vga_ctrl/n45[6] ), .DI0(\vga_ctrl/n45[5] ), 
    .D1(\vga_ctrl/n41338 ), .C1(\ypix[6] ), .D0(\vga_ctrl/n29806 ), 
    .C0(\ypix[5] ), .CE(\vga_ctrl/n4655 ), .LSR(\vga_ctrl/n14819 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29806 ), .CIN1(\vga_ctrl/n41338 ), .Q0(\ypix[5] ), 
    .Q1(\ypix[6] ), .F0(\vga_ctrl/n45[5] ), .F1(\vga_ctrl/n45[6] ), 
    .COUT1(\vga_ctrl/n29808 ), .COUT0(\vga_ctrl/n41338 ));
  SLICE_37 SLICE_37( .DI1(\vga_ctrl/n45[4] ), .DI0(\vga_ctrl/n45[3] ), 
    .D1(\vga_ctrl/n41335 ), .C1(\ypix[4] ), .D0(\vga_ctrl/n29804 ), 
    .C0(\ypix[3] ), .CE(\vga_ctrl/n4655 ), .LSR(\vga_ctrl/n14819 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29804 ), .CIN1(\vga_ctrl/n41335 ), .Q0(\ypix[3] ), 
    .Q1(\ypix[4] ), .F0(\vga_ctrl/n45[3] ), .F1(\vga_ctrl/n45[4] ), 
    .COUT1(\vga_ctrl/n29806 ), .COUT0(\vga_ctrl/n41335 ));
  SLICE_38 SLICE_38( .DI1(\vga_ctrl/n45[2] ), .DI0(\vga_ctrl/n45[1] ), 
    .D1(\vga_ctrl/n41332 ), .C1(\ypix[2] ), .D0(\vga_ctrl/n29802 ), 
    .C0(\ypix[1] ), .CE(\vga_ctrl/n4655 ), .LSR(\vga_ctrl/n14819 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29802 ), .CIN1(\vga_ctrl/n41332 ), .Q0(\ypix[1] ), 
    .Q1(\ypix[2] ), .F0(\vga_ctrl/n45[1] ), .F1(\vga_ctrl/n45[2] ), 
    .COUT1(\vga_ctrl/n29804 ), .COUT0(\vga_ctrl/n41332 ));
  SLICE_39 SLICE_39( .DI1(\vga_ctrl/n45[0] ), .D1(\vga_ctrl/n41329 ), 
    .C1(\ypix[0] ), .B1(\j06_pad.vcc ), .CE(\vga_ctrl/n4655 ), 
    .LSR(\vga_ctrl/n14819 ), .CLK(clk), .CIN1(\vga_ctrl/n41329 ), 
    .Q1(\ypix[0] ), .F1(\vga_ctrl/n45[0] ), .COUT1(\vga_ctrl/n29802 ), 
    .COUT0(\vga_ctrl/n41329 ));
  SLICE_40 SLICE_40( .DI0(\vga_ctrl/n45_adj_2396[9] ), .D1(\vga_ctrl/n41440 ), 
    .D0(\vga_ctrl/n29799 ), .C0(\xpix[9] ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29799 ), .CIN1(\vga_ctrl/n41440 ), .Q0(\xpix[9] ), 
    .F0(\vga_ctrl/n45_adj_2396[9] ), .COUT0(\vga_ctrl/n41440 ));
  SLICE_41 SLICE_41( .DI1(\vga_ctrl/n45_adj_2396[8] ), 
    .DI0(\vga_ctrl/n45_adj_2396[7] ), .D1(\vga_ctrl/n41437 ), .C1(\xpix[8] ), 
    .D0(\vga_ctrl/n29797 ), .C0(\xpix[7] ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29797 ), .CIN1(\vga_ctrl/n41437 ), .Q0(\xpix[7] ), 
    .Q1(\xpix[8] ), .F0(\vga_ctrl/n45_adj_2396[7] ), 
    .F1(\vga_ctrl/n45_adj_2396[8] ), .COUT1(\vga_ctrl/n29799 ), 
    .COUT0(\vga_ctrl/n41437 ));
  SLICE_42 SLICE_42( .DI1(\vga_ctrl/n45_adj_2396[6] ), 
    .DI0(\vga_ctrl/n45_adj_2396[5] ), .D1(\vga_ctrl/n41434 ), .C1(\xpix[6] ), 
    .D0(\vga_ctrl/n29795 ), .C0(\xpix[5] ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29795 ), .CIN1(\vga_ctrl/n41434 ), .Q0(\xpix[5] ), 
    .Q1(\xpix[6] ), .F0(\vga_ctrl/n45_adj_2396[5] ), 
    .F1(\vga_ctrl/n45_adj_2396[6] ), .COUT1(\vga_ctrl/n29797 ), 
    .COUT0(\vga_ctrl/n41434 ));
  SLICE_43 SLICE_43( .DI1(\vga_ctrl/n45_adj_2396[4] ), 
    .DI0(\vga_ctrl/n45_adj_2396[3] ), .D1(\vga_ctrl/n41431 ), .C1(\xpix[4] ), 
    .D0(\vga_ctrl/n29793 ), .C0(\xpix[3] ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29793 ), .CIN1(\vga_ctrl/n41431 ), .Q0(\xpix[3] ), 
    .Q1(\xpix[4] ), .F0(\vga_ctrl/n45_adj_2396[3] ), 
    .F1(\vga_ctrl/n45_adj_2396[4] ), .COUT1(\vga_ctrl/n29795 ), 
    .COUT0(\vga_ctrl/n41431 ));
  SLICE_44 SLICE_44( .DI1(\vga_ctrl/n45_adj_2396[2] ), 
    .DI0(\vga_ctrl/n45_adj_2396[1] ), .D1(\vga_ctrl/n41428 ), .C1(\xpix[2] ), 
    .D0(\vga_ctrl/n29791 ), .C0(\xpix[1] ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n29791 ), .CIN1(\vga_ctrl/n41428 ), .Q0(\xpix[1] ), 
    .Q1(\xpix[2] ), .F0(\vga_ctrl/n45_adj_2396[1] ), 
    .F1(\vga_ctrl/n45_adj_2396[2] ), .COUT1(\vga_ctrl/n29793 ), 
    .COUT0(\vga_ctrl/n41428 ));
  SLICE_45 SLICE_45( .DI1(\vga_ctrl/n45_adj_2396[0] ), .D1(\vga_ctrl/n41425 ), 
    .C1(\xpix[0] ), .B1(\j06_pad.vcc ), .LSR(\vga_ctrl/n4747 ), .CLK(clk), 
    .CIN1(\vga_ctrl/n41425 ), .Q1(\xpix[0] ), .F1(\vga_ctrl/n45_adj_2396[0] ), 
    .COUT1(\vga_ctrl/n29791 ), .COUT0(\vga_ctrl/n41425 ));
  SLICE_46 SLICE_46( .D1(\disp_ctrl/n41086 ), .B1(\power_pos_x[8] ), 
    .D0(\disp_ctrl/n29679 ), .B0(\power_pos_x[7] ), .CIN0(\disp_ctrl/n29679 ), 
    .CIN1(\disp_ctrl/n41086 ), .F0(\p_powerup_N_942[7] ), 
    .F1(\p_powerup_N_942[8] ), .COUT1(\disp_ctrl/n29681 ), 
    .COUT0(\disp_ctrl/n41086 ));
  SLICE_47 SLICE_47( .D1(\disp_ctrl/n40831 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[1] ), .CIN1(\disp_ctrl/n40831 ), .F1(\p_ball_N_211[1] ), 
    .COUT1(\disp_ctrl/n29602 ), .COUT0(\disp_ctrl/n40831 ));
  SLICE_48 SLICE_48( .D1(\disp_ctrl/n41083 ), .B1(\power_pos_x[6] ), 
    .D0(\disp_ctrl/n29677 ), .B0(\power_pos_x[5] ), .CIN0(\disp_ctrl/n29677 ), 
    .CIN1(\disp_ctrl/n41083 ), .F0(\p_powerup_N_942[5] ), 
    .F1(\p_powerup_N_942[6] ), .COUT1(\disp_ctrl/n29679 ), 
    .COUT0(\disp_ctrl/n41083 ));
  SLICE_49 SLICE_49( .D1(\disp_ctrl/n41014 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[9] ), .D0(\disp_ctrl/n29598 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[8] ), .CIN0(\disp_ctrl/n29598 ), 
    .CIN1(\disp_ctrl/n41014 ), .F0(\disp_ctrl/p_padB_s_N_913[8] ), 
    .F1(\disp_ctrl/p_padB_s_N_913[9] ), .COUT0(\disp_ctrl/n41014 ));
  SLICE_50 SLICE_50( .D1(\disp_ctrl/n41011 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[7] ), .D0(\disp_ctrl/n29596 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[6] ), .CIN0(\disp_ctrl/n29596 ), 
    .CIN1(\disp_ctrl/n41011 ), .F0(\disp_ctrl/p_padB_s_N_913[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_913[7] ), .COUT1(\disp_ctrl/n29598 ), 
    .COUT0(\disp_ctrl/n41011 ));
  SLICE_51 SLICE_51( .D1(\disp_ctrl/n41080 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[4] ), .D0(\disp_ctrl/n29675 ), .B0(\power_pos_x[3] ), 
    .CIN0(\disp_ctrl/n29675 ), .CIN1(\disp_ctrl/n41080 ), 
    .F0(\p_powerup_N_942[3] ), .F1(\p_powerup_N_942[4] ), 
    .COUT1(\disp_ctrl/n29677 ), .COUT0(\disp_ctrl/n41080 ));
  SLICE_52 SLICE_52( .D1(\disp_ctrl/n41077 ), .B1(\power_pos_x[2] ), 
    .D0(\disp_ctrl/n29673 ), .B0(\power_pos_x[1] ), .CIN0(\disp_ctrl/n29673 ), 
    .CIN1(\disp_ctrl/n41077 ), .F0(\p_powerup_N_942[1] ), 
    .F1(\p_powerup_N_942[2] ), .COUT1(\disp_ctrl/n29675 ), 
    .COUT0(\disp_ctrl/n41077 ));
  SLICE_53 SLICE_53( .D1(\disp_ctrl/n41074 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[0] ), .CIN1(\disp_ctrl/n41074 ), 
    .F1(\p_powerup_N_942[0] ), .COUT1(\disp_ctrl/n29673 ), 
    .COUT0(\disp_ctrl/n41074 ));
  SLICE_54 SLICE_54( .D1(\disp_ctrl/n41008 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[5] ), .D0(\disp_ctrl/n29594 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[4] ), .CIN0(\disp_ctrl/n29594 ), 
    .CIN1(\disp_ctrl/n41008 ), .F0(\disp_ctrl/p_padB_s_N_913[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_913[5] ), .COUT1(\disp_ctrl/n29596 ), 
    .COUT0(\disp_ctrl/n41008 ));
  SLICE_55 SLICE_55( .D1(\disp_ctrl/n41146 ), .D0(\disp_ctrl/n29670 ), 
    .B0(\y_ball[9] ), .CIN0(\disp_ctrl/n29670 ), .CIN1(\disp_ctrl/n41146 ), 
    .F0(\disp_ctrl/p_ball_s1_N_702[9] ), .COUT0(\disp_ctrl/n41146 ));
  SLICE_56 SLICE_56( .D1(\disp_ctrl/n41005 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[3] ), .D0(\disp_ctrl/n29592 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[2] ), .CIN0(\disp_ctrl/n29592 ), 
    .CIN1(\disp_ctrl/n41005 ), .F0(\disp_ctrl/p_padB_s_N_913[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_913[3] ), .COUT1(\disp_ctrl/n29594 ), 
    .COUT0(\disp_ctrl/n41005 ));
  SLICE_57 SLICE_57( .D1(\disp_ctrl/n41002 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[1] ), .CIN1(\disp_ctrl/n41002 ), 
    .F1(\disp_ctrl/p_padB_s_N_913[1] ), .COUT1(\disp_ctrl/n29592 ), 
    .COUT0(\disp_ctrl/n41002 ));
  SLICE_58 SLICE_58( .D1(\disp_ctrl/n40945 ), .D0(\disp_ctrl/n29788 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_456[9] ), .CIN0(\disp_ctrl/n29788 ), 
    .CIN1(\disp_ctrl/n40945 ), .F0(\disp_ctrl/p_padA_s_N_846[9] ), 
    .COUT0(\disp_ctrl/n40945 ));
  SLICE_59 SLICE_59( .D1(\disp_ctrl/n40942 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[8] ), .D0(\disp_ctrl/n29786 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[7] ), .CIN0(\disp_ctrl/n29786 ), 
    .CIN1(\disp_ctrl/n40942 ), .F0(\disp_ctrl/p_padA_s_N_846[7] ), 
    .F1(\disp_ctrl/p_padA_s_N_846[8] ), .COUT1(\disp_ctrl/n29788 ), 
    .COUT0(\disp_ctrl/n40942 ));
  SLICE_60 SLICE_60( .D1(\disp_ctrl/n41143 ), .B1(\y_ball[8] ), 
    .D0(\disp_ctrl/n29668 ), .B0(\y_ball[7] ), .CIN0(\disp_ctrl/n29668 ), 
    .CIN1(\disp_ctrl/n41143 ), .F0(\disp_ctrl/p_ball_s1_N_702[7] ), 
    .F1(\disp_ctrl/p_ball_s1_N_702[8] ), .COUT1(\disp_ctrl/n29670 ), 
    .COUT0(\disp_ctrl/n41143 ));
  SLICE_61 SLICE_61( .D1(\disp_ctrl/n40966 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n29588 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n29588 ), 
    .CIN1(\disp_ctrl/n40966 ), .F0(\p_padA_N_349[11] ), 
    .F1(\p_padA_N_349[12] ), .COUT0(\disp_ctrl/n40966 ));
  SLICE_62 SLICE_62( .D1(\disp_ctrl/n40963 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1813[10]/sig_000/FeedThruLUT ), .D0(\disp_ctrl/n29586 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_456[9] ), .CIN0(\disp_ctrl/n29586 ), 
    .CIN1(\disp_ctrl/n40963 ), .F0(\p_padA_N_349[9] ), .F1(\p_padA_N_349[10] ), 
    .COUT1(\disp_ctrl/n29588 ), .COUT0(\disp_ctrl/n40963 ));
  SLICE_63 SLICE_63( .D1(\disp_ctrl/n40939 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[6] ), .D0(\disp_ctrl/n29784 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[5] ), .CIN0(\disp_ctrl/n29784 ), 
    .CIN1(\disp_ctrl/n40939 ), .F0(\disp_ctrl/p_padA_s_N_846[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_846[6] ), .COUT1(\disp_ctrl/n29786 ), 
    .COUT0(\disp_ctrl/n40939 ));
  SLICE_64 SLICE_64( .D1(\disp_ctrl/n40921 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[4] ), .D0(\disp_ctrl/n29782 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[3] ), .CIN0(\disp_ctrl/n29782 ), 
    .CIN1(\disp_ctrl/n40921 ), .F0(\disp_ctrl/p_padA_s_N_846[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_846[4] ), .COUT1(\disp_ctrl/n29784 ), 
    .COUT0(\disp_ctrl/n40921 ));
  SLICE_65 SLICE_65( .D1(\disp_ctrl/n40960 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[8] ), .D0(\disp_ctrl/n29584 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[7] ), .CIN0(\disp_ctrl/n29584 ), 
    .CIN1(\disp_ctrl/n40960 ), .F0(\p_padA_N_349[7] ), .F1(\p_padA_N_349[8] ), 
    .COUT1(\disp_ctrl/n29586 ), .COUT0(\disp_ctrl/n40960 ));
  SLICE_66 SLICE_66( .D1(\disp_ctrl/n41140 ), .B1(\y_ball[6] ), 
    .D0(\disp_ctrl/n29666 ), .B0(\y_ball[5] ), .CIN0(\disp_ctrl/n29666 ), 
    .CIN1(\disp_ctrl/n41140 ), .F0(\disp_ctrl/p_ball_s1_N_702[5] ), 
    .F1(\disp_ctrl/p_ball_s1_N_702[6] ), .COUT1(\disp_ctrl/n29668 ), 
    .COUT0(\disp_ctrl/n41140 ));
  SLICE_67 SLICE_67( .D1(\disp_ctrl/n40918 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[2] ), .D0(\disp_ctrl/n29780 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[1] ), .CIN0(\disp_ctrl/n29780 ), 
    .CIN1(\disp_ctrl/n40918 ), .F0(\disp_ctrl/p_padA_s_N_846[1] ), 
    .F1(\disp_ctrl/p_padA_s_N_846[2] ), .COUT1(\disp_ctrl/n29782 ), 
    .COUT0(\disp_ctrl/n40918 ));
  SLICE_68 SLICE_68( .D1(\disp_ctrl/n41137 ), .B1(\y_ball[4] ), 
    .D0(\disp_ctrl/n29664 ), .B0(\y_ball[3] ), .CIN0(\disp_ctrl/n29664 ), 
    .CIN1(\disp_ctrl/n41137 ), .F0(\disp_ctrl/p_ball_s1_N_702[3] ), 
    .F1(\disp_ctrl/p_ball_s1_N_702[4] ), .COUT1(\disp_ctrl/n29666 ), 
    .COUT0(\disp_ctrl/n41137 ));
  SLICE_69 SLICE_69( .D1(\disp_ctrl/n40915 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[0] ), .CIN1(\disp_ctrl/n40915 ), 
    .F1(\disp_ctrl/p_padA_s_N_846[0] ), .COUT1(\disp_ctrl/n29780 ), 
    .COUT0(\disp_ctrl/n40915 ));
  SLICE_70 SLICE_70( .D1(\disp_ctrl/n41023 ), .D0(\disp_ctrl/n29777 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_645[9] ), .CIN0(\disp_ctrl/n29777 ), 
    .CIN1(\disp_ctrl/n41023 ), .F0(\disp_ctrl/p_padB_s_N_924[9] ), 
    .COUT0(\disp_ctrl/n41023 ));
  SLICE_71 SLICE_71( .D1(\disp_ctrl/n41020 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[8] ), .D0(\disp_ctrl/n29775 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[7] ), .CIN0(\disp_ctrl/n29775 ), 
    .CIN1(\disp_ctrl/n41020 ), .F0(\disp_ctrl/p_padB_s_N_924[7] ), 
    .F1(\disp_ctrl/p_padB_s_N_924[8] ), .COUT1(\disp_ctrl/n29777 ), 
    .COUT0(\disp_ctrl/n41020 ));
  SLICE_72 SLICE_72( .D1(\disp_ctrl/n41017 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[6] ), .D0(\disp_ctrl/n29773 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[5] ), .CIN0(\disp_ctrl/n29773 ), 
    .CIN1(\disp_ctrl/n41017 ), .F0(\disp_ctrl/p_padB_s_N_924[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_924[6] ), .COUT1(\disp_ctrl/n29775 ), 
    .COUT0(\disp_ctrl/n41017 ));
  SLICE_73 SLICE_73( .D1(\disp_ctrl/n41134 ), .B1(\y_ball[2] ), 
    .D0(\disp_ctrl/n29662 ), .B0(\y_ball[1] ), .CIN0(\disp_ctrl/n29662 ), 
    .CIN1(\disp_ctrl/n41134 ), .F0(\disp_ctrl/p_ball_s1_N_702[1] ), 
    .F1(\disp_ctrl/p_ball_s1_N_702[2] ), .COUT1(\disp_ctrl/n29664 ), 
    .COUT0(\disp_ctrl/n41134 ));
  SLICE_74 SLICE_74( .D1(\disp_ctrl/n40957 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[6] ), .D0(\disp_ctrl/n29582 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[5] ), .CIN0(\disp_ctrl/n29582 ), 
    .CIN1(\disp_ctrl/n40957 ), .F0(\p_padA_N_349[5] ), .F1(\p_padA_N_349[6] ), 
    .COUT1(\disp_ctrl/n29584 ), .COUT0(\disp_ctrl/n40957 ));
  SLICE_75 SLICE_75( .D1(\disp_ctrl/n40954 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[4] ), .D0(\disp_ctrl/n29580 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[3] ), .CIN0(\disp_ctrl/n29580 ), 
    .CIN1(\disp_ctrl/n40954 ), .F0(\p_padA_N_349[3] ), .F1(\p_padA_N_349[4] ), 
    .COUT1(\disp_ctrl/n29582 ), .COUT0(\disp_ctrl/n40954 ));
  SLICE_76 SLICE_76( .D1(\disp_ctrl/n41131 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n41131 ), 
    .F1(\disp_ctrl/p_ball_s1_N_702[0] ), .COUT1(\disp_ctrl/n29662 ), 
    .COUT0(\disp_ctrl/n41131 ));
  SLICE_77 SLICE_77( .D1(\disp_ctrl/n40999 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[4] ), .D0(\disp_ctrl/n29771 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[3] ), .CIN0(\disp_ctrl/n29771 ), 
    .CIN1(\disp_ctrl/n40999 ), .F0(\disp_ctrl/p_padB_s_N_924[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_924[4] ), .COUT1(\disp_ctrl/n29773 ), 
    .COUT0(\disp_ctrl/n40999 ));
  SLICE_78 SLICE_78( .D1(\disp_ctrl/n41164 ), 
    .B1(\p_ball_N_245[10]/sig_002/FeedThruLUT ), .D0(\disp_ctrl/n29659 ), 
    .B0(\p_ball_N_245[9] ), .CIN0(\disp_ctrl/n29659 ), 
    .CIN1(\disp_ctrl/n41164 ), .F0(\p_ball_s1_N_713[9] ), 
    .F1(\disp_ctrl/p_ball_s1_N_713[10] ), 
    .COUT1(\disp_ctrl/p_ball_s1_N_713[11] ), .COUT0(\disp_ctrl/n41164 ));
  SLICE_79 SLICE_79( .D1(\disp_ctrl/n40951 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[2] ), .D0(\disp_ctrl/n29578 ), .B0(\p_padA_N_456[1] ), 
    .CIN0(\disp_ctrl/n29578 ), .CIN1(\disp_ctrl/n40951 ), 
    .F0(\p_padA_N_349[1] ), .F1(\p_padA_N_349[2] ), .COUT1(\disp_ctrl/n29580 ), 
    .COUT0(\disp_ctrl/n40951 ));
  SLICE_80 SLICE_80( .D1(\disp_ctrl/n40948 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[0] ), .CIN1(\disp_ctrl/n40948 ), .F1(\p_padA_N_349[0] ), 
    .COUT1(\disp_ctrl/n29578 ), .COUT0(\disp_ctrl/n40948 ));
  SLICE_81 SLICE_81( .D1(\disp_ctrl/n41161 ), .B1(\p_ball_N_245[8] ), 
    .D0(\disp_ctrl/n29657 ), .B0(\p_ball_N_245[7] ), .CIN0(\disp_ctrl/n29657 ), 
    .CIN1(\disp_ctrl/n41161 ), .F0(\p_ball_s1_N_713[7] ), 
    .F1(\p_ball_s1_N_713[8] ), .COUT1(\disp_ctrl/n29659 ), 
    .COUT0(\disp_ctrl/n41161 ));
  SLICE_82 SLICE_82( .D1(\disp_ctrl/n40996 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[2] ), .D0(\disp_ctrl/n29769 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[1] ), .CIN0(\disp_ctrl/n29769 ), 
    .CIN1(\disp_ctrl/n40996 ), .F0(\disp_ctrl/p_padB_s_N_924[1] ), 
    .F1(\disp_ctrl/p_padB_s_N_924[2] ), .COUT1(\disp_ctrl/n29771 ), 
    .COUT0(\disp_ctrl/n40996 ));
  SLICE_83 SLICE_83( .D1(\disp_ctrl/n40993 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[0] ), .CIN1(\disp_ctrl/n40993 ), 
    .F1(\disp_ctrl/p_padB_s_N_924[0] ), .COUT1(\disp_ctrl/n29769 ), 
    .COUT0(\disp_ctrl/n40993 ));
  SLICE_84 SLICE_84( .D1(\disp_ctrl/n41158 ), .B1(\p_ball_N_245[6] ), 
    .D0(\disp_ctrl/n29655 ), .B0(\p_ball_N_245[5] ), .CIN0(\disp_ctrl/n29655 ), 
    .CIN1(\disp_ctrl/n41158 ), .F0(\p_ball_s1_N_713[5] ), 
    .F1(\p_ball_s1_N_713[6] ), .COUT1(\disp_ctrl/n29657 ), 
    .COUT0(\disp_ctrl/n41158 ));
  SLICE_85 SLICE_85( .D1(\disp_ctrl/n41107 ), .D0(\disp_ctrl/n29575 ), 
    .C0(\j06_pad.vcc ), .B0(\x_ball[9] ), .CIN0(\disp_ctrl/n29575 ), 
    .CIN1(\disp_ctrl/n41107 ), .F0(\disp_ctrl/p_ball_s1_N_691[9] ), 
    .COUT0(\disp_ctrl/n41107 ));
  SLICE_86 SLICE_86( .D1(\disp_ctrl/n41155 ), .B1(\p_ball_N_245[4] ), 
    .D0(\disp_ctrl/n29653 ), .B0(\p_ball_N_245[3] ), .CIN0(\disp_ctrl/n29653 ), 
    .CIN1(\disp_ctrl/n41155 ), .F0(\p_ball_s1_N_713[3] ), 
    .F1(\p_ball_s1_N_713[4] ), .COUT1(\disp_ctrl/n29655 ), 
    .COUT0(\disp_ctrl/n41155 ));
  SLICE_87 SLICE_87( .D1(\disp_ctrl/n41104 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[8] ), .D0(\disp_ctrl/n29573 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[7] ), .CIN0(\disp_ctrl/n29573 ), .CIN1(\disp_ctrl/n41104 ), 
    .F0(\disp_ctrl/p_ball_s1_N_691[7] ), .F1(\disp_ctrl/p_ball_s1_N_691[8] ), 
    .COUT1(\disp_ctrl/n29575 ), .COUT0(\disp_ctrl/n41104 ));
  SLICE_88 SLICE_88( .D1(\disp_ctrl/n41152 ), .B1(\p_ball_N_245[2] ), 
    .D0(\disp_ctrl/n29651 ), .B0(\p_ball_N_245[1] ), .CIN0(\disp_ctrl/n29651 ), 
    .CIN1(\disp_ctrl/n41152 ), .F0(\p_ball_s1_N_713[1] ), 
    .F1(\p_ball_s1_N_713[2] ), .COUT1(\disp_ctrl/n29653 ), 
    .COUT0(\disp_ctrl/n41152 ));
  SLICE_89 SLICE_89( .D1(\disp_ctrl/n41149 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n41149 ), .F1(\p_ball_s1_N_713[0] ), 
    .COUT1(\disp_ctrl/n29651 ), .COUT0(\disp_ctrl/n41149 ));
  SLICE_90 SLICE_90( .D1(\disp_ctrl/n40891 ), .B1(\y_padA[9] ), 
    .D0(\disp_ctrl/n29648 ), .B0(\y_padA[8] ), .CIN0(\disp_ctrl/n29648 ), 
    .CIN1(\disp_ctrl/n40891 ), .F0(\p_padA_N_456[8] ), .F1(\p_padA_N_456[9] ), 
    .COUT1(\pad_col_N_1813[10] ), .COUT0(\disp_ctrl/n40891 ));
  SLICE_91 SLICE_91( .D1(\disp_ctrl/n40981 ), .B1(\y_padB[9] ), 
    .D0(\disp_ctrl/n29755 ), .B0(\y_padB[8] ), .CIN0(\disp_ctrl/n29755 ), 
    .CIN1(\disp_ctrl/n40981 ), .F0(\p_padB_N_645[8] ), .F1(\p_padB_N_645[9] ), 
    .COUT1(\pad_col_N_1741[10] ), .COUT0(\disp_ctrl/n40981 ));
  SLICE_92 SLICE_92( .D1(\disp_ctrl/n40978 ), .C1(\padB_h[7] ), 
    .B1(\y_padB[7] ), .D0(\disp_ctrl/n29753 ), .C0(\padB_h[6] ), 
    .B0(\y_padB[6] ), .CIN0(\disp_ctrl/n29753 ), .CIN1(\disp_ctrl/n40978 ), 
    .F0(\p_padB_N_645[6] ), .F1(\p_padB_N_645[7] ), .COUT1(\disp_ctrl/n29755 ), 
    .COUT0(\disp_ctrl/n40978 ));
  SLICE_93 SLICE_93( .D1(\disp_ctrl/n41101 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[6] ), .D0(\disp_ctrl/n29571 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[5] ), .CIN0(\disp_ctrl/n29571 ), .CIN1(\disp_ctrl/n41101 ), 
    .F0(\disp_ctrl/p_ball_s1_N_691[5] ), .F1(\disp_ctrl/p_ball_s1_N_691[6] ), 
    .COUT1(\disp_ctrl/n29573 ), .COUT0(\disp_ctrl/n41101 ));
  SLICE_94 SLICE_94( .D1(\disp_ctrl/n40975 ), .C1(\padB_h[5] ), 
    .B1(\y_padB[5] ), .D0(\disp_ctrl/n29751 ), .C0(\padB_h[4] ), 
    .B0(\y_padB[4] ), .CIN0(\disp_ctrl/n29751 ), .CIN1(\disp_ctrl/n40975 ), 
    .F0(\p_padB_N_645[4] ), .F1(\p_padB_N_645[5] ), .COUT1(\disp_ctrl/n29753 ), 
    .COUT0(\disp_ctrl/n40975 ));
  SLICE_95 SLICE_95( .D1(\disp_ctrl/n40885 ), .C1(\padA_h[7] ), 
    .B1(\y_padA[7] ), .D0(\disp_ctrl/n29646 ), .C0(\padA_h[6] ), 
    .B0(\y_padA[6] ), .CIN0(\disp_ctrl/n29646 ), .CIN1(\disp_ctrl/n40885 ), 
    .F0(\p_padA_N_456[6] ), .F1(\p_padA_N_456[7] ), .COUT1(\disp_ctrl/n29648 ), 
    .COUT0(\disp_ctrl/n40885 ));
  SLICE_96 SLICE_96( .D1(\disp_ctrl/n41098 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[4] ), .D0(\disp_ctrl/n29569 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[3] ), .CIN0(\disp_ctrl/n29569 ), .CIN1(\disp_ctrl/n41098 ), 
    .F0(\disp_ctrl/p_ball_s1_N_691[3] ), .F1(\disp_ctrl/p_ball_s1_N_691[4] ), 
    .COUT1(\disp_ctrl/n29571 ), .COUT0(\disp_ctrl/n41098 ));
  SLICE_97 SLICE_97( .D1(\disp_ctrl/n41095 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[2] ), .D0(\disp_ctrl/n29567 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[1] ), .CIN0(\disp_ctrl/n29567 ), .CIN1(\disp_ctrl/n41095 ), 
    .F0(\disp_ctrl/p_ball_s1_N_691[1] ), .F1(\disp_ctrl/p_ball_s1_N_691[2] ), 
    .COUT1(\disp_ctrl/n29569 ), .COUT0(\disp_ctrl/n41095 ));
  SLICE_98 SLICE_98( .D1(\disp_ctrl/n40879 ), .C1(\padA_h[5] ), 
    .B1(\y_padA[5] ), .D0(\disp_ctrl/n29644 ), .C0(\padA_h[4] ), 
    .B0(\y_padA[4] ), .CIN0(\disp_ctrl/n29644 ), .CIN1(\disp_ctrl/n40879 ), 
    .F0(\p_padA_N_456[4] ), .F1(\p_padA_N_456[5] ), .COUT1(\disp_ctrl/n29646 ), 
    .COUT0(\disp_ctrl/n40879 ));
  SLICE_99 SLICE_99( .D1(\disp_ctrl/n40972 ), .C1(\padB_h[3] ), 
    .B1(\y_padB[3] ), .D0(\disp_ctrl/n29749 ), .C0(\j06_pad.vcc ), 
    .B0(\y_padB[2] ), .CIN0(\disp_ctrl/n29749 ), .CIN1(\disp_ctrl/n40972 ), 
    .F0(\p_padB_N_645[2] ), .F1(\p_padB_N_645[3] ), .COUT1(\disp_ctrl/n29751 ), 
    .COUT0(\disp_ctrl/n40972 ));
  SLICE_100 SLICE_100( .D1(\disp_ctrl/n41092 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n41092 ), 
    .F1(\disp_ctrl/p_ball_s1_N_691[0] ), .COUT1(\disp_ctrl/n29567 ), 
    .COUT0(\disp_ctrl/n41092 ));
  SLICE_101 SLICE_101( .D1(\disp_ctrl/n40873 ), .C1(\padA_h[3] ), 
    .B1(\y_padA[3] ), .D0(\disp_ctrl/n29642 ), .C0(\j06_pad.vcc ), 
    .B0(\y_padA[2] ), .CIN0(\disp_ctrl/n29642 ), .CIN1(\disp_ctrl/n40873 ), 
    .F0(\p_padA_N_456[2] ), .F1(\p_padA_N_456[3] ), .COUT1(\disp_ctrl/n29644 ), 
    .COUT0(\disp_ctrl/n40873 ));
  SLICE_102 SLICE_102( .D1(\disp_ctrl/n40870 ), .C1(\padA_h[1] ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n40870 ), .F1(\p_padA_N_456[1] ), 
    .COUT1(\disp_ctrl/n29642 ), .COUT0(\disp_ctrl/n40870 ));
  SLICE_103 SLICE_103( .D1(\disp_ctrl/n40969 ), .C1(\padB_h[1] ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n40969 ), .F1(\p_padB_N_645[1] ), 
    .COUT1(\disp_ctrl/n29749 ), .COUT0(\disp_ctrl/n40969 ));
  SLICE_104 SLICE_104( .D1(\disp_ctrl/n40858 ), .B1(\y_ball[9] ), 
    .D0(\disp_ctrl/n29746 ), .B0(\y_ball[8] ), .CIN0(\disp_ctrl/n29746 ), 
    .CIN1(\disp_ctrl/n40858 ), .F0(\p_ball_N_245[8] ), .F1(\p_ball_N_245[9] ), 
    .COUT1(\p_ball_N_245[10] ), .COUT0(\disp_ctrl/n40858 ));
  SLICE_105 SLICE_105( .D1(\disp_ctrl/n40855 ), .B1(\y_ball[7] ), 
    .D0(\disp_ctrl/n29744 ), .B0(\y_ball[6] ), .CIN0(\disp_ctrl/n29744 ), 
    .CIN1(\disp_ctrl/n40855 ), .F0(\p_ball_N_245[6] ), .F1(\p_ball_N_245[7] ), 
    .COUT1(\disp_ctrl/n29746 ), .COUT0(\disp_ctrl/n40855 ));
  SLICE_106 SLICE_106( .D1(\disp_ctrl/n40852 ), .B1(\y_ball[5] ), 
    .D0(\disp_ctrl/n29742 ), .B0(\y_ball[4] ), .CIN0(\disp_ctrl/n29742 ), 
    .CIN1(\disp_ctrl/n40852 ), .F0(\p_ball_N_245[4] ), .F1(\p_ball_N_245[5] ), 
    .COUT1(\disp_ctrl/n29744 ), .COUT0(\disp_ctrl/n40852 ));
  SLICE_107 SLICE_107( .D1(\disp_ctrl/n40849 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[3] ), .D0(\disp_ctrl/n29740 ), .B0(\y_ball[2] ), 
    .CIN0(\disp_ctrl/n29740 ), .CIN1(\disp_ctrl/n40849 ), 
    .F0(\p_ball_N_245[2] ), .F1(\p_ball_N_245[3] ), .COUT1(\disp_ctrl/n29742 ), 
    .COUT0(\disp_ctrl/n40849 ));
  SLICE_108 SLICE_108( .D1(\disp_ctrl/n40846 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\disp_ctrl/n40846 ), .F1(\p_ball_N_245[1] ), 
    .COUT1(\disp_ctrl/n29740 ), .COUT0(\disp_ctrl/n40846 ));
  SLICE_109 SLICE_109( .D1(\disp_ctrl/n41050 ), .D0(\disp_ctrl/n29639 ), 
    .B0(\y_padB[9] ), .CIN0(\disp_ctrl/n29639 ), .CIN1(\disp_ctrl/n41050 ), 
    .F0(\p_padB_N_505[9] ), .F1(\p_padB_N_505[10] ), 
    .COUT0(\disp_ctrl/n41050 ));
  SLICE_110 SLICE_110( .D1(\disp_ctrl/n41128 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n29736 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n29736 ), 
    .CIN1(\disp_ctrl/n41128 ), .F0(\disp_ctrl/p_ball_s2_N_748[11] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[12] ), .COUT0(\disp_ctrl/n41128 ));
  SLICE_111 SLICE_111( .D1(\disp_ctrl/n41047 ), .B1(\y_padB[8] ), 
    .D0(\disp_ctrl/n29637 ), .B0(\y_padB[7] ), .CIN0(\disp_ctrl/n29637 ), 
    .CIN1(\disp_ctrl/n41047 ), .F0(\p_padB_N_505[7] ), .F1(\p_padB_N_505[8] ), 
    .COUT1(\disp_ctrl/n29639 ), .COUT0(\disp_ctrl/n41047 ));
  SLICE_112 SLICE_112( .D1(\disp_ctrl/n41044 ), .B1(\y_padB[6] ), 
    .D0(\disp_ctrl/n29635 ), .B0(\y_padB[5] ), .CIN0(\disp_ctrl/n29635 ), 
    .CIN1(\disp_ctrl/n41044 ), .F0(\p_padB_N_505[5] ), .F1(\p_padB_N_505[6] ), 
    .COUT1(\disp_ctrl/n29637 ), .COUT0(\disp_ctrl/n41044 ));
  SLICE_113 SLICE_113( .D1(\disp_ctrl/n41125 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_211[10]/sig_003/FeedThruLUT ), .D0(\disp_ctrl/n29734 ), 
    .C0(\j06_pad.vcc ), .B0(\p_ball_N_211[9] ), .CIN0(\disp_ctrl/n29734 ), 
    .CIN1(\disp_ctrl/n41125 ), .F0(\disp_ctrl/p_ball_s2_N_748[9] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[10] ), .COUT1(\disp_ctrl/n29736 ), 
    .COUT0(\disp_ctrl/n41125 ));
  SLICE_114 SLICE_114( .D1(\disp_ctrl/n41122 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_211[8] ), .D0(\disp_ctrl/n29732 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_211[7] ), .CIN0(\disp_ctrl/n29732 ), 
    .CIN1(\disp_ctrl/n41122 ), .F0(\disp_ctrl/p_ball_s2_N_748[7] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[8] ), .COUT1(\disp_ctrl/n29734 ), 
    .COUT0(\disp_ctrl/n41122 ));
  SLICE_115 SLICE_115( .D1(\disp_ctrl/n41119 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_211[6] ), .D0(\disp_ctrl/n29730 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_211[5] ), .CIN0(\disp_ctrl/n29730 ), 
    .CIN1(\disp_ctrl/n41119 ), .F0(\disp_ctrl/p_ball_s2_N_748[5] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[6] ), .COUT1(\disp_ctrl/n29732 ), 
    .COUT0(\disp_ctrl/n41119 ));
  SLICE_116 SLICE_116( .D1(\disp_ctrl/n41116 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_211[4] ), .D0(\disp_ctrl/n29728 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_211[3] ), .CIN0(\disp_ctrl/n29728 ), 
    .CIN1(\disp_ctrl/n41116 ), .F0(\disp_ctrl/p_ball_s2_N_748[3] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[4] ), .COUT1(\disp_ctrl/n29730 ), 
    .COUT0(\disp_ctrl/n41116 ));
  SLICE_117 SLICE_117( .D1(\disp_ctrl/n41041 ), .B1(\y_padB[4] ), 
    .D0(\disp_ctrl/n29633 ), .B0(\y_padB[3] ), .CIN0(\disp_ctrl/n29633 ), 
    .CIN1(\disp_ctrl/n41041 ), .F0(\p_padB_N_505[3] ), .F1(\p_padB_N_505[4] ), 
    .COUT1(\disp_ctrl/n29635 ), .COUT0(\disp_ctrl/n41041 ));
  SLICE_118 SLICE_118( .D1(\disp_ctrl/n41113 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_211[2] ), .D0(\disp_ctrl/n29726 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_211[1] ), .CIN0(\disp_ctrl/n29726 ), 
    .CIN1(\disp_ctrl/n41113 ), .F0(\disp_ctrl/p_ball_s2_N_748[1] ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[2] ), .COUT1(\disp_ctrl/n29728 ), 
    .COUT0(\disp_ctrl/n41113 ));
  SLICE_119 SLICE_119( .D1(\disp_ctrl/n41071 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n29920 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n29920 ), 
    .CIN1(\disp_ctrl/n41071 ), .F0(\p_padB_N_538[11] ), 
    .F1(\p_padB_N_538[12] ), .COUT0(\disp_ctrl/n41071 ));
  SLICE_120 SLICE_120( .D1(\disp_ctrl/n41068 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1741[10]/sig_001/FeedThruLUT ), .D0(\disp_ctrl/n29918 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_645[9] ), .CIN0(\disp_ctrl/n29918 ), 
    .CIN1(\disp_ctrl/n41068 ), .F0(\p_padB_N_538[9] ), .F1(\p_padB_N_538[10] ), 
    .COUT1(\disp_ctrl/n29920 ), .COUT0(\disp_ctrl/n41068 ));
  SLICE_121 SLICE_121( .D1(\disp_ctrl/n41065 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[8] ), .D0(\disp_ctrl/n29916 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[7] ), .CIN0(\disp_ctrl/n29916 ), 
    .CIN1(\disp_ctrl/n41065 ), .F0(\p_padB_N_538[7] ), .F1(\p_padB_N_538[8] ), 
    .COUT1(\disp_ctrl/n29918 ), .COUT0(\disp_ctrl/n41065 ));
  SLICE_122 SLICE_122( .D1(\disp_ctrl/n41062 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[6] ), .D0(\disp_ctrl/n29914 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[5] ), .CIN0(\disp_ctrl/n29914 ), 
    .CIN1(\disp_ctrl/n41062 ), .F0(\p_padB_N_538[5] ), .F1(\p_padB_N_538[6] ), 
    .COUT1(\disp_ctrl/n29916 ), .COUT0(\disp_ctrl/n41062 ));
  SLICE_123 SLICE_123( .D1(\disp_ctrl/n41059 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[4] ), .D0(\disp_ctrl/n29912 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[3] ), .CIN0(\disp_ctrl/n29912 ), 
    .CIN1(\disp_ctrl/n41059 ), .F0(\p_padB_N_538[3] ), .F1(\p_padB_N_538[4] ), 
    .COUT1(\disp_ctrl/n29914 ), .COUT0(\disp_ctrl/n41059 ));
  SLICE_124 SLICE_124( .D1(\disp_ctrl/n41056 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[2] ), .D0(\disp_ctrl/n29910 ), .B0(\p_padB_N_645[1] ), 
    .CIN0(\disp_ctrl/n29910 ), .CIN1(\disp_ctrl/n41056 ), 
    .F0(\p_padB_N_538[1] ), .F1(\p_padB_N_538[2] ), .COUT1(\disp_ctrl/n29912 ), 
    .COUT0(\disp_ctrl/n41056 ));
  SLICE_125 SLICE_125( .D1(\disp_ctrl/n41053 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[0] ), .CIN1(\disp_ctrl/n41053 ), .F1(\p_padB_N_538[0] ), 
    .COUT1(\disp_ctrl/n29910 ), .COUT0(\disp_ctrl/n41053 ));
  SLICE_126 SLICE_126( .D1(\disp_ctrl/n41038 ), .B1(\y_padB[2] ), 
    .D0(\disp_ctrl/n29631 ), .C0(\j06_pad.vcc ), .B0(\y_padB[1] ), 
    .CIN0(\disp_ctrl/n29631 ), .CIN1(\disp_ctrl/n41038 ), 
    .F0(\p_padB_N_505[1] ), .F1(\p_padB_N_505[2] ), .COUT1(\disp_ctrl/n29633 ), 
    .COUT0(\disp_ctrl/n41038 ));
  SLICE_127 SLICE_127( .D1(\disp_ctrl/n41035 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[0] ), .CIN1(\disp_ctrl/n41035 ), .F1(\p_padB_N_505[0] ), 
    .COUT1(\disp_ctrl/n29631 ), .COUT0(\disp_ctrl/n41035 ));
  SLICE_128 SLICE_128( .D1(\disp_ctrl/n41110 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n41110 ), 
    .F1(\disp_ctrl/p_ball_s2_N_748[0] ), .COUT1(\disp_ctrl/n29726 ), 
    .COUT0(\disp_ctrl/n41110 ));
  SLICE_129 SLICE_129( .D1(\disp_ctrl/n40912 ), .D0(\disp_ctrl/n29628 ), 
    .B0(\y_padA[9] ), .CIN0(\disp_ctrl/n29628 ), .CIN1(\disp_ctrl/n40912 ), 
    .F0(\p_padA_N_316[9] ), .F1(\p_padA_N_316[10] ), 
    .COUT0(\disp_ctrl/n40912 ));
  SLICE_130 SLICE_130( .D1(\disp_ctrl/n40909 ), .B1(\y_padA[8] ), 
    .D0(\disp_ctrl/n29626 ), .B0(\y_padA[7] ), .CIN0(\disp_ctrl/n29626 ), 
    .CIN1(\disp_ctrl/n40909 ), .F0(\p_padA_N_316[7] ), .F1(\p_padA_N_316[8] ), 
    .COUT1(\disp_ctrl/n29628 ), .COUT0(\disp_ctrl/n40909 ));
  SLICE_131 SLICE_131( .D1(\disp_ctrl/n41032 ), .D0(\disp_ctrl/n29713 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_645[9] ), .CIN0(\disp_ctrl/n29713 ), 
    .CIN1(\disp_ctrl/n41032 ), .F0(\disp_ctrl/p_padB_s_N_875[9] ), 
    .COUT0(\disp_ctrl/n41032 ));
  SLICE_132 SLICE_132( .D1(\disp_ctrl/n41029 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[8] ), .D0(\disp_ctrl/n29711 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[7] ), .CIN0(\disp_ctrl/n29711 ), 
    .CIN1(\disp_ctrl/n41029 ), .F0(\disp_ctrl/p_padB_s_N_875[7] ), 
    .F1(\disp_ctrl/p_padB_s_N_875[8] ), .COUT1(\disp_ctrl/n29713 ), 
    .COUT0(\disp_ctrl/n41029 ));
  SLICE_133 SLICE_133( .D1(\disp_ctrl/n40906 ), .B1(\y_padA[6] ), 
    .D0(\disp_ctrl/n29624 ), .B0(\y_padA[5] ), .CIN0(\disp_ctrl/n29624 ), 
    .CIN1(\disp_ctrl/n40906 ), .F0(\p_padA_N_316[5] ), .F1(\p_padA_N_316[6] ), 
    .COUT1(\disp_ctrl/n29626 ), .COUT0(\disp_ctrl/n40906 ));
  SLICE_134 SLICE_134( .D1(\disp_ctrl/n41026 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[6] ), .D0(\disp_ctrl/n29709 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[5] ), .CIN0(\disp_ctrl/n29709 ), 
    .CIN1(\disp_ctrl/n41026 ), .F0(\disp_ctrl/p_padB_s_N_875[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_875[6] ), .COUT1(\disp_ctrl/n29711 ), 
    .COUT0(\disp_ctrl/n41026 ));
  SLICE_135 SLICE_135( .D1(\disp_ctrl/n40990 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[4] ), .D0(\disp_ctrl/n29707 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_645[3] ), .CIN0(\disp_ctrl/n29707 ), 
    .CIN1(\disp_ctrl/n40990 ), .F0(\disp_ctrl/p_padB_s_N_875[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_875[4] ), .COUT1(\disp_ctrl/n29709 ), 
    .COUT0(\disp_ctrl/n40990 ));
  SLICE_136 SLICE_136( .D1(\disp_ctrl/n40903 ), .B1(\y_padA[4] ), 
    .D0(\disp_ctrl/n29622 ), .B0(\y_padA[3] ), .CIN0(\disp_ctrl/n29622 ), 
    .CIN1(\disp_ctrl/n40903 ), .F0(\p_padA_N_316[3] ), .F1(\p_padA_N_316[4] ), 
    .COUT1(\disp_ctrl/n29624 ), .COUT0(\disp_ctrl/n40903 ));
  SLICE_137 SLICE_137( .D1(\disp_ctrl/n40987 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[2] ), .D0(\disp_ctrl/n29705 ), .B0(\p_padB_N_645[1] ), 
    .CIN0(\disp_ctrl/n29705 ), .CIN1(\disp_ctrl/n40987 ), 
    .F0(\disp_ctrl/p_padB_s_N_875[1] ), .F1(\disp_ctrl/p_padB_s_N_875[2] ), 
    .COUT1(\disp_ctrl/n29707 ), .COUT0(\disp_ctrl/n40987 ));
  SLICE_138 SLICE_138( .D1(\disp_ctrl/n40984 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_645[0] ), .CIN1(\disp_ctrl/n40984 ), 
    .F1(\disp_ctrl/p_padB_s_N_875[0] ), .COUT1(\disp_ctrl/n29705 ), 
    .COUT0(\disp_ctrl/n40984 ));
  SLICE_139 SLICE_139( .D1(\disp_ctrl/n40894 ), .D0(\disp_ctrl/n29702 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_456[9] ), .CIN0(\disp_ctrl/n29702 ), 
    .CIN1(\disp_ctrl/n40894 ), .F0(\p_padA_s_N_797[9] ), 
    .COUT0(\disp_ctrl/n40894 ));
  SLICE_140 SLICE_140( .D1(\disp_ctrl/n40888 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[8] ), .D0(\disp_ctrl/n29700 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[7] ), .CIN0(\disp_ctrl/n29700 ), 
    .CIN1(\disp_ctrl/n40888 ), .F0(\disp_ctrl/p_padA_s_N_797[7] ), 
    .F1(\p_padA_s_N_797[8] ), .COUT1(\disp_ctrl/n29702 ), 
    .COUT0(\disp_ctrl/n40888 ));
  SLICE_141 SLICE_141( .D1(\disp_ctrl/n40882 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[6] ), .D0(\disp_ctrl/n29698 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[5] ), .CIN0(\disp_ctrl/n29698 ), 
    .CIN1(\disp_ctrl/n40882 ), .F0(\disp_ctrl/p_padA_s_N_797[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_797[6] ), .COUT1(\disp_ctrl/n29700 ), 
    .COUT0(\disp_ctrl/n40882 ));
  SLICE_142 SLICE_142( .D1(\disp_ctrl/n40876 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[4] ), .D0(\disp_ctrl/n29696 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[3] ), .CIN0(\disp_ctrl/n29696 ), 
    .CIN1(\disp_ctrl/n40876 ), .F0(\disp_ctrl/p_padA_s_N_797[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_797[4] ), .COUT1(\disp_ctrl/n29698 ), 
    .COUT0(\disp_ctrl/n40876 ));
  SLICE_143 SLICE_143( .D1(\disp_ctrl/n40900 ), .B1(\y_padA[2] ), 
    .D0(\disp_ctrl/n29620 ), .C0(\j06_pad.vcc ), .B0(\y_padA[1] ), 
    .CIN0(\disp_ctrl/n29620 ), .CIN1(\disp_ctrl/n40900 ), 
    .F0(\p_padA_N_316[1] ), .F1(\p_padA_N_316[2] ), .COUT1(\disp_ctrl/n29622 ), 
    .COUT0(\disp_ctrl/n40900 ));
  SLICE_144 SLICE_144( .D1(\disp_ctrl/n40897 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[0] ), .CIN1(\disp_ctrl/n40897 ), .F1(\p_padA_N_316[0] ), 
    .COUT1(\disp_ctrl/n29620 ), .COUT0(\disp_ctrl/n40897 ));
  SLICE_145 SLICE_145( .D1(\disp_ctrl/n40867 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[2] ), .D0(\disp_ctrl/n29694 ), .B0(\p_padA_N_456[1] ), 
    .CIN0(\disp_ctrl/n29694 ), .CIN1(\disp_ctrl/n40867 ), 
    .F0(\disp_ctrl/p_padA_s_N_797[1] ), .F1(\disp_ctrl/p_padA_s_N_797[2] ), 
    .COUT1(\disp_ctrl/n29696 ), .COUT0(\disp_ctrl/n40867 ));
  SLICE_146 SLICE_146( .D1(\disp_ctrl/n40864 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[0] ), .CIN1(\disp_ctrl/n40864 ), 
    .F1(\disp_ctrl/p_padA_s_N_797[0] ), .COUT1(\disp_ctrl/n29694 ), 
    .COUT0(\disp_ctrl/n40864 ));
  SLICE_147 SLICE_147( .D1(\disp_ctrl/n40936 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[9] ), .D0(\disp_ctrl/n29690 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[8] ), .CIN0(\disp_ctrl/n29690 ), 
    .CIN1(\disp_ctrl/n40936 ), .F0(\disp_ctrl/p_padA_s_N_835[8] ), 
    .F1(\disp_ctrl/p_padA_s_N_835[9] ), .COUT0(\disp_ctrl/n40936 ));
  SLICE_148 SLICE_148( .D1(\disp_ctrl/n40933 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[7] ), .D0(\disp_ctrl/n29688 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[6] ), .CIN0(\disp_ctrl/n29688 ), 
    .CIN1(\disp_ctrl/n40933 ), .F0(\disp_ctrl/p_padA_s_N_835[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_835[7] ), .COUT1(\disp_ctrl/n29690 ), 
    .COUT0(\disp_ctrl/n40933 ));
  SLICE_149 SLICE_149( .D1(\disp_ctrl/n40843 ), .B1(\x_ball[9] ), 
    .D0(\disp_ctrl/n29608 ), .B0(\x_ball[8] ), .CIN0(\disp_ctrl/n29608 ), 
    .CIN1(\disp_ctrl/n40843 ), .F0(\p_ball_N_211[8] ), .F1(\p_ball_N_211[9] ), 
    .COUT1(\p_ball_N_211[10] ), .COUT0(\disp_ctrl/n40843 ));
  SLICE_150 SLICE_150( .D1(\disp_ctrl/n40930 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[5] ), .D0(\disp_ctrl/n29686 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[4] ), .CIN0(\disp_ctrl/n29686 ), 
    .CIN1(\disp_ctrl/n40930 ), .F0(\disp_ctrl/p_padA_s_N_835[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_835[5] ), .COUT1(\disp_ctrl/n29688 ), 
    .COUT0(\disp_ctrl/n40930 ));
  SLICE_151 SLICE_151( .D1(\disp_ctrl/n40840 ), .B1(\x_ball[7] ), 
    .D0(\disp_ctrl/n29606 ), .B0(\x_ball[6] ), .CIN0(\disp_ctrl/n29606 ), 
    .CIN1(\disp_ctrl/n40840 ), .F0(\p_ball_N_211[6] ), .F1(\p_ball_N_211[7] ), 
    .COUT1(\disp_ctrl/n29608 ), .COUT0(\disp_ctrl/n40840 ));
  SLICE_152 SLICE_152( .D1(\disp_ctrl/n40837 ), .B1(\x_ball[5] ), 
    .D0(\disp_ctrl/n29604 ), .B0(\x_ball[4] ), .CIN0(\disp_ctrl/n29604 ), 
    .CIN1(\disp_ctrl/n40837 ), .F0(\p_ball_N_211[4] ), .F1(\p_ball_N_211[5] ), 
    .COUT1(\disp_ctrl/n29606 ), .COUT0(\disp_ctrl/n40837 ));
  SLICE_153 SLICE_153( .D1(\disp_ctrl/n40927 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[3] ), .D0(\disp_ctrl/n29684 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_456[2] ), .CIN0(\disp_ctrl/n29684 ), 
    .CIN1(\disp_ctrl/n40927 ), .F0(\disp_ctrl/p_padA_s_N_835[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_835[3] ), .COUT1(\disp_ctrl/n29686 ), 
    .COUT0(\disp_ctrl/n40927 ));
  SLICE_154 SLICE_154( .D1(\disp_ctrl/n40834 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[3] ), .D0(\disp_ctrl/n29602 ), .B0(\x_ball[2] ), 
    .CIN0(\disp_ctrl/n29602 ), .CIN1(\disp_ctrl/n40834 ), 
    .F0(\p_ball_N_211[2] ), .F1(\p_ball_N_211[3] ), .COUT1(\disp_ctrl/n29604 ), 
    .COUT0(\disp_ctrl/n40834 ));
  SLICE_155 SLICE_155( .D1(\disp_ctrl/n40924 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_456[1] ), .CIN1(\disp_ctrl/n40924 ), 
    .F1(\disp_ctrl/p_padA_s_N_835[1] ), .COUT1(\disp_ctrl/n29684 ), 
    .COUT0(\disp_ctrl/n40924 ));
  SLICE_156 SLICE_156( .D1(\disp_ctrl/n41089 ), .D0(\disp_ctrl/n29681 ), 
    .B0(\power_pos_x[9] ), .CIN0(\disp_ctrl/n29681 ), 
    .CIN1(\disp_ctrl/n41089 ), .F0(\p_powerup_N_942[9] ), 
    .F1(\p_powerup_N_942[10] ), .COUT0(\disp_ctrl/n41089 ));
  SLICE_157 SLICE_157( .DI0(\col_ctrl/n62_adj_2232[10] ), 
    .D1(\col_ctrl/n41260 ), .D0(\col_ctrl/n29766 ), .C0(\col_ctrl/n1202 ), 
    .B0(\y_padA[9] ), .CE(\col_ctrl/n4633 ), .LSR(\col_ctrl/n4847 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29766 ), .CIN1(\col_ctrl/n41260 ), .Q0(\y_padA[9] ), 
    .F0(\col_ctrl/n62_adj_2232[10] ), .COUT0(\col_ctrl/n41260 ));
  SLICE_158 SLICE_158( .DI1(\col_ctrl/n62_adj_2232[9] ), 
    .D1(\col_ctrl/n41257 ), .C1(\col_ctrl/n1202 ), .B1(\y_padA[8] ), 
    .D0(\col_ctrl/n29764 ), .C0(\col_ctrl/n1202 ), .B0(\y_padA[7] ), 
    .CE(\col_ctrl/n4633 ), .LSR(\col_ctrl/n4847 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29764 ), .CIN1(\col_ctrl/n41257 ), .Q1(\y_padA[8] ), 
    .F0(\col_ctrl/n62_adj_2232[8] ), .F1(\col_ctrl/n62_adj_2232[9] ), 
    .COUT1(\col_ctrl/n29766 ), .COUT0(\col_ctrl/n41257 ));
  SLICE_159 SLICE_159( .DI0(\col_ctrl/n62_adj_2232[6] ), 
    .D1(\col_ctrl/n41254 ), .C1(\col_ctrl/n1202 ), .B1(\y_padA[6] ), 
    .D0(\col_ctrl/n29762 ), .C0(\col_ctrl/n1202 ), .B0(\y_padA[5] ), 
    .CE(\col_ctrl/n4633 ), .LSR(\col_ctrl/n4847 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29762 ), .CIN1(\col_ctrl/n41254 ), .Q0(\y_padA[5] ), 
    .F0(\col_ctrl/n62_adj_2232[6] ), .F1(\col_ctrl/n62_adj_2232[7] ), 
    .COUT1(\col_ctrl/n29764 ), .COUT0(\col_ctrl/n41254 ));
  SLICE_160 SLICE_160( .DI1(\col_ctrl/n62_adj_2232[5] ), 
    .D1(\col_ctrl/n41251 ), .C1(\col_ctrl/n1202 ), .B1(\y_padA[4] ), 
    .D0(\col_ctrl/n29760 ), .C0(\col_ctrl/n1202 ), .B0(\y_padA[3] ), 
    .CE(\col_ctrl/n4633 ), .LSR(\col_ctrl/n4847 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29760 ), .CIN1(\col_ctrl/n41251 ), .Q1(\y_padA[4] ), 
    .F0(\col_ctrl/n62_adj_2232[4] ), .F1(\col_ctrl/n62_adj_2232[5] ), 
    .COUT1(\col_ctrl/n29762 ), .COUT0(\col_ctrl/n41251 ));
  SLICE_161 SLICE_161( .DI1(\col_ctrl/n62_adj_2232[3] ), 
    .DI0(\col_ctrl/n62_adj_2232[2] ), .D1(\col_ctrl/n41236 ), 
    .C1(\col_ctrl/n1281 ), .B1(\y_padA[2] ), .D0(\col_ctrl/n29758 ), 
    .C0(\col_ctrl/n1282 ), .B0(\y_padA[1] ), .CE(\col_ctrl/n4633 ), 
    .LSR(\col_ctrl/n4847 ), .CLK(clk), .CIN0(\col_ctrl/n29758 ), 
    .CIN1(\col_ctrl/n41236 ), .Q0(\y_padA[1] ), .Q1(\y_padA[2] ), 
    .F0(\col_ctrl/n62_adj_2232[2] ), .F1(\col_ctrl/n62_adj_2232[3] ), 
    .COUT1(\col_ctrl/n29760 ), .COUT0(\col_ctrl/n41236 ));
  SLICE_162 SLICE_162( .D1(\col_ctrl/n41233 ), .C1(\col_ctrl/n1202 ), 
    .B1(\p_padA_N_456[0] ), .B0(\col_ctrl/n1202 ), .CIN1(\col_ctrl/n41233 ), 
    .COUT1(\col_ctrl/n29758 ), .COUT0(\col_ctrl/n41233 ));
  SLICE_163 SLICE_163( .DI0(\col_ctrl/n62_adj_2233[10] ), 
    .D1(\col_ctrl/n41326 ), .D0(\col_ctrl/n29963 ), .C0(\col_ctrl/n585 ), 
    .B0(\x_ball[9] ), .CE(game_en), .LSR(\col_ctrl/n4812 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29963 ), .CIN1(\col_ctrl/n41326 ), .Q0(\x_ball[9] ), 
    .F0(\col_ctrl/n62_adj_2233[10] ), .COUT0(\col_ctrl/n41326 ));
  SLICE_164 SLICE_164( .DI1(\col_ctrl/n62_adj_2233[9] ), 
    .DI0(\col_ctrl/n62_adj_2233[8] ), .D1(\col_ctrl/n41323 ), 
    .C1(\col_ctrl/n585 ), .B1(\x_ball[8] ), .D0(\col_ctrl/n29961 ), 
    .C0(\col_ctrl/n585 ), .B0(\x_ball[7] ), .CE(game_en), 
    .LSR(\col_ctrl/n4812 ), .CLK(clk), .CIN0(\col_ctrl/n29961 ), 
    .CIN1(\col_ctrl/n41323 ), .Q0(\x_ball[7] ), .Q1(\x_ball[8] ), 
    .F0(\col_ctrl/n62_adj_2233[8] ), .F1(\col_ctrl/n62_adj_2233[9] ), 
    .COUT1(\col_ctrl/n29963 ), .COUT0(\col_ctrl/n41323 ));
  SLICE_165 SLICE_165( .DI1(\col_ctrl/n62_adj_2233[7] ), 
    .DI0(\col_ctrl/n62_adj_2233[6] ), .D1(\col_ctrl/n41248 ), 
    .C1(\col_ctrl/n585 ), .B1(\x_ball[6] ), .D0(\col_ctrl/n29959 ), 
    .C0(\col_ctrl/n585 ), .B0(\x_ball[5] ), .CE(game_en), 
    .LSR(\col_ctrl/n4812 ), .CLK(clk), .CIN0(\col_ctrl/n29959 ), 
    .CIN1(\col_ctrl/n41248 ), .Q0(\x_ball[5] ), .Q1(\x_ball[6] ), 
    .F0(\col_ctrl/n62_adj_2233[6] ), .F1(\col_ctrl/n62_adj_2233[7] ), 
    .COUT1(\col_ctrl/n29961 ), .COUT0(\col_ctrl/n41248 ));
  SLICE_166 SLICE_166( .DI1(\col_ctrl/n62_adj_2233[5] ), 
    .DI0(\col_ctrl/n62_adj_2233[4] ), .D1(\col_ctrl/n41245 ), 
    .C1(\col_ctrl/n585 ), .B1(\x_ball[4] ), .D0(\col_ctrl/n29957 ), 
    .C0(\col_ctrl/n585 ), .B0(\x_ball[3] ), .CE(game_en), 
    .LSR(\col_ctrl/n4812 ), .CLK(clk), .CIN0(\col_ctrl/n29957 ), 
    .CIN1(\col_ctrl/n41245 ), .Q0(\x_ball[3] ), .Q1(\x_ball[4] ), 
    .F0(\col_ctrl/n62_adj_2233[4] ), .F1(\col_ctrl/n62_adj_2233[5] ), 
    .COUT1(\col_ctrl/n29959 ), .COUT0(\col_ctrl/n41245 ));
  SLICE_167 SLICE_167( .DI1(\col_ctrl/n62_adj_2233[3] ), 
    .DI0(\col_ctrl/n62_adj_2233[2] ), .D1(\col_ctrl/n41242 ), 
    .C1(\col_ctrl/n585 ), .B1(\x_ball[2] ), .D0(\col_ctrl/n29955 ), 
    .C0(\col_ctrl/n1420[1] ), .B0(\x_ball[1] ), .CE(game_en), 
    .LSR(\col_ctrl/n4812 ), .CLK(clk), .CIN0(\col_ctrl/n29955 ), 
    .CIN1(\col_ctrl/n41242 ), .Q0(\x_ball[1] ), .Q1(\x_ball[2] ), 
    .F0(\col_ctrl/n62_adj_2233[2] ), .F1(\col_ctrl/n62_adj_2233[3] ), 
    .COUT1(\col_ctrl/n29957 ), .COUT0(\col_ctrl/n41242 ));
  SLICE_168 SLICE_168( .DI1(\col_ctrl/n62_adj_2233[1] ), 
    .D1(\col_ctrl/n41239 ), .C1(\col_ctrl/n1420[0] ), .B1(\x_ball[0] ), 
    .B0(\col_ctrl/n585 ), .CE(game_en), .LSR(\col_ctrl/n4812 ), .CLK(clk), 
    .CIN1(\col_ctrl/n41239 ), .Q1(\x_ball[0] ), 
    .F1(\col_ctrl/n62_adj_2233[1] ), .COUT1(\col_ctrl/n29955 ), 
    .COUT0(\col_ctrl/n41239 ));
  SLICE_169 SLICE_169( .DI0(\col_ctrl/n62[10] ), .D1(\col_ctrl/n41230 ), 
    .D0(\col_ctrl/n29952 ), .C0(\col_ctrl/n1239 ), .B0(\power_pos_x[9] ), 
    .CE(n4631), .LSR(n12495), .CLK(clk), .CIN0(\col_ctrl/n29952 ), 
    .CIN1(\col_ctrl/n41230 ), .Q0(\power_pos_x[9] ), .F0(\col_ctrl/n62[10] ), 
    .COUT0(\col_ctrl/n41230 ));
  SLICE_170 SLICE_170( .DI0(\col_ctrl/n62[8] ), .D1(\col_ctrl/n41227 ), 
    .C1(\col_ctrl/n1239 ), .B1(\power_pos_x[8] ), .D0(\col_ctrl/n29950 ), 
    .C0(\col_ctrl/n1239 ), .B0(\power_pos_x[7] ), .CE(n4631), .LSR(n12495), 
    .CLK(clk), .CIN0(\col_ctrl/n29950 ), .CIN1(\col_ctrl/n41227 ), 
    .Q0(\power_pos_x[7] ), .F0(\col_ctrl/n62[8] ), .F1(\col_ctrl/n62[9] ), 
    .COUT1(\col_ctrl/n29952 ), .COUT0(\col_ctrl/n41227 ));
  SLICE_171 SLICE_171( .DI0(\col_ctrl/n62[6] ), .D1(\col_ctrl/n41224 ), 
    .C1(\col_ctrl/n1239 ), .B1(\power_pos_x[6] ), .D0(\col_ctrl/n29948 ), 
    .C0(\col_ctrl/n1239 ), .B0(\power_pos_x[5] ), .CE(n4631), .LSR(n12495), 
    .CLK(clk), .CIN0(\col_ctrl/n29948 ), .CIN1(\col_ctrl/n41224 ), 
    .Q0(\power_pos_x[5] ), .F0(\col_ctrl/n62[6] ), .F1(n54), 
    .COUT1(\col_ctrl/n29950 ), .COUT0(\col_ctrl/n41224 ));
  SLICE_172 SLICE_172( .DI1(\col_ctrl/n62[5] ), .DI0(\col_ctrl/n62[4] ), 
    .D1(\col_ctrl/n41221 ), .C1(\col_ctrl/n1239 ), .B1(\power_pos_x[4] ), 
    .D0(\col_ctrl/n29946 ), .C0(\col_ctrl/n1239 ), .B0(\power_pos_x[3] ), 
    .CE(n4631), .LSR(n12495), .CLK(clk), .CIN0(\col_ctrl/n29946 ), 
    .CIN1(\col_ctrl/n41221 ), .Q0(\power_pos_x[3] ), .Q1(\power_pos_x[4] ), 
    .F0(\col_ctrl/n62[4] ), .F1(\col_ctrl/n62[5] ), .COUT1(\col_ctrl/n29948 ), 
    .COUT0(\col_ctrl/n41221 ));
  SLICE_173 SLICE_173( .DI1(\col_ctrl/n62[3] ), .DI0(\col_ctrl/n62[2] ), 
    .D1(\col_ctrl/n41218 ), .C1(\col_ctrl/n1239 ), .B1(\power_pos_x[2] ), 
    .D0(\col_ctrl/n29944 ), .C0(\col_ctrl/n1239 ), .B0(\power_pos_x[1] ), 
    .CE(n4631), .LSR(n12495), .CLK(clk), .CIN0(\col_ctrl/n29944 ), 
    .CIN1(\col_ctrl/n41218 ), .Q0(\power_pos_x[1] ), .Q1(\power_pos_x[2] ), 
    .F0(\col_ctrl/n62[2] ), .F1(\col_ctrl/n62[3] ), .COUT1(\col_ctrl/n29946 ), 
    .COUT0(\col_ctrl/n41218 ));
  SLICE_174 SLICE_174( .DI1(\col_ctrl/n62[1] ), .D1(\col_ctrl/n41215 ), 
    .C1(\col_ctrl/power_dir ), .B1(\power_pos_x[0] ), .B0(\col_ctrl/n1239 ), 
    .CE(n4631), .LSR(n12495), .CLK(clk), .CIN1(\col_ctrl/n41215 ), 
    .Q1(\power_pos_x[0] ), .F1(\col_ctrl/n62[1] ), .COUT1(\col_ctrl/n29944 ), 
    .COUT0(\col_ctrl/n41215 ));
  SLICE_175 SLICE_175( .DI0(\col_ctrl/n62_adj_2234[10] ), 
    .D1(\col_ctrl/n41296 ), .D0(\col_ctrl/n29941 ), .C0(\col_ctrl/n1188 ), 
    .B0(\y_padB[9] ), .CE(\col_ctrl/n4634 ), .LSR(\col_ctrl/n4841 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29941 ), .CIN1(\col_ctrl/n41296 ), .Q0(\y_padB[9] ), 
    .F0(\col_ctrl/n62_adj_2234[10] ), .COUT0(\col_ctrl/n41296 ));
  SLICE_176 SLICE_176( .DI1(\col_ctrl/n62_adj_2234[9] ), 
    .D1(\col_ctrl/n41275 ), .C1(\col_ctrl/n1188 ), .B1(\y_padB[8] ), 
    .D0(\col_ctrl/n29939 ), .C0(\col_ctrl/n1188 ), .B0(\y_padB[7] ), 
    .CE(\col_ctrl/n4634 ), .LSR(\col_ctrl/n4841 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29939 ), .CIN1(\col_ctrl/n41275 ), .Q1(\y_padB[8] ), 
    .F0(\col_ctrl/n62_adj_2234[8] ), .F1(\col_ctrl/n62_adj_2234[9] ), 
    .COUT1(\col_ctrl/n29941 ), .COUT0(\col_ctrl/n41275 ));
  SLICE_177 SLICE_177( .DI0(\col_ctrl/n62_adj_2234[6] ), 
    .D1(\col_ctrl/n41272 ), .C1(\col_ctrl/n1188 ), .B1(\y_padB[6] ), 
    .D0(\col_ctrl/n29937 ), .C0(\col_ctrl/n1188 ), .B0(\y_padB[5] ), 
    .CE(\col_ctrl/n4634 ), .LSR(\col_ctrl/n4841 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29937 ), .CIN1(\col_ctrl/n41272 ), .Q0(\y_padB[5] ), 
    .F0(\col_ctrl/n62_adj_2234[6] ), .F1(\col_ctrl/n62_adj_2234[7] ), 
    .COUT1(\col_ctrl/n29939 ), .COUT0(\col_ctrl/n41272 ));
  SLICE_178 SLICE_178( .DI1(\col_ctrl/n62_adj_2234[5] ), 
    .D1(\col_ctrl/n41269 ), .C1(\col_ctrl/n1188 ), .B1(\y_padB[4] ), 
    .D0(\col_ctrl/n29935 ), .C0(\col_ctrl/n1188 ), .B0(\y_padB[3] ), 
    .CE(\col_ctrl/n4634 ), .LSR(\col_ctrl/n4841 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29935 ), .CIN1(\col_ctrl/n41269 ), .Q1(\y_padB[4] ), 
    .F0(\col_ctrl/n62_adj_2234[4] ), .F1(\col_ctrl/n62_adj_2234[5] ), 
    .COUT1(\col_ctrl/n29937 ), .COUT0(\col_ctrl/n41269 ));
  SLICE_179 SLICE_179( .DI1(\col_ctrl/n62_adj_2234[3] ), 
    .DI0(\col_ctrl/n62_adj_2234[2] ), .D1(\col_ctrl/n41266 ), 
    .C1(\col_ctrl/n1260 ), .B1(\y_padB[2] ), .D0(\col_ctrl/n29933 ), 
    .C0(\col_ctrl/n1261 ), .B0(\y_padB[1] ), .CE(\col_ctrl/n4634 ), 
    .LSR(\col_ctrl/n4841 ), .CLK(clk), .CIN0(\col_ctrl/n29933 ), 
    .CIN1(\col_ctrl/n41266 ), .Q0(\y_padB[1] ), .Q1(\y_padB[2] ), 
    .F0(\col_ctrl/n62_adj_2234[2] ), .F1(\col_ctrl/n62_adj_2234[3] ), 
    .COUT1(\col_ctrl/n29935 ), .COUT0(\col_ctrl/n41266 ));
  SLICE_180 SLICE_180( .D1(\col_ctrl/n41263 ), .C1(\col_ctrl/n1188 ), 
    .B1(\p_padB_N_645[0] ), .B0(\col_ctrl/n1188 ), .CIN1(\col_ctrl/n41263 ), 
    .COUT1(\col_ctrl/n29933 ), .COUT0(\col_ctrl/n41263 ));
  SLICE_181 SLICE_181( .D1(\col_ctrl/n41194 ), .B1(\y_padB[9] ), 
    .D0(\col_ctrl/n29930 ), .B0(\y_padB[8] ), .CIN0(\col_ctrl/n29930 ), 
    .CIN1(\col_ctrl/n41194 ), .F0(\power_en_N_1926[8] ), 
    .F1(\power_en_N_1926[9] ), .COUT1(\power_en_N_1926[10] ), 
    .COUT0(\col_ctrl/n41194 ));
  SLICE_182 SLICE_182( .D1(\col_ctrl/n41191 ), .C1(\col_ctrl/n1353[7] ), 
    .B1(\y_padB[7] ), .D0(\col_ctrl/n29928 ), .C0(n1355), .B0(\y_padB[6] ), 
    .CIN0(\col_ctrl/n29928 ), .CIN1(\col_ctrl/n41191 ), 
    .F0(\power_en_N_1926[6] ), .F1(\power_en_N_1926[7] ), 
    .COUT1(\col_ctrl/n29930 ), .COUT0(\col_ctrl/n41191 ));
  SLICE_183 SLICE_183( .D1(\col_ctrl/n41188 ), .C1(\col_ctrl/n1353[5] ), 
    .B1(\y_padB[5] ), .D0(\col_ctrl/n29926 ), .C0(\col_ctrl/n1353[4] ), 
    .B0(\y_padB[4] ), .CIN0(\col_ctrl/n29926 ), .CIN1(\col_ctrl/n41188 ), 
    .F0(\power_en_N_1926[4] ), .F1(\power_en_N_1926[5] ), 
    .COUT1(\col_ctrl/n29928 ), .COUT0(\col_ctrl/n41188 ));
  SLICE_184 SLICE_184( .D1(\col_ctrl/n41185 ), .C1(\col_ctrl/n1353[3] ), 
    .B1(\y_padB[3] ), .D0(\col_ctrl/n29924 ), .C0(\j06_pad.vcc ), 
    .B0(\y_padB[2] ), .CIN0(\col_ctrl/n29924 ), .CIN1(\col_ctrl/n41185 ), 
    .F0(\power_en_N_1926[2] ), .F1(\power_en_N_1926[3] ), 
    .COUT1(\col_ctrl/n29926 ), .COUT0(\col_ctrl/n41185 ));
  SLICE_185 SLICE_185( .D1(\col_ctrl/n41182 ), .C1(\col_ctrl/n1353[1] ), 
    .B1(\y_padB[1] ), .CIN1(\col_ctrl/n41182 ), .F1(\power_en_N_1926[1] ), 
    .COUT1(\col_ctrl/n29924 ), .COUT0(\col_ctrl/n41182 ));
  SLICE_186 SLICE_186( .DI1(\col_ctrl/n65[14] ), .DI0(\col_ctrl/n65[13] ), 
    .D1(\col_ctrl/n41317 ), .C1(\col_ctrl/powercount[14] ), 
    .D0(\col_ctrl/n29906 ), .C0(\col_ctrl/powercount[13] ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29906 ), 
    .CIN1(\col_ctrl/n41317 ), .Q0(\col_ctrl/powercount[13] ), 
    .Q1(\col_ctrl/powercount[14] ), .F0(\col_ctrl/n65[13] ), 
    .F1(\col_ctrl/n65[14] ), .COUT0(\col_ctrl/n41317 ));
  SLICE_187 SLICE_187( .DI1(\col_ctrl/n52[8] ), .DI0(\col_ctrl/n52[7] ), 
    .D1(\col_ctrl/n40828 ), .C1(\col_ctrl/n630 ), .B1(\y_ball[9] ), 
    .D0(\col_ctrl/n29722 ), .C0(\col_ctrl/n630 ), .B0(\y_ball[8] ), 
    .CE(\col_ctrl/n4628 ), .LSR(n4867), .CLK(clk), .CIN0(\col_ctrl/n29722 ), 
    .CIN1(\col_ctrl/n40828 ), .Q0(\y_ball[8] ), .Q1(\y_ball[9] ), 
    .F0(\col_ctrl/n52[7] ), .F1(\col_ctrl/n52[8] ), .COUT0(\col_ctrl/n40828 ));
  SLICE_188 SLICE_188( .D1(\col_ctrl/n40825 ), .C1(\col_ctrl/n630 ), 
    .B1(\y_ball[7] ), .D0(\col_ctrl/n29720 ), .C0(\col_ctrl/n630 ), 
    .B0(\y_ball[6] ), .CIN0(\col_ctrl/n29720 ), .CIN1(\col_ctrl/n40825 ), 
    .F0(\col_ctrl/n52[5] ), .F1(\col_ctrl/n52[6] ), .COUT1(\col_ctrl/n29722 ), 
    .COUT0(\col_ctrl/n40825 ));
  SLICE_189 SLICE_189( .DI0(\col_ctrl/n52[3] ), .D1(\col_ctrl/n40822 ), 
    .C1(\col_ctrl/n630 ), .B1(\y_ball[5] ), .D0(\col_ctrl/n29718 ), 
    .C0(\col_ctrl/n630 ), .B0(\y_ball[4] ), .CE(\col_ctrl/n4628 ), .LSR(n4867), 
    .CLK(clk), .CIN0(\col_ctrl/n29718 ), .CIN1(\col_ctrl/n40822 ), 
    .Q0(\y_ball[4] ), .F0(\col_ctrl/n52[3] ), .F1(\col_ctrl/n52[4] ), 
    .COUT1(\col_ctrl/n29720 ), .COUT0(\col_ctrl/n40822 ));
  SLICE_190 SLICE_190( .DI0(\col_ctrl/n52[1] ), .D1(\col_ctrl/n40819 ), 
    .C1(\col_ctrl/n630 ), .B1(\y_ball[3] ), .D0(\col_ctrl/n29716 ), 
    .C0(\col_ctrl/n630 ), .B0(\y_ball[2] ), .CE(\col_ctrl/n4628 ), .LSR(n4867), 
    .CLK(clk), .CIN0(\col_ctrl/n29716 ), .CIN1(\col_ctrl/n40819 ), 
    .Q0(\y_ball[2] ), .F0(\col_ctrl/n52[1] ), .F1(\col_ctrl/n52[2] ), 
    .COUT1(\col_ctrl/n29718 ), .COUT0(\col_ctrl/n40819 ));
  SLICE_191 SLICE_191( .D1(\col_ctrl/n40816 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\col_ctrl/n40816 ), .F1(\col_ctrl/n52[0] ), 
    .COUT1(\col_ctrl/n29716 ), .COUT0(\col_ctrl/n40816 ));
  SLICE_192 SLICE_192( .DI1(\col_ctrl/n65[12] ), .DI0(\col_ctrl/n65[11] ), 
    .D1(\col_ctrl/n41311 ), .C1(\col_ctrl/powercount[12] ), 
    .D0(\col_ctrl/n29904 ), .C0(\col_ctrl/powercount[11] ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29904 ), 
    .CIN1(\col_ctrl/n41311 ), .Q0(\col_ctrl/powercount[11] ), 
    .Q1(\col_ctrl/powercount[12] ), .F0(\col_ctrl/n65[11] ), 
    .F1(\col_ctrl/n65[12] ), .COUT1(\col_ctrl/n29906 ), 
    .COUT0(\col_ctrl/n41311 ));
  SLICE_193 SLICE_193( .DI1(\col_ctrl/n65[10] ), .DI0(\col_ctrl/n65[9] ), 
    .D1(\col_ctrl/n41308 ), .C1(\col_ctrl/powercount[10] ), 
    .D0(\col_ctrl/n29902 ), .C0(\col_ctrl/powercount[9] ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29902 ), 
    .CIN1(\col_ctrl/n41308 ), .Q0(\col_ctrl/powercount[9] ), 
    .Q1(\col_ctrl/powercount[10] ), .F0(\col_ctrl/n65[9] ), 
    .F1(\col_ctrl/n65[10] ), .COUT1(\col_ctrl/n29904 ), 
    .COUT0(\col_ctrl/n41308 ));
  SLICE_194 SLICE_194( .DI1(\col_ctrl/n65[8] ), .DI0(\col_ctrl/n65[7] ), 
    .D1(\col_ctrl/n41305 ), .C1(\col_ctrl/powercount[8] ), 
    .D0(\col_ctrl/n29900 ), .C0(\col_ctrl/powercount[7] ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29900 ), 
    .CIN1(\col_ctrl/n41305 ), .Q0(\col_ctrl/powercount[7] ), 
    .Q1(\col_ctrl/powercount[8] ), .F0(\col_ctrl/n65[7] ), 
    .F1(\col_ctrl/n65[8] ), .COUT1(\col_ctrl/n29902 ), 
    .COUT0(\col_ctrl/n41305 ));
  SLICE_195 SLICE_195( .DI1(\col_ctrl/n65[6] ), .DI0(\col_ctrl/n65[5] ), 
    .D1(\col_ctrl/n41302 ), .C1(\col_ctrl/powercount[6] ), 
    .D0(\col_ctrl/n29898 ), .C0(\col_ctrl/powercount[5] ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29898 ), 
    .CIN1(\col_ctrl/n41302 ), .Q0(\col_ctrl/powercount[5] ), 
    .Q1(\col_ctrl/powercount[6] ), .F0(\col_ctrl/n65[5] ), 
    .F1(\col_ctrl/n65[6] ), .COUT1(\col_ctrl/n29900 ), 
    .COUT0(\col_ctrl/n41302 ));
  SLICE_196 SLICE_196( .D1(\col_ctrl/n41209 ), .B1(\y_padA[9] ), 
    .D0(\col_ctrl/n29617 ), .B0(\y_padA[8] ), .CIN0(\col_ctrl/n29617 ), 
    .CIN1(\col_ctrl/n41209 ), .F0(\power_en_N_1965[8] ), 
    .F1(\power_en_N_1965[9] ), .COUT1(\power_en_N_1965[10] ), 
    .COUT0(\col_ctrl/n41209 ));
  SLICE_197 SLICE_197( .D1(\col_ctrl/n41206 ), .C1(\col_ctrl/n1005[7] ), 
    .B1(\y_padA[7] ), .D0(\col_ctrl/n29615 ), .C0(n1007), .B0(\y_padA[6] ), 
    .CIN0(\col_ctrl/n29615 ), .CIN1(\col_ctrl/n41206 ), 
    .F0(\power_en_N_1965[6] ), .F1(\power_en_N_1965[7] ), 
    .COUT1(\col_ctrl/n29617 ), .COUT0(\col_ctrl/n41206 ));
  SLICE_198 SLICE_198( .DI1(\col_ctrl/n65[4] ), .DI0(\col_ctrl/n65[3] ), 
    .D1(\col_ctrl/n41299 ), .C1(\col_ctrl/powercount[4] ), 
    .D0(\col_ctrl/n29896 ), .C0(\col_ctrl/n12 ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN0(\col_ctrl/n29896 ), 
    .CIN1(\col_ctrl/n41299 ), .Q0(\col_ctrl/n12 ), 
    .Q1(\col_ctrl/powercount[4] ), .F0(\col_ctrl/n65[3] ), 
    .F1(\col_ctrl/n65[4] ), .COUT1(\col_ctrl/n29898 ), 
    .COUT0(\col_ctrl/n41299 ));
  SLICE_199 SLICE_199( .DI1(\col_ctrl/n65[2] ), .DI0(\col_ctrl/n65[1] ), 
    .D1(\col_ctrl/n41284 ), .C1(\col_ctrl/n13 ), .D0(\col_ctrl/n29894 ), 
    .C0(\col_ctrl/n14_c ), .CE(game_en), .LSR(\col_ctrl/n4707 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29894 ), .CIN1(\col_ctrl/n41284 ), .Q0(\col_ctrl/n14_c ), 
    .Q1(\col_ctrl/n13 ), .F0(\col_ctrl/n65[1] ), .F1(\col_ctrl/n65[2] ), 
    .COUT1(\col_ctrl/n29896 ), .COUT0(\col_ctrl/n41284 ));
  SLICE_200 SLICE_200( .DI1(\col_ctrl/n65[0] ), .D1(\col_ctrl/n41281 ), 
    .C1(\col_ctrl/n15 ), .B1(\j06_pad.vcc ), .CE(game_en), 
    .LSR(\col_ctrl/n4707 ), .CLK(clk), .CIN1(\col_ctrl/n41281 ), 
    .Q1(\col_ctrl/n15 ), .F1(\col_ctrl/n65[0] ), .COUT1(\col_ctrl/n29894 ), 
    .COUT0(\col_ctrl/n41281 ));
  SLICE_201 SLICE_201( .D1(\col_ctrl/n41203 ), .C1(\col_ctrl/n31441 ), 
    .B1(\y_padA[5] ), .D0(\col_ctrl/n29613 ), .C0(n1009), .B0(\y_padA[4] ), 
    .CIN0(\col_ctrl/n29613 ), .CIN1(\col_ctrl/n41203 ), 
    .F0(\power_en_N_1965[4] ), .F1(\power_en_N_1965[5] ), 
    .COUT1(\col_ctrl/n29615 ), .COUT0(\col_ctrl/n41203 ));
  SLICE_202 SLICE_202( .DI0(\col_ctrl/n53[11] ), .D1(\col_ctrl/n41278 ), 
    .D0(\col_ctrl/n29891 ), .C0(\col_ctrl/poweroffcount[11] ), 
    .CE(\col_ctrl/n4642 ), .LSR(\col_ctrl/n4719 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29891 ), .CIN1(\col_ctrl/n41278 ), 
    .Q0(\col_ctrl/poweroffcount[11] ), .F0(\col_ctrl/n53[11] ), 
    .COUT0(\col_ctrl/n41278 ));
  SLICE_203 SLICE_203( .DI1(\col_ctrl/n53[10] ), .DI0(\col_ctrl/n53[9] ), 
    .D1(\col_ctrl/n41212 ), .C1(\col_ctrl/poweroffcount[10] ), 
    .D0(\col_ctrl/n29889 ), .C0(\col_ctrl/poweroffcount[9] ), 
    .CE(\col_ctrl/n4642 ), .LSR(\col_ctrl/n4719 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29889 ), .CIN1(\col_ctrl/n41212 ), 
    .Q0(\col_ctrl/poweroffcount[9] ), .Q1(\col_ctrl/poweroffcount[10] ), 
    .F0(\col_ctrl/n53[9] ), .F1(\col_ctrl/n53[10] ), .COUT1(\col_ctrl/n29891 ), 
    .COUT0(\col_ctrl/n41212 ));
  SLICE_204 SLICE_204( .DI1(\col_ctrl/n53[8] ), .DI0(\col_ctrl/n53[7] ), 
    .D1(\col_ctrl/n41179 ), .C1(\col_ctrl/poweroffcount[8] ), 
    .D0(\col_ctrl/n29887 ), .C0(\col_ctrl/poweroffcount[7] ), 
    .CE(\col_ctrl/n4642 ), .LSR(\col_ctrl/n4719 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29887 ), .CIN1(\col_ctrl/n41179 ), 
    .Q0(\col_ctrl/poweroffcount[7] ), .Q1(\col_ctrl/poweroffcount[8] ), 
    .F0(\col_ctrl/n53[7] ), .F1(\col_ctrl/n53[8] ), .COUT1(\col_ctrl/n29889 ), 
    .COUT0(\col_ctrl/n41179 ));
  SLICE_205 SLICE_205( .D1(\col_ctrl/n41200 ), .C1(n1010), .B1(\y_padA[3] ), 
    .D0(\col_ctrl/n29611 ), .C0(\j06_pad.vcc ), .B0(\y_padA[2] ), 
    .CIN0(\col_ctrl/n29611 ), .CIN1(\col_ctrl/n41200 ), 
    .F0(\power_en_N_1965[2] ), .F1(\power_en_N_1965[3] ), 
    .COUT1(\col_ctrl/n29613 ), .COUT0(\col_ctrl/n41200 ));
  SLICE_206 SLICE_206( .DI1(\col_ctrl/n53[6] ), .DI0(\col_ctrl/n53[5] ), 
    .D1(\col_ctrl/n41176 ), .C1(\col_ctrl/poweroffcount[6] ), 
    .D0(\col_ctrl/n29885 ), .C0(\col_ctrl/poweroffcount[5] ), 
    .CE(\col_ctrl/n4642 ), .LSR(\col_ctrl/n4719 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29885 ), .CIN1(\col_ctrl/n41176 ), 
    .Q0(\col_ctrl/poweroffcount[5] ), .Q1(\col_ctrl/poweroffcount[6] ), 
    .F0(\col_ctrl/n53[5] ), .F1(\col_ctrl/n53[6] ), .COUT1(\col_ctrl/n29887 ), 
    .COUT0(\col_ctrl/n41176 ));
  SLICE_207 SLICE_207( .DI1(\col_ctrl/n53[4] ), .DI0(\col_ctrl/n53[3] ), 
    .D1(\col_ctrl/n41173 ), .C1(\col_ctrl/poweroffcount[4] ), 
    .D0(\col_ctrl/n29883 ), .C0(\col_ctrl/poweroffcount[3] ), 
    .CE(\col_ctrl/n4642 ), .LSR(\col_ctrl/n4719 ), .CLK(clk), 
    .CIN0(\col_ctrl/n29883 ), .CIN1(\col_ctrl/n41173 ), 
    .Q0(\col_ctrl/poweroffcount[3] ), .Q1(\col_ctrl/poweroffcount[4] ), 
    .F0(\col_ctrl/n53[3] ), .F1(\col_ctrl/n53[4] ), .COUT1(\col_ctrl/n29885 ), 
    .COUT0(\col_ctrl/n41173 ));
  SLICE_208 SLICE_208( .DI1(\col_ctrl/n53[2] ), .DI0(\col_ctrl/n53[1] ), 
    .D1(\col_ctrl/n41170 ), .C1(\col_ctrl/poweroffcount[2] ), 
    .D0(\col_ctrl/n29881 ), .C0(\col_ctrl/n11 ), .CE(\col_ctrl/n4642 ), 
    .LSR(\col_ctrl/n4719 ), .CLK(clk), .CIN0(\col_ctrl/n29881 ), 
    .CIN1(\col_ctrl/n41170 ), .Q0(\col_ctrl/n11 ), 
    .Q1(\col_ctrl/poweroffcount[2] ), .F0(\col_ctrl/n53[1] ), 
    .F1(\col_ctrl/n53[2] ), .COUT1(\col_ctrl/n29883 ), 
    .COUT0(\col_ctrl/n41170 ));
  SLICE_209 SLICE_209( .D1(\col_ctrl/n41197 ), .C1(\col_ctrl/n1005[1] ), 
    .B1(\y_padA[1] ), .CIN1(\col_ctrl/n41197 ), .F1(\power_en_N_1965[1] ), 
    .COUT1(\col_ctrl/n29611 ), .COUT0(\col_ctrl/n41197 ));
  SLICE_210 SLICE_210( .DI1(\col_ctrl/n53[0] ), .D1(\col_ctrl/n41167 ), 
    .C1(\col_ctrl/n12_adj_2160 ), .B1(\j06_pad.vcc ), .CE(\col_ctrl/n4642 ), 
    .LSR(\col_ctrl/n4719 ), .CLK(clk), .CIN1(\col_ctrl/n41167 ), 
    .Q1(\col_ctrl/n12_adj_2160 ), .F1(\col_ctrl/n53[0] ), 
    .COUT1(\col_ctrl/n29881 ), .COUT0(\col_ctrl/n41167 ));
  SLICE_211 SLICE_211( .DI1(\rst_gen_inst/n137[12] ), 
    .DI0(\rst_gen_inst/n137[11] ), .D1(\rst_gen_inst/n41470 ), 
    .B1(\rst_gen_inst/rst_cnt[12] ), .D0(\rst_gen_inst/n29550 ), 
    .B0(\rst_gen_inst/rst_cnt[11] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29550 ), .CIN1(\rst_gen_inst/n41470 ), 
    .Q0(\rst_gen_inst/rst_cnt[11] ), .Q1(\rst_gen_inst/rst_cnt[12] ), 
    .F0(\rst_gen_inst/n137[11] ), .F1(\rst_gen_inst/n137[12] ), 
    .COUT1(\rst_gen_inst/n29552 ), .COUT0(\rst_gen_inst/n41470 ));
  SLICE_212 SLICE_212( .DI1(\rst_gen_inst/n137[8] ), 
    .DI0(\rst_gen_inst/n137[7] ), .D1(\rst_gen_inst/n41464 ), 
    .B1(\rst_cnt[8] ), .D0(\rst_gen_inst/n29546 ), 
    .B0(\rst_gen_inst/rst_cnt[7] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29546 ), .CIN1(\rst_gen_inst/n41464 ), 
    .Q0(\rst_gen_inst/rst_cnt[7] ), .Q1(\rst_cnt[8] ), 
    .F0(\rst_gen_inst/n137[7] ), .F1(\rst_gen_inst/n137[8] ), 
    .COUT1(\rst_gen_inst/n29548 ), .COUT0(\rst_gen_inst/n41464 ));
  SLICE_213 SLICE_213( .DI1(\rst_gen_inst/n137[6] ), 
    .DI0(\rst_gen_inst/n137[5] ), .D1(\rst_gen_inst/n41461 ), 
    .B1(\rst_gen_inst/rst_cnt[6] ), .D0(\rst_gen_inst/n29544 ), 
    .B0(\rst_gen_inst/rst_cnt[5] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29544 ), .CIN1(\rst_gen_inst/n41461 ), 
    .Q0(\rst_gen_inst/rst_cnt[5] ), .Q1(\rst_gen_inst/rst_cnt[6] ), 
    .F0(\rst_gen_inst/n137[5] ), .F1(\rst_gen_inst/n137[6] ), 
    .COUT1(\rst_gen_inst/n29546 ), .COUT0(\rst_gen_inst/n41461 ));
  SLICE_214 SLICE_214( .DI1(\rst_gen_inst/n137[16] ), 
    .DI0(\rst_gen_inst/n137[15] ), .D1(\rst_gen_inst/n41476 ), 
    .B1(\rst_gen_inst/rst_cnt[16] ), .D0(\rst_gen_inst/n29554 ), 
    .B0(\rst_gen_inst/rst_cnt[15] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29554 ), .CIN1(\rst_gen_inst/n41476 ), 
    .Q0(\rst_gen_inst/rst_cnt[15] ), .Q1(\rst_gen_inst/rst_cnt[16] ), 
    .F0(\rst_gen_inst/n137[15] ), .F1(\rst_gen_inst/n137[16] ), 
    .COUT1(\rst_gen_inst/n29556 ), .COUT0(\rst_gen_inst/n41476 ));
  SLICE_215 SLICE_215( .DI1(\rst_gen_inst/n137[4] ), 
    .DI0(\rst_gen_inst/n137[3] ), .D1(\rst_gen_inst/n41458 ), 
    .B1(\rst_cnt[4] ), .D0(\rst_gen_inst/n29542 ), .B0(\rst_cnt[3] ), 
    .CE(n5095), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n29542 ), .CIN1(\rst_gen_inst/n41458 ), 
    .Q0(\rst_cnt[3] ), .Q1(\rst_cnt[4] ), .F0(\rst_gen_inst/n137[3] ), 
    .F1(\rst_gen_inst/n137[4] ), .COUT1(\rst_gen_inst/n29544 ), 
    .COUT0(\rst_gen_inst/n41458 ));
  SLICE_216 SLICE_216( .DI0(\rst_gen_inst/n137[25] ), 
    .D1(\rst_gen_inst/n41491 ), .D0(\rst_gen_inst/n29564 ), .B0(\rst_cnt[25] ), 
    .CE(n5095), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN0(\rst_gen_inst/n29564 ), .CIN1(\rst_gen_inst/n41491 ), 
    .Q0(\rst_cnt[25] ), .F0(\rst_gen_inst/n137[25] ), 
    .COUT0(\rst_gen_inst/n41491 ));
  SLICE_217 SLICE_217( .DI1(\rst_gen_inst/n137[24] ), 
    .DI0(\rst_gen_inst/n137[23] ), .D1(\rst_gen_inst/n41488 ), 
    .B1(\rst_gen_inst/rst_cnt[24] ), .D0(\rst_gen_inst/n29562 ), 
    .B0(\rst_gen_inst/rst_cnt[23] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29562 ), .CIN1(\rst_gen_inst/n41488 ), 
    .Q0(\rst_gen_inst/rst_cnt[23] ), .Q1(\rst_gen_inst/rst_cnt[24] ), 
    .F0(\rst_gen_inst/n137[23] ), .F1(\rst_gen_inst/n137[24] ), 
    .COUT1(\rst_gen_inst/n29564 ), .COUT0(\rst_gen_inst/n41488 ));
  SLICE_218 SLICE_218( .DI1(\rst_gen_inst/n137[22] ), 
    .DI0(\rst_gen_inst/n137[21] ), .D1(\rst_gen_inst/n41485 ), 
    .B1(\rst_gen_inst/rst_cnt[22] ), .D0(\rst_gen_inst/n29560 ), 
    .B0(\rst_gen_inst/rst_cnt[21] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29560 ), .CIN1(\rst_gen_inst/n41485 ), 
    .Q0(\rst_gen_inst/rst_cnt[21] ), .Q1(\rst_gen_inst/rst_cnt[22] ), 
    .F0(\rst_gen_inst/n137[21] ), .F1(\rst_gen_inst/n137[22] ), 
    .COUT1(\rst_gen_inst/n29562 ), .COUT0(\rst_gen_inst/n41485 ));
  SLICE_219 SLICE_219( .DI1(\rst_gen_inst/n137[2] ), 
    .DI0(\rst_gen_inst/n137[1] ), .D1(\rst_gen_inst/n41455 ), 
    .B1(\rst_gen_inst/rst_cnt[2] ), .D0(\rst_gen_inst/n29540 ), 
    .B0(\rst_gen_inst/rst_cnt[1] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29540 ), .CIN1(\rst_gen_inst/n41455 ), 
    .Q0(\rst_gen_inst/rst_cnt[1] ), .Q1(\rst_gen_inst/rst_cnt[2] ), 
    .F0(\rst_gen_inst/n137[1] ), .F1(\rst_gen_inst/n137[2] ), 
    .COUT1(\rst_gen_inst/n29542 ), .COUT0(\rst_gen_inst/n41455 ));
  SLICE_220 SLICE_220( .DI1(\rst_gen_inst/n137[20] ), 
    .DI0(\rst_gen_inst/n137[19] ), .D1(\rst_gen_inst/n41482 ), 
    .B1(\rst_gen_inst/rst_cnt[20] ), .D0(\rst_gen_inst/n29558 ), 
    .B0(\rst_gen_inst/rst_cnt[19] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29558 ), .CIN1(\rst_gen_inst/n41482 ), 
    .Q0(\rst_gen_inst/rst_cnt[19] ), .Q1(\rst_gen_inst/rst_cnt[20] ), 
    .F0(\rst_gen_inst/n137[19] ), .F1(\rst_gen_inst/n137[20] ), 
    .COUT1(\rst_gen_inst/n29560 ), .COUT0(\rst_gen_inst/n41482 ));
  SLICE_221 SLICE_221( .DI1(\rst_gen_inst/n137[10] ), 
    .DI0(\rst_gen_inst/n137[9] ), .D1(\rst_gen_inst/n41467 ), 
    .B1(\rst_cnt[10] ), .D0(\rst_gen_inst/n29548 ), 
    .B0(\rst_gen_inst/rst_cnt[9] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29548 ), .CIN1(\rst_gen_inst/n41467 ), 
    .Q0(\rst_gen_inst/rst_cnt[9] ), .Q1(\rst_cnt[10] ), 
    .F0(\rst_gen_inst/n137[9] ), .F1(\rst_gen_inst/n137[10] ), 
    .COUT1(\rst_gen_inst/n29550 ), .COUT0(\rst_gen_inst/n41467 ));
  SLICE_222 SLICE_222( .DI1(\rst_gen_inst/n137[0] ), 
    .D1(\rst_gen_inst/n41314 ), .C1(lock), .B1(\rst_gen_inst/rst_cnt[0] ), 
    .CE(n5095), .LSR(rst_cnt_25__N_58), .CLK(clk), 
    .CIN1(\rst_gen_inst/n41314 ), .Q1(\rst_gen_inst/rst_cnt[0] ), 
    .F1(\rst_gen_inst/n137[0] ), .COUT1(\rst_gen_inst/n29540 ), 
    .COUT0(\rst_gen_inst/n41314 ));
  SLICE_223 SLICE_223( .DI1(\rst_gen_inst/n137[14] ), 
    .DI0(\rst_gen_inst/n137[13] ), .D1(\rst_gen_inst/n41473 ), 
    .B1(\rst_gen_inst/rst_cnt[14] ), .D0(\rst_gen_inst/n29552 ), 
    .B0(\rst_gen_inst/rst_cnt[13] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29552 ), .CIN1(\rst_gen_inst/n41473 ), 
    .Q0(\rst_gen_inst/rst_cnt[13] ), .Q1(\rst_gen_inst/rst_cnt[14] ), 
    .F0(\rst_gen_inst/n137[13] ), .F1(\rst_gen_inst/n137[14] ), 
    .COUT1(\rst_gen_inst/n29554 ), .COUT0(\rst_gen_inst/n41473 ));
  SLICE_224 SLICE_224( .DI1(\rst_gen_inst/n137[18] ), 
    .DI0(\rst_gen_inst/n137[17] ), .D1(\rst_gen_inst/n41479 ), 
    .B1(\rst_gen_inst/rst_cnt[18] ), .D0(\rst_gen_inst/n29556 ), 
    .B0(\rst_gen_inst/rst_cnt[17] ), .CE(n5095), .LSR(rst_cnt_25__N_58), 
    .CLK(clk), .CIN0(\rst_gen_inst/n29556 ), .CIN1(\rst_gen_inst/n41479 ), 
    .Q0(\rst_gen_inst/rst_cnt[17] ), .Q1(\rst_gen_inst/rst_cnt[18] ), 
    .F0(\rst_gen_inst/n137[17] ), .F1(\rst_gen_inst/n137[18] ), 
    .COUT1(\rst_gen_inst/n29558 ), .COUT0(\rst_gen_inst/n41479 ));
  SLICE_225 SLICE_225( .DI0(\enable_gen/gmv_flash_N_1301 ), 
    .D0(\enable_gen/n11971 ), .B0(gmv_flash), .CE(\enable_gen/pause_N_1246 ), 
    .CLK(clk), .Q0(gmv_flash), .F0(\enable_gen/gmv_flash_N_1301 ));
  SLICE_229 SLICE_229( .DI0(\enable_gen/pause_en_N_1306 ), 
    .B0(pause_pulse_N_1250_c), .CLK(clk), .Q0(\enable_gen/pause_en ), 
    .F0(\enable_gen/pause_en_N_1306 ));
  SLICE_230 SLICE_230( .DI0(\vga_ctrl/rgb_2__N_105[0] ), 
    .D0(\vga_ctrl/n34437 ), .C0(n32), .B0(n35), .A0(p_powerup), 
    .LSR(\vga_ctrl/n3295 ), .CLK(clk), .Q0(j03_c), 
    .F0(\vga_ctrl/rgb_2__N_105[0] ));
  SLICE_231 SLICE_231( .DI0(\vga_ctrl/n322[0] ), .D0(n59), .C0(n4571), 
    .B0(n6_adj_2482), .A0(p_powerup), .LSR(\vga_ctrl/n3296 ), .CLK(clk), 
    .Q0(j04_c), .F0(\vga_ctrl/n322[0] ));
  SLICE_234 SLICE_234( .DI0(pixval), .D0(n4571), .C0(n59), .B0(n6_adj_2482), 
    .A0(p_powerup), .LSR(\vga_ctrl/n34628 ), .CLK(clk), .Q0(j02_c), 
    .F0(pixval));
  SLICE_241 SLICE_241( .DI1(\col_ctrl/n25[1] ), .DI0(\col_ctrl/n25[0] ), 
    .D1(\col_ctrl/buzzcount[0] ), .C1(\col_ctrl/pad_col ), 
    .B1(\col_ctrl/buzzcount[1] ), .A1(\col_ctrl/wall_col ), 
    .D0(\col_ctrl/pad_col ), .B0(\col_ctrl/wall_col ), 
    .A0(\col_ctrl/buzzcount[0] ), .CE(n4646), .LSR(\col_ctrl/n4744 ), 
    .CLK(clk), .Q0(\col_ctrl/buzzcount[0] ), .Q1(\col_ctrl/buzzcount[1] ), 
    .F0(\col_ctrl/n25[0] ), .F1(\col_ctrl/n25[1] ));
  SLICE_242 SLICE_242( .DI1(\col_ctrl/n663[3] ), .DI0(\col_ctrl/n663[1] ), 
    .C1(n615), .B1(\col_ctrl/n643 ), .A1(\col_ctrl/n52[2] ), .D0(n615), 
    .C0(\col_ctrl/n643 ), .B0(\col_ctrl/n52[0] ), .CE(\col_ctrl/n4628 ), 
    .LSR(n4863), .CLK(clk), .Q0(\y_ball[1] ), .Q1(\y_ball[3] ), 
    .F0(\col_ctrl/n663[1] ), .F1(\col_ctrl/n663[3] ));
  SLICE_243 SLICE_243( .DI0(\col_ctrl/n25[4] ), .D0(\col_ctrl/n29452 ), 
    .C0(\col_ctrl/buzzcount[4] ), .B0(\col_ctrl/buzzcount[2] ), 
    .A0(\col_ctrl/buzzcount[3] ), .CE(n4646), .LSR(\col_ctrl/n4744 ), 
    .CLK(clk), .Q0(\col_ctrl/buzzcount[4] ), .F0(\col_ctrl/n25[4] ));
  SLICE_245 SLICE_245( .DI1(\col_ctrl/n663[6] ), .DI0(\col_ctrl/n663[5] ), 
    .D1(\col_ctrl/n52[5] ), .C1(n615), .B1(\col_ctrl/n643 ), .D0(n615), 
    .C0(\col_ctrl/n643 ), .A0(\col_ctrl/n52[4] ), .CE(\col_ctrl/n4628 ), 
    .LSR(n4863), .CLK(clk), .Q0(\y_ball[5] ), .Q1(\y_ball[6] ), 
    .F0(\col_ctrl/n663[5] ), .F1(\col_ctrl/n663[6] ));
  SLICE_248 SLICE_248( .DI1(\col_ctrl/n17[1] ), .DI0(\col_ctrl/n17[0] ), 
    .D1(\scrB[0] ), .C1(\col_ctrl/wall_col_N_1624 ), .A1(\scrB[1] ), 
    .D0(\col_ctrl/wall_col_N_1624 ), .A0(\scrB[0] ), .CE(\col_ctrl/n10432 ), 
    .LSR(n10390), .CLK(clk), .Q0(\scrB[0] ), .Q1(\scrB[1] ), 
    .F0(\col_ctrl/n17[0] ), .F1(\col_ctrl/n17[1] ));
  SLICE_249 SLICE_249( .DI1(\col_ctrl/n17_adj_2236[1] ), 
    .DI0(\col_ctrl/n31489 ), .D1(\scrA[0] ), .B1(\scrA[1] ), 
    .A1(\col_ctrl/n31470 ), .D0(\col_ctrl/n31470 ), .C0(\scrA[0] ), 
    .CE(n10430), .LSR(\col_ctrl/n10420 ), .CLK(clk), .Q0(\scrA[0] ), 
    .Q1(\scrA[1] ), .F0(\col_ctrl/n31489 ), .F1(\col_ctrl/n17_adj_2236[1] ));
  SLICE_250 SLICE_250( .DI1(\col_ctrl/n17_adj_2235[1] ), 
    .DI0(\col_ctrl/n17_adj_2235[0] ), .D1(\col_ctrl/power_type[0] ), 
    .C1(\col_ctrl/power_type[1] ), .B1(\col_ctrl/power_type[2] ), 
    .A1(power_spawn), .C0(\col_ctrl/power_type[0] ), .B0(power_spawn), 
    .CE(\col_ctrl/n4645 ), .LSR(n4863), .CLK(clk), 
    .Q0(\col_ctrl/power_type[0] ), .Q1(\col_ctrl/power_type[1] ), 
    .F0(\col_ctrl/n17_adj_2235[0] ), .F1(\col_ctrl/n17_adj_2235[1] ));
  SLICE_253 SLICE_253( .DI1(\col_ctrl/n4935 ), .DI0(\col_ctrl/n4942 ), 
    .D1(\col_ctrl/n6781 ), .C1(\padB_h[1] ), .B1(\col_ctrl/n37636 ), 
    .A1(game_en), .D0(n12924), .C0(game_en), .B0(\col_ctrl/n37634 ), 
    .A0(\padB_h[3] ), .CLK(clk), .Q0(\padB_h[3] ), .Q1(\padB_h[1] ), 
    .F0(\col_ctrl/n4942 ), .F1(\col_ctrl/n4935 ));
  SLICE_256 SLICE_256( .DI1(n4937), .DI0(n4888), .D1(n5472), .C1(\padA_h[1] ), 
    .B1(n58), .A1(\enable_gen/n6760 ), .D0(game_en), .C0(\padA_h[3] ), 
    .B0(n1010), .A0(n4863), .CLK(clk), .Q0(\padA_h[3] ), .Q1(\padA_h[1] ), 
    .F0(n4888), .F1(n4937));
  SLICE_261 SLICE_261( .DI1(n4901), .DI0(\col_ctrl/n4934 ), .D1(game_en), 
    .C1(\padB_h[6] ), .B1(n4863), .A1(n1355), .D0(\col_ctrl/n37635 ), 
    .C0(\col_ctrl/n6781 ), .B0(game_en), .A0(\padB_h[7] ), .CLK(clk), 
    .Q0(\padB_h[7] ), .Q1(\padB_h[6] ), .F0(\col_ctrl/n4934 ), .F1(n4901));
  SLICE_262 SLICE_262( .DI1(\col_ctrl/n4918 ), .DI0(\col_ctrl/n4933 ), 
    .D1(total_reset), .C1(n4917), .B1(game_en), .A1(n5_adj_2481), .D0(n12924), 
    .C0(\padB_h[4] ), .B0(game_en), .A0(\col_ctrl/n37627 ), .CLK(clk), 
    .Q0(\padB_h[4] ), .Q1(\padB_h[5] ), .F0(\col_ctrl/n4933 ), 
    .F1(\col_ctrl/n4918 ));
  SLICE_263 SLICE_263( .DI1(\col_ctrl/n31646 ), .DI0(\col_ctrl/n4932 ), 
    .D1(\Astatus[1] ), .C1(n1950), .B1(\col_ctrl/n783 ), 
    .A1(\col_ctrl/power_type[1] ), .D0(\col_ctrl/power_type[0] ), 
    .C0(\Astatus[0] ), .B0(n1950), .A0(\col_ctrl/n783 ), .CLK(clk), 
    .Q0(\Astatus[0] ), .Q1(\Astatus[1] ), .F0(\col_ctrl/n4932 ), 
    .F1(\col_ctrl/n31646 ));
  SLICE_264 SLICE_264( .DI1(n4906), .DI0(n4931), .D1(n4863), .C1(\padA_h[6] ), 
    .B1(game_en), .A1(n1007), .D0(\enable_gen/n6760 ), .C0(n58), .B0(n5472), 
    .A0(\padA_h[7] ), .CLK(clk), .Q0(\padA_h[7] ), .Q1(\padA_h[6] ), 
    .F0(n4931), .F1(n4906));
  SLICE_265 SLICE_265( .DI1(n34363), .DI0(n4921), .D1(n5484), .C1(n1), 
    .B1(n5474), .A1(game_en), .D0(game_en), .C0(n1009), .B0(n4863), 
    .A0(\padA_h[4] ), .CLK(clk), .Q0(\padA_h[4] ), .Q1(\padA_h[5] ), 
    .F0(n4921), .F1(n34363));
  SLICE_267 SLICE_267( .DI1(\col_ctrl/n1097[3] ), .DI0(\col_ctrl/n1097[6] ), 
    .D1(reset_n_c), .C1(rst_n), .B1(\col_ctrl/n1096 ), 
    .A1(\col_ctrl/n62_adj_2234[4] ), .D0(\col_ctrl/n62_adj_2234[7] ), 
    .C0(reset_n_c), .B0(rst_n), .A0(\col_ctrl/n1096 ), .CE(\col_ctrl/n4634 ), 
    .CLK(clk), .Q0(\y_padB[6] ), .Q1(\y_padB[3] ), .F0(\col_ctrl/n1097[6] ), 
    .F1(\col_ctrl/n1097[3] ));
  SLICE_270 SLICE_270( .DI1(\col_ctrl/n1131[3] ), .DI0(\col_ctrl/n1131[6] ), 
    .D1(rst_n), .C1(\col_ctrl/n62_adj_2232[4] ), .B1(\col_ctrl/n1130 ), 
    .A1(reset_n_c), .D0(reset_n_c), .C0(rst_n), 
    .B0(\col_ctrl/n62_adj_2232[7] ), .A0(\col_ctrl/n1130 ), 
    .CE(\col_ctrl/n4633 ), .CLK(clk), .Q0(\y_padA[6] ), .Q1(\y_padA[3] ), 
    .F0(\col_ctrl/n1131[6] ), .F1(\col_ctrl/n1131[3] ));
  SLICE_272 SLICE_272( .DI1(n1067), .DI0(\col_ctrl/n6_adj_2170 ), .D1(n54), 
    .B1(n12495), .C0(n12495), .B0(\col_ctrl/n62[9] ), .CE(n4631), .CLK(clk), 
    .Q0(\power_pos_x[8] ), .Q1(\power_pos_x[6] ), .F0(\col_ctrl/n6_adj_2170 ), 
    .F1(n1067));
  SLICE_284 SLICE_284( .DI1(\col_ctrl/n25[3] ), .DI0(\col_ctrl/n25[2] ), 
    .D1(\col_ctrl/buzzcount[3] ), .C1(\col_ctrl/n29452 ), 
    .A1(\col_ctrl/buzzcount[2] ), .D0(\col_ctrl/buzzcount[2] ), 
    .B0(\col_ctrl/n29452 ), .CE(n4646), .LSR(\col_ctrl/n4744 ), .CLK(clk), 
    .Q0(\col_ctrl/buzzcount[2] ), .Q1(\col_ctrl/buzzcount[3] ), 
    .F0(\col_ctrl/n25[2] ), .F1(\col_ctrl/n25[3] ));
  SLICE_292 SLICE_292( .DI0(\col_ctrl/n17_adj_2236[2] ), .D0(\scrA[2] ), 
    .C0(\scrA[1] ), .B0(\col_ctrl/n31470 ), .A0(\scrA[0] ), .CE(n10430), 
    .LSR(\col_ctrl/n10420 ), .CLK(clk), .Q0(\scrA[2] ), 
    .F0(\col_ctrl/n17_adj_2236[2] ));
  SLICE_294 SLICE_294( .DI0(\p_padB_N_645[0]/sig_004/FeedThruLUT ), 
    .D0(\p_padB_N_645[0] ), .CE(\col_ctrl/n4634 ), .LSR(\col_ctrl/n4841 ), 
    .CLK(clk), .Q0(\p_padB_N_645[0] ), 
    .F0(\p_padB_N_645[0]/sig_004/FeedThruLUT ));
  SLICE_295 SLICE_295( .DI0(\p_padA_N_456[0]/sig_005/FeedThruLUT ), 
    .A0(\p_padA_N_456[0] ), .CE(\col_ctrl/n4633 ), .LSR(\col_ctrl/n4847 ), 
    .CLK(clk), .Q0(\p_padA_N_456[0] ), 
    .F0(\p_padA_N_456[0]/sig_005/FeedThruLUT ));
  SLICE_298 SLICE_298( .D1(\xpix[5] ), .C1(n4485), .B1(\xpix[4] ), 
    .A1(\xpix[6] ), .D0(\xpix[7] ), .A0(\xpix[8] ), .F0(n4485), .F1(n14501));
  SLICE_299 SLICE_299( .D1(\xpix[5] ), .C1(\xpix[7] ), .B1(\xpix[8] ), 
    .A1(\xpix[6] ), .D0(\xpix[6] ), .C0(n14501), .B0(n14510), .A0(\xpix[5] ), 
    .F0(n11645), .F1(\vga_ctrl/n4559 ));
  SLICE_300 SLICE_300( .D1(\xpix[7] ), .B1(\xpix[9] ), .A1(\xpix[8] ), 
    .D0(\xpix[6] ), .C0(\xpix[5] ), .B0(n210), .A0(n4149), .F0(l_4_N_1073), 
    .F1(n4149));
  SLICE_301 SLICE_301( .D0(l_4_N_1073), .C0(n4149), .B0(\xpix[6] ), 
    .A0(n4_adj_2497), .F0(\disp_ctrl/scrA_mod/l_4_N_1072 ));
  SLICE_302 SLICE_302( .D1(\disp_ctrl/scrB_mod/n4_adj_2240 ), 
    .C1(\disp_ctrl/scrB_mod/n4391 ), .B1(\scrB[1] ), .A1(\scrB[0] ), 
    .D0(\xpix[5] ), .C0(n4159), .B0(\disp_ctrl/scrB_mod/n11957 ), .A0(n240), 
    .F0(\disp_ctrl/scrB_mod/n4391 ), .F1(\disp_ctrl/scrB_mod/n37976 ));
  SLICE_303 SLICE_303( .D1(\xpix[7] ), .C1(\xpix[8] ), .B1(\xpix[6] ), 
    .D0(\xpix[5] ), .C0(\xpix[9] ), .B0(n210), .A0(n4159), 
    .F0(\disp_ctrl/scrB_mod/n11957 ), .F1(n4159));
  SLICE_304 SLICE_304( .D1(rst_n), .C1(n10390), .B1(x_ball_dir), 
    .A1(reset_n_c), .D0(reset_n_c), .C0(rst_n), .B0(game_en), 
    .A0(\rst_cnt[25] ), .F0(n10390), .F1(\col_ctrl/n10420 ));
  SLICE_306 SLICE_306( .D1(game_en), .C1(n12495), .B1(power_en), .A1(n696), 
    .D0(rst_n), .C0(n716), .B0(reset_n_c), .A0(game_en), .F0(n12495), 
    .F1(n4631));
  SLICE_308 SLICE_308( .C1(\p_padA_N_456[9] ), .A1(\ypix[9] ), .D0(n101), 
    .C0(n12_adj_2512), .B0(power_en), .A0(\ypix[9] ), .F0(p_powerup), 
    .F1(\disp_ctrl/n10_c ));
  SLICE_309 SLICE_309( .D1(\ypix[9] ), .C1(\vga_ctrl/n116 ), .B1(\ypix[4] ), 
    .A1(\ypix[8] ), .D0(\ypix[6] ), .C0(\ypix[7] ), .B0(\ypix[5] ), 
    .F0(\vga_ctrl/n116 ), .F1(n101));
  SLICE_310 SLICE_310( .D1(n38232), .C1(n37685), .B1(n38427), .A1(n19), 
    .D0(n17_2), .C0(n37694), .B0(n13_adj_2473), .A0(n15_adj_2472), .F0(n37685), 
    .F1(n38431));
  SLICE_311 SLICE_311( .D1(n19), .C1(n37682), .B1(n16), .A1(n6_adj_2477), 
    .D0(\p_padB_N_645[4] ), .C0(\p_padB_N_645[8] ), .B0(\p_ball_N_245[4] ), 
    .A0(\p_ball_N_245[8] ), .F0(n37682), .F1(n38427));
  SLICE_312 SLICE_312( .D1(\xpix[6] ), .C1(\vga_ctrl/n222 ), 
    .B1(\vga_ctrl/n34702 ), .A1(\vga_ctrl/n34654 ), .D0(n4149), .C0(\xpix[6] ), 
    .B0(\xpix[5] ), .F0(\vga_ctrl/n222 ), .F1(n33424));
  SLICE_314 SLICE_314( .D1(\vga_ctrl/n3296 ), .C1(n6_adj_2503), .B1(p_padA), 
    .A1(p_ball), .D0(n4315), .C0(\disp_ctrl/p_padA_s ), .B0(p_padB_s), 
    .A0(p_padB), .F0(n6_adj_2503), .F1(\vga_ctrl/n34628 ));
  SLICE_315 SLICE_315( .D1(\vga_ctrl/n6_adj_2384 ), .C1(n31349), .B1(p_padA), 
    .A1(\vga_ctrl/n3295 ), .D0(\Astatus[0] ), .C0(\Astatus[2] ), 
    .B0(\Astatus[1] ), .F0(n31349), .F1(\vga_ctrl/n3296 ));
  SLICE_316 SLICE_316( .D1(\disp_ctrl/n38386 ), .C1(p_padA_N_315), 
    .B1(\ypix[9] ), .A1(\y_padA[9] ), .D0(n38340), .C0(\p_padA_N_316[10] ), 
    .B0(\p_padA_N_316[9] ), .A0(\ypix[9] ), .F0(p_padA_N_315), 
    .F1(\disp_ctrl/p_padA_N_381 ));
  SLICE_318 SLICE_318( .D1(n4_adj_2504), .C1(l_0_N_1050), .B1(n4399), 
    .A1(\disp_ctrl/l_3_N_1068 ), .D0(n202), .C0(\vga_ctrl/n6_adj_2387 ), 
    .B0(\vga_ctrl/n213 ), .A0(\vga_ctrl/n14532 ), .F0(l_0_N_1050), 
    .F1(\disp_ctrl/pixval_N_1046 ));
  SLICE_319 SLICE_319( .D1(\disp_ctrl/pixval_N_1046 ), 
    .C1(\disp_ctrl/scrA_mod/n4438 ), .B1(n33424), .A1(\disp_ctrl/l_3_N_1068 ), 
    .C0(\scrA[0] ), .A0(n4399), .F0(\disp_ctrl/scrA_mod/n4438 ), 
    .F1(\disp_ctrl/scrA_mod/n37643 ));
  SLICE_320 SLICE_320( .D0(n14), .C0(n230), .B0(n4485), .A0(\xpix[9] ), 
    .F0(\disp_ctrl/scrB_mod/n4375 ));
  SLICE_321 SLICE_321( .D1(n59_adj_2496), .C1(\disp_ctrl/scrB_mod/n37922 ), 
    .B1(\disp_ctrl/scrB_mod/n35569 ), .A1(\scrB[2] ), 
    .D0(\disp_ctrl/scrB_mod/n4375 ), .C0(\disp_ctrl/scrB_mod/n37976 ), 
    .B0(n4399), .A0(\xpix[9] ), .F0(\disp_ctrl/scrB_mod/n37922 ), 
    .F1(\disp_ctrl/altcolB ));
  SLICE_323 SLICE_323( .DI1(\col_ctrl/n17[2] ), .D1(\scrB[0] ), 
    .C1(\col_ctrl/wall_col_N_1624 ), .B1(\scrB[2] ), .A1(\scrB[1] ), 
    .D0(\scrB[1] ), .C0(\scrB[2] ), .A0(\scrB[0] ), .CE(\col_ctrl/n10432 ), 
    .LSR(n10390), .CLK(clk), .Q1(\scrB[2] ), .F0(n59_adj_2496), 
    .F1(\col_ctrl/n17[2] ));
  SLICE_324 SLICE_324( .D1(\disp_ctrl/scrA_mod/n39208 ), 
    .C1(\disp_ctrl/scrA_mod/n37620 ), .B1(\disp_ctrl/scrA_mod/n37621 ), 
    .A1(\scrA[2] ), .D0(\disp_ctrl/scrA_mod/pixval_N_1042 ), 
    .C0(\disp_ctrl/scrA_mod/n8_c ), .B0(n14502), 
    .A0(\disp_ctrl/scrA_mod/n4438 ), .F0(\disp_ctrl/scrA_mod/n37620 ), 
    .F1(\disp_ctrl/n39211 ));
  SLICE_325 SLICE_325( .D1(\scrA[1] ), .C1(\disp_ctrl/scrA_mod/n37644 ), 
    .B1(\scrA[2] ), .A1(\disp_ctrl/scrA_mod/n37643 ), .C0(l_0_N_1050), 
    .A0(n4399), .F0(\disp_ctrl/scrA_mod/n37644 ), 
    .F1(\disp_ctrl/scrA_mod/n39208 ));
  SLICE_326 SLICE_326( .D0(\col_ctrl/n774 ), .C0(\col_ctrl/n23 ), 
    .B0(\col_ctrl/n20_c ), .A0(total_reset), .F0(\col_ctrl/n4633 ));
  SLICE_327 SLICE_327( .D1(j15_c), .C1(total_reset), .B1(game_en), .A1(j14_c), 
    .D0(rst_n), .A0(reset_n_c), .F0(total_reset), .F1(\col_ctrl/n774 ));
  SLICE_328 SLICE_328( .D1(\padB_h[7] ), .C1(n4_adj_2463), .B1(n5_adj_2481), 
    .A1(\Bstatus[0] ), .D0(\col_ctrl/Bstatus[2]_2 ), 
    .A0(\col_ctrl/Bstatus[1]_2 ), .F0(n4_adj_2463), .F1(\col_ctrl/n1353[7] ));
  SLICE_329 SLICE_329( .D1(\Bstatus[0] ), .C1(\padB_h[6] ), .B1(n5_adj_2481), 
    .A1(n4_adj_2463), .C0(\Bstatus[0] ), .B0(\col_ctrl/Bstatus[2]_2 ), 
    .A0(\col_ctrl/Bstatus[1]_2 ), .F0(n5_adj_2481), .F1(n1355));
  SLICE_330 SLICE_330( .D1(\Astatus[0] ), .C1(\padA_h[1] ), 
    .B1(\col_ctrl/n1_adj_2168 ), .A1(n5), .D0(\Astatus[1] ), .C0(\Astatus[2] ), 
    .A0(\Astatus[0] ), .F0(n5), .F1(\col_ctrl/n1005[1] ));
  SLICE_331 SLICE_331( .D1(\col_ctrl/n1_adj_2168 ), .C1(\padA_h[6] ), 
    .B1(\Astatus[0] ), .A1(n5), .D0(\Astatus[1] ), .C0(\Astatus[2] ), 
    .F0(\col_ctrl/n1_adj_2168 ), .F1(n1007));
  SLICE_332 SLICE_332( .D1(\col_ctrl/n20_adj_2196 ), .C1(\col_ctrl/n778 ), 
    .B1(\col_ctrl/n23_adj_2197 ), .A1(total_reset), .D0(total_reset), 
    .C0(j17_c), .B0(game_en), .A0(j16_c), .F0(\col_ctrl/n778 ), 
    .F1(\col_ctrl/n4634 ));
  SLICE_334 SLICE_334( .D1(n11601), .C1(n33469), .B1(\power_pos_x[5] ), 
    .A1(\power_pos_x[6] ), .D0(\power_pos_x[7] ), .B0(\power_pos_x[8] ), 
    .F0(n33469), .F1(n33470));
  SLICE_335 SLICE_335( .C1(\col_ctrl/power_en_N_1855 ), .B1(n11835), 
    .A1(\col_ctrl/power_en_N_1958 ), .D0(\col_ctrl/n34515 ), 
    .C0(\col_ctrl/n10_adj_2131 ), .B0(n33470), .A0(\power_pos_x[9] ), 
    .F0(\col_ctrl/power_en_N_1855 ), .F1(\col_ctrl/n11861 ));
  SLICE_336 SLICE_336( .D1(power_en_N_1893), .C1(power_en_N_1857), 
    .B1(\y_padB[8] ), .A1(\y_padB[9] ), .D0(\p_powerup_N_942[9] ), .C0(n4426), 
    .B0(n4498), .A0(\p_powerup_N_942[10] ), .F0(power_en_N_1857), 
    .F1(\col_ctrl/n10_adj_2131 ));
  SLICE_338 SLICE_338( .D0(\power_en_N_1926[10] ), .C0(\power_en_N_1926[9] ), 
    .B0(\power_en_N_1926[8] ), .A0(n34509), .F0(power_en_N_1893));
  SLICE_339 SLICE_339( .D1(\power_en_N_1926[1] ), .C1(n12_adj_2508), 
    .B1(\power_en_N_1926[3] ), .A1(\power_en_N_1926[6] ), 
    .D0(\power_en_N_1926[5] ), .C0(\power_en_N_1926[4] ), 
    .B0(\power_en_N_1926[2] ), .A0(\power_en_N_1926[7] ), .F0(n12_adj_2508), 
    .F1(n34509));
  SLICE_340 SLICE_340( .D1(\p_powerup_N_942[3] ), .C1(n5_adj_2499), 
    .B1(\p_powerup_N_942[2] ), .A1(n4425), .C0(\p_powerup_N_942[4] ), 
    .B0(\p_powerup_N_942[0] ), .A0(\p_powerup_N_942[1] ), .F0(n5_adj_2499), 
    .F1(n4426));
  SLICE_341 SLICE_341( .D1(\p_powerup_N_942[4] ), .C1(n4425), 
    .B1(\p_powerup_N_942[2] ), .A1(\p_powerup_N_942[3] ), 
    .C0(\p_powerup_N_942[5] ), .B0(\p_powerup_N_942[6] ), .F0(n4425), 
    .F1(\col_ctrl/n34575 ));
  SLICE_342 SLICE_342( .D0(\power_en_N_1965[10] ), .C0(\power_en_N_1965[9] ), 
    .B0(\power_en_N_1965[8] ), .A0(n34552), .F0(power_en_N_1964));
  SLICE_343 SLICE_343( .D1(power_en_N_1964), .C1(\col_ctrl/n12_adj_2154 ), 
    .B1(\y_padA[8] ), .A1(\col_ctrl/n34694 ), .D0(\y_padA[9] ), 
    .C0(\col_ctrl/n10_adj_2158 ), .B0(\power_pos_x[5] ), .A0(n4454), 
    .F0(\col_ctrl/n12_adj_2154 ), .F1(\col_ctrl/power_en_N_1958 ));
  SLICE_344 SLICE_344( .D1(\power_en_N_1965[6] ), .C1(n12_adj_2510), 
    .B1(\power_en_N_1965[1] ), .A1(\power_en_N_1965[3] ), 
    .D0(\power_en_N_1965[4] ), .C0(\power_en_N_1965[5] ), 
    .B0(\power_en_N_1965[7] ), .A0(\power_en_N_1965[2] ), .F0(n12_adj_2510), 
    .F1(n34552));
  SLICE_346 SLICE_346( .D1(\p_padB_N_538[5] ), .B1(\ypix[5] ), 
    .D0(\p_ball_s1_N_713[5] ), .A0(\ypix[5] ), .F0(n40066), .F1(n11_adj_2442));
  SLICE_347 SLICE_347( .D1(n14_adj_2460), .C1(n38076), .B1(n40062), 
    .A1(n38309), .D0(n40066), .C0(n38074), .B0(\p_ball_s1_N_713[6] ), 
    .A0(\ypix[6] ), .F0(n38076), .F1(n38353));
  SLICE_348 SLICE_348( .D1(\p_ball_s1_N_713[4] ), .C1(n37821), .A1(\ypix[4] ), 
    .D0(\p_ball_s1_N_713[3] ), .C0(\ypix[3] ), .B0(\p_ball_s1_N_713[2] ), 
    .A0(\ypix[2] ), .F0(n37821), .F1(n38074));
  SLICE_350 SLICE_350( .D1(n33374), .C1(rst_cnt_25__N_58), .B1(\rst_cnt[8] ), 
    .A1(n6_adj_2502), .D0(n61), .B0(n59_adj_2496), .A0(rst_n), 
    .F0(rst_cnt_25__N_58), .F1(n5095));
  SLICE_351 SLICE_351( .D1(\rst_cnt[8] ), .C1(n33374), .B1(\rst_cnt[10] ), 
    .A1(n33447), .D0(\rst_gen_inst/n23 ), .C0(\rst_gen_inst/n22 ), 
    .B0(\rst_gen_inst/n21 ), .F0(n33374), .F1(rst_n));
  SLICE_352 SLICE_352( .C1(n33447), .A1(\rst_cnt[10] ), .D0(\rst_cnt[25] ), 
    .C0(\rst_gen_inst/rst_cnt[23] ), .B0(\rst_gen_inst/rst_cnt[21] ), 
    .A0(\rst_gen_inst/rst_cnt[0] ), .F0(n33447), .F1(n6_adj_2502));
  SLICE_354 SLICE_354( .D1(n38348), .C1(\ypix[9] ), .A1(\p_padB_N_505[9] ), 
    .D0(\p_padB_N_505[10] ), .C0(n38348), .B0(\p_padB_N_505[9] ), 
    .A0(\ypix[9] ), .F0(p_padB_N_504), .F1(p_padB_s_N_863));
  SLICE_355 SLICE_355( .D1(\disp_ctrl/n4565 ), .C1(\disp_ctrl/n8_adj_2342 ), 
    .B1(n11645), .A1(\xpix[9] ), .D0(p_padB_N_504), .C0(p_padB_N_537), 
    .B0(n14548), .A0(n14501), .F0(\disp_ctrl/n8_adj_2342 ), .F1(p_padB));
  SLICE_357 SLICE_357( .D1(y_ball_dir), .C1(\col_ctrl/n34567 ), 
    .D0(\col_ctrl/y_ball_dir_N_2030 ), .C0(\col_ctrl/n34567 ), .B0(y_ball_dir), 
    .A0(total_reset), .F0(n33502), .F1(\col_ctrl/n630 ));
  SLICE_358 SLICE_358( .D1(n66), .C1(n33466), .B1(n60), .A1(n63), 
    .D0(\rst_gen_inst/rst_cnt[14] ), .C0(\rst_gen_inst/n14_c ), .F0(n33466), 
    .F1(n34387));
  SLICE_359 SLICE_359( .D1(\rst_gen_inst/rst_cnt[21] ), .C1(n66), 
    .B1(\rst_gen_inst/rst_cnt[22] ), .A1(\rst_gen_inst/n4428 ), 
    .D0(\rst_gen_inst/rst_cnt[9] ), .C0(\rst_gen_inst/rst_cnt[7] ), 
    .B0(\rst_cnt[10] ), .A0(\rst_cnt[8] ), .F0(n66), .F1(n14_adj_2501));
  SLICE_360 SLICE_360( .D1(\Bstatus[0] ), .C1(n37607), .B1(game_en), .A1(n37), 
    .D0(\col_ctrl/Bstatus[2]_2 ), .B0(\col_ctrl/Bstatus[1]_2 ), 
    .A0(n1_adj_2498), .F0(n37607), .F1(n4635));
  SLICE_362 SLICE_362( .D1(\Bstatus[0] ), .C1(n37), .A1(game_en), 
    .D0(n1_adj_2498), .B0(\col_ctrl/Bstatus[2]_2 ), 
    .A0(\col_ctrl/Bstatus[1]_2 ), .F0(n37), .F1(n34499));
  SLICE_366 SLICE_366( .C1(\enable_gen/n11971 ), .A1(pause), 
    .D0(\enable_gen/countergmv[20] ), .C0(\enable_gen/n34435 ), 
    .B0(\enable_gen/countergmv[22] ), .A0(\enable_gen/countergmv[21] ), 
    .F0(\enable_gen/n11971 ), .F1(\enable_gen/n4696 ));
  SLICE_368 SLICE_368( .D1(\enable_gen/countergmv[19] ), .C1(\enable_gen/n10 ), 
    .B1(\enable_gen/countergmv[18] ), .A1(\enable_gen/n9 ), 
    .D0(\enable_gen/countergmv[13] ), .C0(\enable_gen/n34592 ), 
    .B0(\enable_gen/countergmv[17] ), .A0(\enable_gen/countergmv[14] ), 
    .F0(\enable_gen/n10 ), .F1(\enable_gen/n34435 ));
  SLICE_370 SLICE_370( .D1(\enable_gen/countergmv[11] ), .C1(\enable_gen/n7 ), 
    .B1(\enable_gen/countergmv[10] ), .A1(\enable_gen/countergmv[9] ), 
    .D0(\enable_gen/countergmv[12] ), .C0(\enable_gen/countergmv[6] ), 
    .B0(\enable_gen/countergmv[7] ), .A0(\enable_gen/countergmv[8] ), 
    .F0(\enable_gen/n7 ), .F1(\enable_gen/n34592 ));
  SLICE_372 SLICE_372( .D1(\counter[17] ), .C1(n34444), .B1(\counter[18] ), 
    .A1(pause), .D0(\enable_gen/n6 ), .C0(\enable_gen/n11537 ), 
    .B0(\enable_gen/counter[13] ), .A0(\enable_gen/counter[14] ), .F0(n34444), 
    .F1(n4783));
  SLICE_374 SLICE_374( .D1(\enable_gen/counter[11] ), .C1(\enable_gen/n34549 ), 
    .B1(wall_buzz_en), .A1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/counter[9] ), .C0(\enable_gen/counter[7] ), 
    .B0(\enable_gen/counter[8] ), .A0(\enable_gen/counter[6] ), 
    .F0(\enable_gen/n34549 ), .F1(\enable_gen/n11537 ));
  SLICE_376 SLICE_376( .C1(n34582), .A1(pause), 
    .D0(\enable_gen/counterflick[19] ), .C0(\enable_gen/n4 ), 
    .B0(\enable_gen/counterflick[21] ), .A0(\enable_gen/counterflick[22] ), 
    .F0(n34582), .F1(\enable_gen/n4753 ));
  SLICE_378 SLICE_378( .D1(\enable_gen/counterflick[20] ), 
    .C1(\enable_gen/n10_adj_2433 ), .B1(\enable_gen/counterflick[17] ), 
    .A1(\enable_gen/counterflick[16] ), .D0(\enable_gen/counterflick[14] ), 
    .C0(\enable_gen/n34622 ), .B0(\enable_gen/counterflick[15] ), 
    .A0(\enable_gen/counterflick[18] ), .F0(\enable_gen/n10_adj_2433 ), 
    .F1(\enable_gen/n4 ));
  SLICE_380 SLICE_380( .D1(\enable_gen/counterflick[11] ), 
    .C1(\enable_gen/n7_adj_2434 ), .B1(\enable_gen/counterflick[10] ), 
    .A1(\enable_gen/counterflick[12] ), .D0(\enable_gen/counterflick[9] ), 
    .C0(\enable_gen/counterflick[7] ), .B0(\enable_gen/counterflick[13] ), 
    .A0(\enable_gen/counterflick[8] ), .F0(\enable_gen/n7_adj_2434 ), 
    .F1(\enable_gen/n34622 ));
  SLICE_382 SLICE_382( .D1(\p_ball_N_211[9] ), .C1(n38418), 
    .B1(\p_ball_N_211[10]/sig_003/FeedThruLUT ), .A1(\xpix[9] ), .C0(n38417), 
    .B0(\xpix[8] ), .A0(\p_ball_N_211[8] ), .F0(n38418), .F1(p_ball_N_210));
  SLICE_383 SLICE_383( .D0(\p_ball_N_211[10] ), 
    .F0(\p_ball_N_211[10]/sig_003/FeedThruLUT ));
  SLICE_384 SLICE_384( .D1(\ypix[9] ), .C1(n38368), .B1(\p_ball_N_245[9] ), 
    .A1(\p_ball_N_245[10]/sig_002/FeedThruLUT ), .C0(n38367), 
    .B0(\p_ball_N_245[8] ), .A0(\ypix[8] ), .F0(n38368), .F1(p_ball_N_244));
  SLICE_385 SLICE_385( .D0(\p_ball_N_245[10] ), 
    .F0(\p_ball_N_245[10]/sig_002/FeedThruLUT ));
  SLICE_387 SLICE_387( .D1(n38243), .C1(n38136), .B1(n14_adj_2483), 
    .A1(n40022), .D0(\xpix[6] ), .C0(n38134), .B0(\p_ball_N_211[6] ), 
    .A0(n40026), .F0(n38136), .F1(n38417));
  SLICE_388 SLICE_388( .C1(n38408), .B1(\xpix[7] ), .A1(\p_ball_N_211[7] ), 
    .D0(\xpix[6] ), .C0(n38407), .B0(\p_ball_N_211[6] ), .F0(n38408), 
    .F1(n14_adj_2483));
  SLICE_390 SLICE_390( .C1(n6_adj_2484), .B1(\xpix[4] ), 
    .A1(\p_ball_N_211[4] ), .D0(\p_ball_N_211[3] ), .C0(\xpix[3] ), 
    .A0(\p_ball_N_211[2] ), .F0(n6_adj_2484), .F1(n38243));
  SLICE_393 SLICE_393( .D1(\xpix[4] ), .C1(n37749), .A1(\p_ball_N_211[4] ), 
    .D0(\p_ball_N_211[3] ), .C0(\xpix[2] ), .B0(\p_ball_N_211[2] ), 
    .A0(\xpix[3] ), .F0(n37749), .F1(n38134));
  SLICE_394 SLICE_394( .D1(\p_padA_N_316[4] ), .C1(n6_adj_2451), 
    .B1(\ypix[4] ), .D0(\p_padA_N_316[3] ), .B0(\ypix[3] ), .A0(\ypix[2] ), 
    .F0(n6_adj_2451), .F1(n38329));
  SLICE_396 SLICE_396( .D1(\p_ball_N_211[5] ), .C1(n4_adj_2485), 
    .A1(\xpix[5] ), .D0(\p_ball_N_211[1] ), .C0(\xpix[1] ), .B0(\xpix[0] ), 
    .A0(\x_ball[0] ), .F0(n4_adj_2485), .F1(n38407));
  SLICE_398 SLICE_398( .D1(\p_padB_N_645[9] ), .C1(n8_adj_2476), 
    .B1(\p_ball_N_245[9] ), .D0(\p_padB_N_645[4] ), .C0(\p_padB_N_645[8] ), 
    .B0(\p_ball_N_245[8] ), .F0(n8_adj_2476), .F1(n16));
  SLICE_400 SLICE_400( .D1(\disp_ctrl/p_padA_s_N_835[2] ), 
    .C1(\disp_ctrl/p_padA_s_N_835[3] ), .B1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\p_padA_N_316[2] ), .C0(\ypix[3] ), .B0(\p_padA_N_316[3] ), 
    .A0(\ypix[2] ), .F0(n37776), .F1(\disp_ctrl/n12_adj_2341 ));
  SLICE_401 SLICE_401( .D1(n37776), .C1(n13_adj_2448), .B1(n11_adj_2449), 
    .A1(n9_adj_2450), .C0(\p_padA_N_316[6] ), .B0(\ypix[6] ), 
    .F0(n13_adj_2448), .F1(n38116));
  SLICE_402 SLICE_402( .D1(\p_padA_N_456[4] ), .C1(n6_adj_2470), 
    .A1(\p_ball_N_245[4] ), .D0(\p_padA_N_456[2] ), .C0(\p_padA_N_456[3] ), 
    .A0(\p_ball_N_245[3] ), .F0(n6_adj_2470), .F1(n38237));
  SLICE_405 SLICE_405( .D1(n40032), .C1(n38036), .B1(n14_adj_2489), 
    .A1(n38229), .D0(\ypix[6] ), .C0(n38034), .B0(n40035), 
    .A0(\p_ball_N_245[6] ), .F0(n38036), .F1(n38367));
  SLICE_406 SLICE_406( .D1(\p_padB_N_645[2] ), .C1(\p_ball_N_245[2] ), 
    .D0(\p_ball_N_245[3] ), .C0(\p_padA_N_456[2] ), .B0(\p_ball_N_245[2] ), 
    .A0(\p_padA_N_456[3] ), .F0(n37714), .F1(n5_adj_2478));
  SLICE_407 SLICE_407( .D1(n9_adj_2469), .C1(n13_adj_2467), .B1(n37714), 
    .A1(n11_adj_2468), .D0(\p_padA_N_456[6] ), .C0(\p_ball_N_245[6] ), 
    .F0(n13_adj_2467), .F1(n38158));
  SLICE_408 SLICE_408( .D1(\p_padB_N_538[11] ), .C1(n38322), 
    .B1(\p_padB_N_538[10] ), .A1(\p_padB_N_538[12] ), .D0(\ypix[9] ), 
    .C0(n38344), .A0(\p_padB_N_538[9] ), .F0(n38322), .F1(p_padB_N_537));
  SLICE_409 SLICE_409( .D1(p_padB_N_537), .C1(\disp_ctrl/n38416 ), 
    .B1(\ypix[9] ), .A1(\p_padB_N_645[9] ), .D0(\p_padB_N_645[8] ), 
    .C0(\disp_ctrl/n38415 ), .A0(\ypix[8] ), .F0(\disp_ctrl/n38416 ), 
    .F1(\disp_ctrl/p_padB_N_641 ));
  SLICE_411 SLICE_411( .C1(n38343), .B1(\p_padB_N_538[8] ), .A1(\ypix[8] ), 
    .D0(n38323), .C0(n38106), .B0(n14_adj_2440), .A0(n15_adj_2439), 
    .F0(n38343), .F1(n38344));
  SLICE_412 SLICE_412( .D1(\p_ball_N_245[7] ), .C1(n38360), .B1(\ypix[7] ), 
    .D0(\p_ball_N_245[6] ), .C0(n38359), .B0(\ypix[6] ), .F0(n38360), 
    .F1(n14_adj_2489));
  SLICE_415 SLICE_415( .D1(\ypix[7] ), .C1(n38342), .B1(\p_padB_N_538[7] ), 
    .D0(\p_padB_N_538[6] ), .C0(n38341), .B0(\ypix[6] ), .F0(n38342), 
    .F1(n14_adj_2440));
  SLICE_416 SLICE_416( .C1(n6_adj_2490), .B1(\p_ball_N_245[4] ), 
    .A1(\ypix[4] ), .D0(\p_ball_N_245[3] ), .C0(\ypix[3] ), 
    .B0(\p_ball_N_245[2] ), .F0(n6_adj_2490), .F1(n38229));
  SLICE_418 SLICE_418( .D1(n13_adj_2441), .C1(n11_adj_2442), .B1(n9_adj_2443), 
    .A1(n37789), .D0(\p_padB_N_538[6] ), .A0(\ypix[6] ), .F0(n13_adj_2441), 
    .F1(n38106));
  SLICE_419 SLICE_419( .D1(\ypix[2] ), .C1(\ypix[1] ), .B1(\ypix[0] ), 
    .A1(\ypix[3] ), .D0(\p_padB_N_538[2] ), .C0(\p_padB_N_538[3] ), 
    .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(n37789), .F1(n8));
  SLICE_420 SLICE_420( .D1(\p_padB_N_538[5] ), .C1(n4_adj_2445), 
    .B1(\ypix[5] ), .D0(\p_padB_N_538[1] ), .C0(\ypix[0] ), 
    .B0(\p_padB_N_538[0] ), .A0(\ypix[1] ), .F0(n4_adj_2445), .F1(n38341));
  SLICE_422 SLICE_422( .D1(\x_ball[5] ), .C1(n4_adj_2488), .A1(\xpix[5] ), 
    .D0(\xpix[0] ), .C0(\xpix[1] ), .B0(\x_ball[0] ), .A0(\x_ball[1] ), 
    .F0(n4_adj_2488), .F1(\disp_ctrl/n38363 ));
  SLICE_424 SLICE_424( .D1(n4518), .C1(n34554), .B1(n33433), .A1(\x_ball[4] ), 
    .C0(\x_ball[2] ), .B0(\x_ball[3] ), .A0(\x_ball[1] ), .F0(n34554), 
    .F1(n11961));
  SLICE_425 SLICE_425( .D0(\x_ball[6] ), .B0(\x_ball[5] ), .F0(n33433));
  SLICE_427 SLICE_427( .D1(\p_ball_N_245[2] ), .C1(\ypix[5] ), 
    .B1(\p_ball_N_245[5] ), .A1(\ypix[2] ), .D0(\ypix[5] ), 
    .A0(\p_ball_N_245[5] ), .F0(n40035), .F1(\disp_ctrl/n35543 ));
  SLICE_429 SLICE_429( .D1(\disp_ctrl/n4_adj_2295 ), .C1(n10_adj_2513), 
    .B1(\disp_ctrl/n4_adj_2247 ), .A1(n220), .D0(p_padB_s_N_863), 
    .C0(p_padB_s_N_874), .B0(n33457), .A0(\vga_ctrl/n7152 ), .F0(n10_adj_2513), 
    .F1(p_padB_s));
  SLICE_430 SLICE_430( .D1(\col_ctrl/n38374 ), .C1(pad_col_N_1708), 
    .B1(\y_ball[9] ), .A1(\y_padB[9] ), .C0(n38431), 
    .B0(\p_ball_N_245[10]/sig_002/FeedThruLUT ), 
    .A0(\pad_col_N_1741[10]/sig_001/FeedThruLUT ), .F0(pad_col_N_1708), 
    .F1(\col_ctrl/n7_adj_2200 ));
  SLICE_431 SLICE_431( .D0(\pad_col_N_1741[10] ), 
    .F0(\pad_col_N_1741[10]/sig_001/FeedThruLUT ));
  SLICE_432 SLICE_432( .C1(n38347), .B1(\ypix[8] ), .A1(\p_padB_N_505[8] ), 
    .D0(n14_adj_2437), .C0(n38096), .B0(n15), .A0(n38317), .F0(n38347), 
    .F1(n38348));
  SLICE_434 SLICE_434( .C1(n4_adj_2491), .B1(\p_ball_N_245[5] ), 
    .A1(\ypix[5] ), .D0(\y_ball[0] ), .C0(\ypix[0] ), .B0(\ypix[1] ), 
    .A0(\p_ball_N_245[1] ), .F0(n4_adj_2491), .F1(n38359));
  SLICE_436 SLICE_436( .D1(n9), .C1(n13), .B1(n11), .A1(n37801), 
    .B0(\p_padB_N_505[6] ), .A0(\ypix[6] ), .F0(n13), .F1(n38096));
  SLICE_437 SLICE_437( .D1(\disp_ctrl/p_padB_s_N_913[3] ), 
    .C1(\disp_ctrl/p_padB_s_N_913[2] ), .B1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\p_padB_N_505[2] ), .C0(\ypix[2] ), .B0(\p_padB_N_505[3] ), 
    .A0(\ypix[3] ), .F0(n37801), .F1(\disp_ctrl/n12_adj_2340 ));
  SLICE_438 SLICE_438( .D1(\p_padB_N_505[5] ), .C1(n4_adj_2438), 
    .A1(\ypix[5] ), .D0(\p_padB_N_505[1] ), .C0(\p_padB_N_505[0] ), 
    .B0(\ypix[1] ), .A0(\ypix[0] ), .F0(n4_adj_2438), .F1(n38345));
  SLICE_440 SLICE_440( .D1(\ypix[5] ), .C1(n4_adj_2487), .A1(\y_ball[5] ), 
    .D0(\ypix[0] ), .C0(\y_ball[0] ), .B0(\ypix[1] ), .A0(\y_ball[1] ), 
    .F0(n4_adj_2487), .F1(\disp_ctrl/n38369 ));
  SLICE_442 SLICE_442( .D1(p_powerup_N_941), .C1(n33627), .B1(p_powerup_N_940), 
    .A1(gmv_flash), .D0(\ypix[5] ), .C0(n10), .B0(\ypix[8] ), .A0(\ypix[4] ), 
    .F0(n33627), .F1(n12_adj_2512));
  SLICE_443 SLICE_443( .D1(p_padB), .C1(n4_adj_2492), .B1(n31356), .A1(n11835), 
    .D0(n12_adj_2512), .C0(n101), .B0(\ypix[9] ), .A0(power_en), 
    .F0(n4_adj_2492), .F1(\vga_ctrl/n6_adj_2384 ));
  SLICE_444 SLICE_444( .C1(n37863), .B1(\ypix[4] ), .A1(\p_ball_N_245[4] ), 
    .D0(\p_ball_N_245[3] ), .C0(\ypix[2] ), .B0(\ypix[3] ), 
    .A0(\p_ball_N_245[2] ), .F0(n37863), .F1(n38034));
  SLICE_446 SLICE_446( .D1(\p_powerup_N_942[10] ), .C1(n38350), 
    .B1(\p_powerup_N_942[9] ), .A1(\xpix[9] ), .C0(n38349), 
    .B0(\p_powerup_N_942[8] ), .A0(\xpix[8] ), .F0(n38350), 
    .F1(p_powerup_N_941));
  SLICE_449 SLICE_449( .D0(\p_padB_N_645[7] ), .A0(\p_ball_N_245[7] ), 
    .F0(n15_adj_2472));
  SLICE_450 SLICE_450( .D1(\ypix[4] ), .C1(n6_adj_2458), 
    .B1(\p_padA_N_349[4] ), .D0(\p_padA_N_349[3] ), .B0(\p_padA_N_349[2] ), 
    .A0(\ypix[3] ), .F0(n6_adj_2458), .F1(n38241));
  SLICE_452 SLICE_452( .D1(n9_adj_2475), .C1(n11_adj_2474), .B1(n7), 
    .A1(n5_adj_2478), .D0(\p_padB_N_645[5] ), .C0(\p_ball_N_245[5] ), 
    .F0(n11_adj_2474), .F1(n37694));
  SLICE_453 SLICE_453( .D1(\p_ball_N_245[3] ), .C1(\p_padB_N_645[3] ), 
    .B1(\p_padB_N_645[2] ), .D0(\p_padB_N_645[3] ), .A0(\p_ball_N_245[3] ), 
    .F0(n7), .F1(n6_adj_2477));
  SLICE_454 SLICE_454( .D1(\ypix[3] ), .B1(\p_padA_N_456[3] ), 
    .D0(\p_padA_N_349[2] ), .C0(\ypix[3] ), .B0(\p_padA_N_349[3] ), 
    .A0(\ypix[2] ), .F0(n37894), .F1(\disp_ctrl/n7_adj_2314 ));
  SLICE_455 SLICE_455( .D1(n9_adj_2457), .C1(n13_adj_2455), .B1(n11_adj_2456), 
    .A1(n37894), .D0(\p_padA_N_349[6] ), .B0(\ypix[6] ), .F0(n13_adj_2455), 
    .F1(n38006));
  SLICE_457 SLICE_457( .D1(\ypix[3] ), .C1(n4), .B1(n23), .A1(\ypix[2] ), 
    .D0(\ypix[0] ), .B0(\ypix[1] ), .F0(n4), .F1(n10));
  SLICE_458 SLICE_458( .D1(game_en), .C1(\col_ctrl/power_spawn_N_2039 ), 
    .B1(reset_n_c), .A1(rst_n), .D0(\Bstatus[0] ), .C0(\padB_h[5] ), 
    .B0(game_en), .A0(n4_adj_2463), .F0(n4917), .F1(\col_ctrl/n4707 ));
  SLICE_460 SLICE_460( .D1(\p_padB_N_645[5] ), .C1(n4_adj_2479), 
    .A1(\p_ball_N_245[5] ), .D0(\p_padB_N_645[1] ), .C0(\y_ball[0] ), 
    .B0(\p_padB_N_645[0] ), .A0(\p_ball_N_245[1] ), .F0(n4_adj_2479), 
    .F1(n38403));
  SLICE_462 SLICE_462( .D1(n38304), .C1(n38086), .B1(n38233), .A1(n39912), 
    .D0(\p_powerup_N_942[6] ), .C0(n38084), .B0(\xpix[6] ), .A0(n39916), 
    .F0(n38086), .F1(n38349));
  SLICE_464 SLICE_464( .C1(n38356), .B1(\p_powerup_N_942[7] ), .A1(\xpix[7] ), 
    .D0(\p_powerup_N_942[6] ), .C0(n38355), .A0(\xpix[6] ), .F0(n38356), 
    .F1(n38304));
  SLICE_466 SLICE_466( .D1(\xpix[4] ), .C1(n6_adj_2464), 
    .A1(\p_powerup_N_942[4] ), .D0(\p_powerup_N_942[3] ), .C0(\xpix[3] ), 
    .A0(\p_powerup_N_942[2] ), .F0(n6_adj_2464), .F1(n38233));
  SLICE_468 SLICE_468( .C1(\disp_ctrl/p_ball_s1_N_702[5] ), .A1(\ypix[5] ), 
    .D0(\ypix[5] ), .C0(n8_adj_2511), .B0(\ypix[8] ), .A0(\ypix[9] ), 
    .F0(n33677), .F1(\disp_ctrl/n11 ));
  SLICE_469 SLICE_469( .D1(\ypix[4] ), .C1(n23), .B1(n79), .A1(n4), 
    .D0(\ypix[6] ), .B0(\ypix[7] ), .F0(n23), .F1(n8_adj_2511));
  SLICE_470 SLICE_470( .D1(\p_powerup_N_942[5] ), .C1(n4_adj_2465), 
    .B1(\xpix[5] ), .D0(\p_powerup_N_942[1] ), .C0(\p_powerup_N_942[0] ), 
    .B0(\xpix[1] ), .A0(\xpix[0] ), .F0(n4_adj_2465), .F1(n38355));
  SLICE_472 SLICE_472( .C1(n6), .B1(\p_padB_N_505[4] ), .A1(\ypix[4] ), 
    .C0(\ypix[2] ), .B0(\ypix[3] ), .A0(\p_padB_N_505[3] ), .F0(n6), 
    .F1(n38317));
  SLICE_474 SLICE_474( .D1(\xpix[6] ), .C1(\xpix[3] ), .B1(\xpix[5] ), 
    .A1(\xpix[2] ), .D0(\xpix[1] ), .C0(\xpix[3] ), .B0(\xpix[2] ), 
    .A0(\xpix[4] ), .F0(n33613), .F1(\vga_ctrl/n14_adj_2390 ));
  SLICE_475 SLICE_475( .D1(\disp_ctrl/scrB_mod/n7 ), 
    .C1(\disp_ctrl/scrB_mod/n34798 ), .B1(\disp_ctrl/scrB_mod/n4375 ), 
    .A1(\disp_ctrl/scrB_mod/n4_adj_2240 ), .D0(n33613), .C0(n6_adj_2506), 
    .B0(n5_adj_2507), .A0(\disp_ctrl/scrB_mod/n5_c ), 
    .F0(\disp_ctrl/scrB_mod/n34798 ), .F1(\disp_ctrl/scrB_mod/n10 ));
  SLICE_476 SLICE_476( .D1(n4_adj_2497), .C1(\xpix[8] ), .B1(\xpix[9] ), 
    .A1(n63_adj_2493), .D0(\vga_ctrl/n14532 ), .C0(\xpix[5] ), .B0(\xpix[3] ), 
    .A0(\xpix[4] ), .F0(n4_adj_2497), .F1(\vga_ctrl/n4747 ));
  SLICE_477 SLICE_477( .D1(\xpix[4] ), .C1(\vga_ctrl/n14532 ), .B1(\xpix[3] ), 
    .A1(\vga_ctrl/n4559 ), .C0(\xpix[1] ), .B0(\xpix[2] ), .A0(\xpix[0] ), 
    .F0(\vga_ctrl/n14532 ), .F1(n18));
  SLICE_478 SLICE_478( .D1(n11557), .C1(n4547), .B1(\xpix[9] ), .A1(n4485), 
    .D0(n202), .C0(n4159), .B0(\vga_ctrl/n14532 ), .A0(\xpix[3] ), .F0(n4547), 
    .F1(\disp_ctrl/scrB_mod/n4_adj_2240 ));
  SLICE_479 SLICE_479( .D1(\xpix[4] ), .C1(\xpix[6] ), .B1(\xpix[5] ), 
    .C0(\xpix[4] ), .A0(\xpix[5] ), .F0(n202), .F1(n33457));
  SLICE_480 SLICE_480( .D1(\xpix[4] ), .C1(n63_adj_2493), .B1(\xpix[5] ), 
    .A1(\xpix[8] ), .C0(\xpix[7] ), .A0(\xpix[6] ), .F0(n63_adj_2493), 
    .F1(n6_adj_2506));
  SLICE_483 SLICE_483( .D1(\disp_ctrl/scrA_mod/n3942 ), 
    .C1(\disp_ctrl/scrA_mod/l_5_N_1077 ), .B1(\disp_ctrl/scrA_mod/l_4_N_1072 ), 
    .A1(n4399), .D0(n33457), .C0(n8_adj_2436), .B0(n4149), .A0(n220), 
    .F0(\disp_ctrl/scrA_mod/l_5_N_1077 ), 
    .F1(\disp_ctrl/scrA_mod/pixval_N_1042 ));
  SLICE_484 SLICE_484( .D1(\xpix[1] ), .C1(\xpix[0] ), .B1(n220), 
    .A1(\xpix[6] ), .C0(\xpix[3] ), .B0(\xpix[2] ), .F0(n220), 
    .F1(\vga_ctrl/n33601 ));
  SLICE_486 SLICE_486( .D1(\xpix[8] ), .C1(\xpix[7] ), .A1(\xpix[9] ), 
    .D0(\xpix[7] ), .C0(\xpix[6] ), .B0(\xpix[9] ), .A0(\xpix[8] ), 
    .F0(n6_adj_2500), .F1(\disp_ctrl/n4_adj_2247 ));
  SLICE_487 SLICE_487( .D1(\xpix[5] ), .C1(\disp_ctrl/n34593 ), 
    .B1(n15_adj_2494), .A1(n6_adj_2500), .D0(\disp_ctrl/n4_adj_2317 ), 
    .C0(\disp_ctrl/n18_adj_2318 ), .B0(\disp_ctrl/n14_adj_2319 ), 
    .A0(\disp_ctrl/n13_adj_2316 ), .F0(\disp_ctrl/n34593 ), 
    .F1(\disp_ctrl/n4_adj_2250 ));
  SLICE_488 SLICE_488( .D1(\xpix[2] ), .C1(\vga_ctrl/n14504 ), .B1(\xpix[1] ), 
    .A1(\xpix[5] ), .C0(\xpix[4] ), .A0(\xpix[3] ), .F0(\vga_ctrl/n14504 ), 
    .F1(\vga_ctrl/n6_adj_2387 ));
  SLICE_490 SLICE_490( .D1(\xpix[5] ), .C1(\vga_ctrl/n14528 ), .B1(\xpix[2] ), 
    .A1(n15_adj_2494), .C0(\xpix[1] ), .B0(\xpix[0] ), .F0(\vga_ctrl/n14528 ), 
    .F1(n12));
  SLICE_491 SLICE_491( .D1(\vga_ctrl/n14528 ), .C1(n14502), .B1(\xpix[2] ), 
    .A1(n15_adj_2494), .D0(\xpix[6] ), .A0(\xpix[5] ), .F0(n14502), .F1(n4424));
  SLICE_492 SLICE_492( .D1(\xpix[6] ), .C1(n15_adj_2494), .B1(\xpix[5] ), 
    .A1(\xpix[2] ), .C0(\xpix[4] ), .A0(\xpix[3] ), .F0(n15_adj_2494), 
    .F1(n11557));
  SLICE_495 SLICE_495( .D1(n12), .C1(n11699), .B1(\xpix[9] ), .A1(n4159), 
    .D0(\xpix[5] ), .C0(\xpix[2] ), .B0(n15_adj_2494), .A0(\xpix[1] ), 
    .F0(n11699), .F1(\disp_ctrl/scrB_mod/n4393 ));
  SLICE_496 SLICE_496( .D1(\xpix[4] ), .C1(n8_adj_2436), .B1(\xpix[6] ), 
    .A1(\xpix[5] ), .D0(\xpix[0] ), .C0(\xpix[3] ), .B0(\xpix[1] ), 
    .A0(\xpix[2] ), .F0(n8_adj_2436), .F1(n14));
  SLICE_498 SLICE_498( .D1(\xpix[0] ), .C1(\xpix[1] ), .C0(\xpix[4] ), 
    .B0(\xpix[1] ), .A0(\xpix[0] ), .F0(\vga_ctrl/n10_c ), 
    .F1(\vga_ctrl/n7152 ));
  SLICE_499 SLICE_499( .D1(n4149), .C1(n34623), .B1(\vga_ctrl/n14_adj_2390 ), 
    .A1(\vga_ctrl/n10_c ), .D0(\disp_ctrl/n4_adj_2302 ), 
    .C0(\disp_ctrl/n18_c ), .B0(\disp_ctrl/n14_adj_2303 ), 
    .A0(\disp_ctrl/n13_adj_2301 ), .F0(n34623), .F1(n34650));
  SLICE_500 SLICE_500( .D1(\xpix[4] ), .C1(n14548), .B1(n4149), .A1(n14510), 
    .D0(\xpix[5] ), .C0(\xpix[6] ), .B0(n17_adj_2495), .A0(\xpix[3] ), 
    .F0(n14548), .F1(\disp_ctrl/scrA_mod/n8_c ));
  SLICE_502 SLICE_502( .D1(\xpix[0] ), .C1(\vga_ctrl/n105 ), .B1(\xpix[3] ), 
    .A1(\xpix[7] ), .D0(\xpix[2] ), .C0(\xpix[5] ), .B0(\xpix[4] ), 
    .A0(\xpix[6] ), .F0(\vga_ctrl/n105 ), .F1(\vga_ctrl/n10_adj_2379 ));
  SLICE_503 SLICE_503( .D1(\disp_ctrl/p_ball_s1_N_691[1] ), .C1(\xpix[1] ), 
    .D0(\xpix[9] ), .C0(\vga_ctrl/n10_adj_2379 ), .B0(\xpix[1] ), 
    .A0(\xpix[8] ), .F0(\vga_ctrl/n4655 ), .F1(\disp_ctrl/n2 ));
  SLICE_504 SLICE_504( .B1(\p_padA_N_456[8] ), .A1(\ypix[8] ), .D0(\ypix[8] ), 
    .C0(\vga_ctrl/n4_adj_2380 ), .B0(\vga_ctrl/n4655 ), .A0(\ypix[9] ), 
    .F0(\vga_ctrl/n14819 ), .F1(\disp_ctrl/n17_adj_2313 ));
  SLICE_505 SLICE_505( .D1(\ypix[3] ), .C1(\vga_ctrl/n130 ), .B1(\ypix[2] ), 
    .A1(\ypix[4] ), .D0(\ypix[7] ), .B0(\ypix[5] ), .A0(\ypix[6] ), 
    .F0(\vga_ctrl/n130 ), .F1(\vga_ctrl/n4_adj_2380 ));
  SLICE_507 SLICE_507( .D1(n17_adj_2495), .C1(\xpix[3] ), .B1(\xpix[6] ), 
    .D0(\xpix[1] ), .C0(\vga_ctrl/n38334 ), .B0(\xpix[3] ), 
    .A0(\vga_ctrl/n105 ), .F0(\vga_ctrl/n12_adj_2389 ), .F1(\vga_ctrl/n34654 ));
  SLICE_508 SLICE_508( .D0(n59), .C0(n4571), .B0(p_ball), .A0(n4315), 
    .F0(\vga_ctrl/n34437 ));
  SLICE_509 SLICE_509( .D0(p_padB), .C0(p_padB_s), .B0(\col_ctrl/n4_adj_2153 ), 
    .A0(\col_ctrl/Bstatus[2]_2 ), .F0(n59));
  SLICE_510 SLICE_510( .C1(n4399), .A1(\xpix[9] ), .D0(\vga_ctrl/n130 ), 
    .C0(n35517), .B0(\ypix[4] ), .A0(n8), .F0(n4399), .F1(\disp_ctrl/n40042 ));
  SLICE_511 SLICE_511( .D1(\scrA[0] ), .C1(\disp_ctrl/scrA_mod/n3942 ), 
    .B1(\disp_ctrl/scrA_mod/l_4_N_1072 ), .A1(n4399), 
    .D0(\disp_ctrl/scrA_mod/n33617 ), .C0(\disp_ctrl/scrA_mod/n4_c ), 
    .B0(n4149), .A0(n122), .F0(\disp_ctrl/scrA_mod/n3942 ), 
    .F1(\disp_ctrl/scrA_mod/n37621 ));
  SLICE_512 SLICE_512( .D1(\ypix[9] ), .C1(n11583), .A1(\ypix[8] ), 
    .D0(\ypix[2] ), .B0(\ypix[3] ), .A0(\ypix[1] ), .F0(n11583), .F1(n35517));
  SLICE_514 SLICE_514( .D1(n11587), .C1(\vga_ctrl/n119 ), .B1(\ypix[9] ), 
    .D0(\ypix[8] ), .C0(\ypix[7] ), .B0(\ypix[6] ), .A0(\ypix[5] ), 
    .F0(\vga_ctrl/n119 ), .F1(\vga_ctrl/n97 ));
  SLICE_518 SLICE_518( .D1(\xpix[3] ), .C1(n17_adj_2495), .B1(\xpix[4] ), 
    .A1(\xpix[5] ), .D0(\xpix[0] ), .B0(\xpix[2] ), .A0(\xpix[1] ), 
    .F0(n17_adj_2495), .F1(\disp_ctrl/scrB_mod/n12_c ));
  SLICE_520 SLICE_520( .D1(\xpix[4] ), .C1(n14512), .B1(\xpix[6] ), 
    .A1(\xpix[5] ), .D0(\xpix[3] ), .B0(\xpix[2] ), .F0(n14512), 
    .F1(\disp_ctrl/n11571 ));
  SLICE_522 SLICE_522( .D1(n11553), .C1(\ypix[9] ), .A1(\vga_ctrl/n119 ), 
    .D0(\xpix[7] ), .C0(\xpix[8] ), .A0(\xpix[9] ), .F0(n11553), 
    .F1(\vga_ctrl/n3295 ));
  SLICE_524 SLICE_524( .D1(rst_n), .C1(n5_adj_2509), .B1(n5_adj_2505), 
    .A1(gmv_flash), .D0(\ypix[9] ), .C0(\ypix[4] ), .B0(\xpix[4] ), 
    .A0(\vga_ctrl/n119 ), .F0(n5_adj_2509), .F1(\disp_ctrl/p_gameover ));
  SLICE_527 SLICE_527( .D1(\col_ctrl/power_en_N_1958 ), .C1(n11835), 
    .A1(\col_ctrl/power_en_N_1855 ), .D0(\col_ctrl/power_type[1] ), 
    .B0(\col_ctrl/power_type[2] ), .A0(\col_ctrl/power_type[0] ), .F0(n11835), 
    .F1(\col_ctrl/n11865 ));
  SLICE_530 SLICE_530( .D1(\xpix[6] ), .C1(n14510), .B1(\xpix[4] ), 
    .A1(\xpix[5] ), .D0(\xpix[1] ), .C0(\xpix[3] ), .A0(\xpix[2] ), 
    .F0(n14510), .F1(n230));
  SLICE_534 SLICE_534( .D1(n4149), .C1(\xpix[4] ), .B1(\xpix[5] ), 
    .A1(\xpix[6] ), .D0(\xpix[6] ), .C0(\xpix[5] ), .A0(\xpix[4] ), .F0(n122), 
    .F1(\disp_ctrl/l_3_N_1068 ));
  SLICE_536 SLICE_536( .D1(\xpix[2] ), .C1(\vga_ctrl/n40052 ), .B1(\xpix[3] ), 
    .A1(\xpix[4] ), .D0(\xpix[6] ), .C0(\xpix[8] ), .B0(\xpix[7] ), 
    .A0(\xpix[5] ), .F0(\vga_ctrl/n40052 ), .F1(n172));
  SLICE_538 SLICE_538( .D1(\xpix[7] ), .C1(\xpix[6] ), .B1(\xpix[9] ), 
    .A1(\xpix[8] ), .D0(\xpix[6] ), .C0(\xpix[7] ), .B0(\xpix[8] ), 
    .A0(\xpix[9] ), .F0(\vga_ctrl/n48_adj_2386 ), .F1(\vga_ctrl/n213 ));
  SLICE_539 SLICE_539( .D1(n59_adj_2496), .C1(n61), .B1(n11553), 
    .A1(\vga_ctrl/n48_adj_2386 ), .D0(\scrA[1] ), .B0(\scrA[2] ), 
    .A0(\scrA[0] ), .F0(n61), .F1(n5_adj_2505));
  SLICE_540 SLICE_540( .D1(n14628), .C1(\xpix[8] ), .B1(\xpix[9] ), 
    .D0(\xpix[6] ), .C0(\xpix[4] ), .B0(\xpix[7] ), .A0(\xpix[5] ), 
    .F0(n14628), .F1(n33643));
  SLICE_542 SLICE_542( .C1(n240), .B1(\xpix[5] ), .A1(\xpix[6] ), 
    .D0(\vga_ctrl/n14528 ), .C0(\xpix[3] ), .B0(\xpix[4] ), .A0(\xpix[2] ), 
    .F0(n240), .F1(\disp_ctrl/scrA_mod/n33617 ));
  SLICE_546 SLICE_546( .D1(\disp_ctrl/l_3_N_1068 ), .C1(n4_adj_2504), 
    .B1(n33424), .A1(l_0_N_1050), .D0(n14512), .C0(\vga_ctrl/n33601 ), 
    .B0(\vga_ctrl/n213 ), .A0(n202), .F0(n4_adj_2504), 
    .F1(\disp_ctrl/scrA_mod/n4_c ));
  SLICE_548 SLICE_548( .D1(\vga_ctrl/n12_adj_2389 ), .C1(p_padA_s_N_785), 
    .B1(\xpix[0] ), .A1(n4149), .C0(n38340), .B0(\ypix[9] ), 
    .A0(\p_padA_N_316[9] ), .F0(p_padA_s_N_785), .F1(p_padA_s_N_782));
  SLICE_550 SLICE_550( .D1(\ypix[9] ), .C1(\vga_ctrl/n38336 ), 
    .A1(\p_padA_s_N_797[9] ), .D0(\ypix[8] ), .C0(\vga_ctrl/n38335 ), 
    .B0(\p_padA_s_N_797[8] ), .F0(\vga_ctrl/n38336 ), .F1(\vga_ctrl/n38334 ));
  SLICE_552 SLICE_552( .D1(n38218), .C1(n38126), .B1(n39937), .A1(n38215), 
    .D0(\disp_ctrl/n39943 ), .C0(\disp_ctrl/n38124 ), 
    .B0(\disp_ctrl/p_padA_s_N_797[6] ), .A0(\ypix[6] ), .F0(n38126), 
    .F1(\vga_ctrl/n38335 ));
  SLICE_554 SLICE_554( .D1(p_padA_N_348), .C1(p_padA_N_315), .B1(n4557), 
    .A1(n240), .C0(\xpix[9] ), .B0(\xpix[5] ), .A0(n4159), .F0(n4557), 
    .F1(\disp_ctrl/p_padA_N_278 ));
  SLICE_556 SLICE_556( .D1(\p_padB_N_538[4] ), .C1(n6_adj_2444), 
    .B1(\ypix[4] ), .D0(\p_padB_N_538[2] ), .C0(\p_padB_N_538[3] ), 
    .A0(\ypix[3] ), .F0(n6_adj_2444), .F1(n38323));
  SLICE_558 SLICE_558( .D1(\xpix[4] ), .C1(n37811), .A1(\p_powerup_N_942[4] ), 
    .D0(\p_powerup_N_942[3] ), .C0(\xpix[3] ), .B0(\xpix[2] ), 
    .A0(\p_powerup_N_942[2] ), .F0(n37811), .F1(n38084));
  SLICE_560 SLICE_560( .D1(n14510), .C1(p_padA_N_384), .B1(\xpix[4] ), 
    .A1(n4557), .C0(n18), .A0(\xpix[9] ), .F0(p_padA_N_384), 
    .F1(\disp_ctrl/n33428 ));
  SLICE_562 SLICE_562( .D1(\p_padA_N_349[12] ), .C1(n38268), 
    .B1(\p_padA_N_349[10] ), .A1(\p_padA_N_349[11] ), .D0(\p_padA_N_349[9] ), 
    .C0(n38384), .B0(\ypix[9] ), .F0(n38268), .F1(p_padA_N_348));
  SLICE_563 SLICE_563( .D1(p_padA_N_348), .C1(\disp_ctrl/n38390 ), 
    .B1(\ypix[9] ), .A1(\p_padA_N_456[9] ), .C0(\disp_ctrl/n38389 ), 
    .B0(\ypix[8] ), .A0(\p_padA_N_456[8] ), .F0(\disp_ctrl/n38390 ), 
    .F1(\disp_ctrl/p_padA_N_452 ));
  SLICE_565 SLICE_565( .C1(n38383), .B1(\ypix[8] ), .A1(\p_padA_N_349[8] ), 
    .D0(n14_adj_2454), .C0(n38006), .B0(n15_adj_2453), .A0(n38241), 
    .F0(n38383), .F1(n38384));
  SLICE_566 SLICE_566( .D1(\pad_col_N_1813[10]/sig_000/FeedThruLUT ), .C1(n20), 
    .B1(\col_ctrl/n4555 ), .A1(\p_ball_N_245[10]/sig_002/FeedThruLUT ), 
    .D0(\p_padA_N_456[9] ), .C0(n38400), .A0(\p_ball_N_245[9] ), .F0(n20), 
    .F1(\col_ctrl/n6_adj_2186 ));
  SLICE_569 SLICE_569( .D1(\p_padA_N_349[7] ), .C1(n38382), .B1(\ypix[7] ), 
    .D0(\p_padA_N_349[6] ), .C0(n38381), .B0(\ypix[6] ), .F0(n38382), 
    .F1(n14_adj_2454));
  SLICE_570 SLICE_570( .D1(\p_ball_N_245[8] ), .C1(n38399), 
    .A1(\p_padA_N_456[8] ), .D0(n38236), .C0(n38158), .B0(n15_adj_2466), 
    .A0(n38237), .F0(n38399), .F1(n38400));
  SLICE_572 SLICE_572( .D1(\p_padA_N_349[5] ), .C1(n4_adj_2459), 
    .A1(\ypix[5] ), .D0(\p_padA_N_349[1] ), .C0(\ypix[1] ), 
    .B0(\p_padA_N_349[0] ), .A0(\ypix[0] ), .F0(n4_adj_2459), .F1(n38381));
  SLICE_574 SLICE_574( .C1(\ypix[7] ), .A1(\y_padA[7] ), .D0(\ypix[7] ), 
    .B0(\p_padA_N_316[7] ), .F0(n15_adj_2446), .F1(\disp_ctrl/n15_adj_2344 ));
  SLICE_575 SLICE_575( .C1(n38339), .B1(\ypix[8] ), .A1(\p_padA_N_316[8] ), 
    .D0(n14_adj_2447), .C0(n38116), .B0(n38329), .A0(n15_adj_2446), 
    .F0(n38339), .F1(n38340));
  SLICE_576 SLICE_576( .C0(\p_powerup_N_942[7] ), .B0(\p_powerup_N_942[8] ), 
    .F0(n4498));
  SLICE_577 SLICE_577( .D1(\col_ctrl/n34575 ), .C1(\col_ctrl/n4_adj_2144 ), 
    .B1(n4498), .A1(\p_powerup_N_942[9] ), .D0(\p_powerup_N_942[10] ), 
    .C0(n4318), .B0(\col_ctrl/n8 ), .A0(\power_pos_x[4] ), 
    .F0(\col_ctrl/n4_adj_2144 ), .F1(\col_ctrl/power_en_N_1997 ));
  SLICE_578 SLICE_578( .D1(\power_pos_x[5] ), .C1(n4454), 
    .D0(\power_pos_x[6] ), .C0(\power_pos_x[9] ), .B0(\power_pos_x[7] ), 
    .A0(\power_pos_x[8] ), .F0(n4454), .F1(n4318));
  SLICE_580 SLICE_580( .D1(\ypix[9] ), .C1(n38354), .A1(\p_ball_s1_N_713[9] ), 
    .D0(\ypix[8] ), .C0(n38353), .B0(\p_ball_s1_N_713[8] ), .F0(n38354), 
    .F1(n38308));
  SLICE_581 SLICE_581( .D0(\disp_ctrl/p_ball_s1_N_713[11] ), 
    .C0(\disp_ctrl/p_ball_s1_N_713[10] ), .B0(n38308), 
    .A0(\disp_ctrl/n5_adj_2251 ), .F0(\disp_ctrl/n14_adj_2347 ));
  SLICE_584 SLICE_584( .D1(\p_padA_N_456[5] ), .C1(n4_adj_2471), 
    .A1(\p_ball_N_245[5] ), .D0(\p_padA_N_456[1] ), .C0(\p_ball_N_245[1] ), 
    .B0(\p_padA_N_456[0] ), .A0(\y_ball[0] ), .F0(n4_adj_2471), .F1(n38401));
  SLICE_588 SLICE_588( .C1(n38352), .B1(\p_ball_s1_N_713[7] ), .A1(\ypix[7] ), 
    .D0(\ypix[6] ), .C0(n38351), .A0(\p_ball_s1_N_713[6] ), .F0(n38352), 
    .F1(n14_adj_2460));
  SLICE_590 SLICE_590( .C1(n4_adj_2452), .B1(\ypix[5] ), 
    .A1(\p_padA_N_316[5] ), .D0(\p_padA_N_316[1] ), .C0(\ypix[0] ), 
    .B0(\p_padA_N_316[0] ), .A0(\ypix[1] ), .F0(n4_adj_2452), .F1(n38337));
  SLICE_594 SLICE_594( .C1(n6_adj_2461), .B1(\p_ball_s1_N_713[4] ), 
    .A1(\ypix[4] ), .D0(\p_ball_s1_N_713[2] ), .B0(\p_ball_s1_N_713[3] ), 
    .A0(\ypix[3] ), .F0(n6_adj_2461), .F1(n38309));
  SLICE_596 SLICE_596( .D1(\xpix[9] ), .C1(\disp_ctrl/n38426 ), 
    .B1(\disp_ctrl/p_ball_s2_N_748[9] ), .A1(\disp_ctrl/p_ball_s2_N_748[12] ), 
    .D0(\disp_ctrl/p_ball_s2_N_748[8] ), .C0(\disp_ctrl/n38425 ), 
    .A0(\xpix[8] ), .F0(\disp_ctrl/n38426 ), .F1(\disp_ctrl/n5_c ));
  SLICE_597 SLICE_597( .D1(\disp_ctrl/p_ball_s2_N_746 ), .C1(\disp_ctrl/n16 ), 
    .B1(\ypix[1] ), .A1(\p_ball_N_245[1] ), .D0(\ypix[7] ), 
    .C0(\disp_ctrl/n5_c ), .B0(\p_ball_N_245[7] ), 
    .A0(\disp_ctrl/n6_adj_2245 ), .F0(\disp_ctrl/n16 ), .F1(\disp_ctrl/n21 ));
  SLICE_598 SLICE_598( .D1(j15_c), .C1(n34556), .B1(\col_ctrl/n3 ), .A1(j14_c), 
    .D0(\p_padA_N_456[9] ), .C0(\disp_ctrl/n6_c ), 
    .B0(\disp_ctrl/n5_adj_2244 ), 
    .A0(\pad_col_N_1813[10]/sig_000/FeedThruLUT ), .F0(n34556), 
    .F1(\col_ctrl/n23 ));
  SLICE_599 SLICE_599( .D0(\pad_col_N_1813[10] ), 
    .F0(\pad_col_N_1813[10]/sig_000/FeedThruLUT ));
  SLICE_601 SLICE_601( .D1(\disp_ctrl/n38186 ), .C1(\disp_ctrl/n38189 ), 
    .B1(\disp_ctrl/n40071 ), .A1(\disp_ctrl/n38421 ), .D0(\disp_ctrl/n40074 ), 
    .C0(\disp_ctrl/n38187 ), .B0(\xpix[6] ), 
    .A0(\disp_ctrl/p_ball_s2_N_748[6] ), .F0(\disp_ctrl/n38189 ), 
    .F1(\disp_ctrl/n38425 ));
  SLICE_602 SLICE_602( .D1(\p_padA_N_456[8] ), .C1(\disp_ctrl/n4_c ), 
    .B1(\p_padA_N_456[3] ), .A1(\p_padA_N_456[5] ), .D0(\p_padA_N_456[1] ), 
    .C0(\p_padA_N_456[2] ), .B0(\p_padA_N_456[0] ), .A0(\p_padA_N_456[4] ), 
    .F0(\disp_ctrl/n4_c ), .F1(\disp_ctrl/n6_c ));
  SLICE_604 SLICE_604( .C1(\disp_ctrl/n38430 ), .B1(\xpix[7] ), 
    .A1(\disp_ctrl/p_ball_s2_N_748[7] ), .C0(\disp_ctrl/n38429 ), 
    .B0(\xpix[6] ), .A0(\disp_ctrl/p_ball_s2_N_748[6] ), 
    .F0(\disp_ctrl/n38430 ), .F1(\disp_ctrl/n38186 ));
  SLICE_606 SLICE_606( .D1(\xpix[4] ), .C1(\disp_ctrl/n6_adj_2246 ), 
    .A1(\disp_ctrl/p_ball_s2_N_748[4] ), .D0(\disp_ctrl/p_ball_s2_N_748[2] ), 
    .C0(\xpix[3] ), .A0(\disp_ctrl/p_ball_s2_N_748[3] ), 
    .F0(\disp_ctrl/n6_adj_2246 ), .F1(\disp_ctrl/n38421 ));
  SLICE_611 SLICE_611( .D1(\disp_ctrl/p_ball_s2_N_748[4] ), 
    .C1(\disp_ctrl/n37675 ), .B1(\xpix[4] ), 
    .D0(\disp_ctrl/p_ball_s2_N_748[3] ), .C0(\xpix[2] ), 
    .B0(\disp_ctrl/p_ball_s2_N_748[2] ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n37675 ), .F1(\disp_ctrl/n38187 ));
  SLICE_612 SLICE_612( .D1(\disp_ctrl/p_ball_s2_N_748[5] ), 
    .C1(\disp_ctrl/n4_adj_2248 ), .A1(\xpix[5] ), 
    .D0(\disp_ctrl/p_ball_s2_N_748[1] ), .C0(\xpix[0] ), 
    .B0(\disp_ctrl/p_ball_s2_N_748[0] ), .A0(\xpix[1] ), 
    .F0(\disp_ctrl/n4_adj_2248 ), .F1(\disp_ctrl/n38429 ));
  SLICE_614 SLICE_614( .D1(\xpix[4] ), .A1(\disp_ctrl/p_ball_s1_N_691[4] ), 
    .D0(\disp_ctrl/p_ball_s1_N_691[3] ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n4_adj_2249 ), .F1(\disp_ctrl/n5_adj_2251 ));
  SLICE_615 SLICE_615( .D1(\disp_ctrl/n39211 ), .C1(\disp_ctrl/n22 ), .B1(n61), 
    .A1(\disp_ctrl/n35563 ), .D0(\disp_ctrl/n14_adj_2347 ), 
    .C0(\disp_ctrl/n20_adj_2346 ), .B0(\disp_ctrl/n19 ), 
    .A0(\disp_ctrl/n4_adj_2249 ), .F0(\disp_ctrl/n22 ), 
    .F1(\disp_ctrl/n6_adj_2282 ));
  SLICE_616 SLICE_616( .D1(\xpix[2] ), .C1(\xpix[3] ), .B1(\x_ball[3] ), 
    .A1(\x_ball[2] ), .C0(\xpix[2] ), .A0(\disp_ctrl/p_ball_s1_N_691[2] ), 
    .F0(\disp_ctrl/n3 ), .F1(\disp_ctrl/n37915 ));
  SLICE_617 SLICE_617( .D1(\disp_ctrl/n1_adj_2350 ), 
    .C1(\disp_ctrl/p_ball_s1_N_701 ), .B1(\disp_ctrl/n3 ), 
    .A1(\disp_ctrl/n11_adj_2252 ), .D0(\disp_ctrl/p_ball_s1_N_702[9] ), 
    .C0(\disp_ctrl/n38362 ), .A0(\ypix[9] ), .F0(\disp_ctrl/p_ball_s1_N_701 ), 
    .F1(\disp_ctrl/n20_adj_2346 ));
  SLICE_619 SLICE_619( .D1(\disp_ctrl/n37843 ), .C1(\disp_ctrl/n13 ), 
    .B1(\disp_ctrl/n9 ), .A1(\disp_ctrl/n11 ), .B0(\ypix[6] ), 
    .A0(\disp_ctrl/p_ball_s1_N_702[6] ), .F0(\disp_ctrl/n13 ), 
    .F1(\disp_ctrl/n38056 ));
  SLICE_620 SLICE_620( .D1(\xpix[0] ), .C1(\xpix[2] ), .B1(\xpix[1] ), 
    .A1(\xpix[3] ), .D0(\xpix[1] ), .C0(\disp_ctrl/n4_adj_2250 ), 
    .B0(\xpix[2] ), .A0(\xpix[0] ), .F0(\disp_ctrl/n34789 ), .F1(n5_adj_2507));
  SLICE_621 SLICE_621( .D1(\disp_ctrl/n34789 ), .C1(\disp_ctrl/n20_adj_2297 ), 
    .B1(\disp_ctrl/n35501 ), .A1(\disp_ctrl/n35499 ), .D0(\disp_ctrl/n35503 ), 
    .C0(\disp_ctrl/n14_adj_2300 ), .B0(\disp_ctrl/n35551 ), 
    .A0(\disp_ctrl/n1_adj_2299 ), .F0(\disp_ctrl/n20_adj_2297 ), 
    .F1(\disp_ctrl/n4_adj_2295 ));
  SLICE_622 SLICE_622( .D1(\p_padB_N_538[7] ), .B1(\ypix[7] ), 
    .C0(\disp_ctrl/p_ball_s1_N_702[7] ), .A0(\ypix[7] ), 
    .F0(\disp_ctrl/n15_c ), .F1(n15_adj_2439));
  SLICE_623 SLICE_623( .D1(\disp_ctrl/p_ball_s1_N_702[8] ), 
    .C1(\disp_ctrl/n38361 ), .B1(\ypix[8] ), .D0(\disp_ctrl/n38213 ), 
    .C0(\disp_ctrl/n38056 ), .B0(\disp_ctrl/n15_c ), .A0(\disp_ctrl/n38220 ), 
    .F0(\disp_ctrl/n38361 ), .F1(\disp_ctrl/n38362 ));
  SLICE_625 SLICE_625( .D1(\disp_ctrl/n11_adj_2252 ), .C1(\disp_ctrl/n7 ), 
    .B1(\disp_ctrl/n37737 ), .A1(\disp_ctrl/n5_adj_2251 ), 
    .B0(\disp_ctrl/p_ball_s1_N_691[6] ), .A0(\xpix[6] ), .F0(\disp_ctrl/n7 ), 
    .F1(\disp_ctrl/n38146 ));
  SLICE_626 SLICE_626( .D1(p_ball), .C1(n4315), .D0(\disp_ctrl/p_ball_s2 ), 
    .C0(\disp_ctrl/n6_adj_2282 ), .B0(\disp_ctrl/altcolB ), 
    .A0(\disp_ctrl/p_gameover ), .F0(n4315), .F1(n6_adj_2482));
  SLICE_628 SLICE_628( .D1(\disp_ctrl/n8_c ), .C1(\disp_ctrl/n17_c ), 
    .B1(\disp_ctrl/n2 ), .A1(\disp_ctrl/n7 ), 
    .C0(\disp_ctrl/p_ball_s1_N_691[8] ), .A0(\xpix[8] ), 
    .F0(\disp_ctrl/n17_c ), .F1(\disp_ctrl/n35563 ));
  SLICE_632 SLICE_632( .C1(\p_ball_N_211[7] ), .B1(\xpix[7] ), 
    .B0(\disp_ctrl/p_ball_s1_N_691[7] ), .A0(\xpix[7] ), .F0(\disp_ctrl/n8_c ), 
    .F1(n40022));
  SLICE_633 SLICE_633( .D1(\disp_ctrl/p_ball_s1_N_691[8] ), 
    .C1(\disp_ctrl/n38433 ), .B1(\xpix[8] ), .D0(\disp_ctrl/n38200 ), 
    .C0(\disp_ctrl/n38146 ), .B0(\disp_ctrl/n8_c ), .A0(\disp_ctrl/n38423 ), 
    .F0(\disp_ctrl/n38433 ), .F1(\disp_ctrl/n38434 ));
  SLICE_634 SLICE_634( .D1(p_padA), .C1(\disp_ctrl/p_padA_s ), 
    .A1(\disp_ctrl/n34422 ), .D0(\Astatus[1] ), .C0(flick), .B0(\Astatus[2] ), 
    .A0(\Astatus[0] ), .F0(\disp_ctrl/n34422 ), .F1(n4571));
  SLICE_635 SLICE_635( .D1(\Astatus[2] ), .C1(p_padA), .B1(\Astatus[1] ), 
    .A1(\Astatus[0] ), .D0(\disp_ctrl/p_padA_N_278 ), 
    .C0(\disp_ctrl/p_padA_N_452 ), .B0(\disp_ctrl/p_padA_N_381 ), 
    .A0(\disp_ctrl/n33428 ), .F0(p_padA), .F1(n35));
  SLICE_636 SLICE_636( .D1(p_ball_N_210), .C1(\disp_ctrl/p_ball_N_243 ), 
    .B1(\disp_ctrl/p_ball_N_209 ), .A1(p_ball_N_244), .D0(\ypix[9] ), 
    .C0(\disp_ctrl/n38372 ), .B0(\y_ball[9] ), .F0(\disp_ctrl/p_ball_N_243 ), 
    .F1(p_ball));
  SLICE_638 SLICE_638( .D0(\xpix[9] ), .C0(\disp_ctrl/n38388 ), 
    .A0(\x_ball[9] ), .F0(\disp_ctrl/p_ball_N_209 ));
  SLICE_639 SLICE_639( .C1(\disp_ctrl/n38387 ), .B1(\xpix[8] ), 
    .A1(\x_ball[8] ), .D0(\disp_ctrl/n15_adj_2255 ), .C0(\disp_ctrl/n37986 ), 
    .B0(\disp_ctrl/n38293 ), .A0(\disp_ctrl/n14_c ), .F0(\disp_ctrl/n38387 ), 
    .F1(\disp_ctrl/n38388 ));
  SLICE_641 SLICE_641( .D1(\x_ball[4] ), .C1(\disp_ctrl/n6_adj_2256 ), 
    .A1(\xpix[4] ), .C0(\x_ball[3] ), .B0(\xpix[3] ), .A0(\xpix[2] ), 
    .F0(\disp_ctrl/n6_adj_2256 ), .F1(\disp_ctrl/n38293 ));
  SLICE_642 SLICE_642( .D1(\disp_ctrl/n11_adj_2259 ), 
    .C1(\disp_ctrl/n13_adj_2258 ), .B1(\disp_ctrl/n37915 ), 
    .A1(\disp_ctrl/n9_adj_2257 ), .B0(\x_ball[6] ), .A0(\xpix[6] ), 
    .F0(\disp_ctrl/n13_adj_2258 ), .F1(\disp_ctrl/n37986 ));
  SLICE_643 SLICE_643( .D1(\power_pos_x[4] ), .C1(\xpix[4] ), .D0(\xpix[4] ), 
    .A0(\x_ball[4] ), .F0(\disp_ctrl/n9_adj_2257 ), 
    .F1(\disp_ctrl/n9_adj_2291 ));
  SLICE_644 SLICE_644( .C1(\p_padB_N_505[5] ), .B1(\ypix[5] ), 
    .C0(\y_ball[5] ), .A0(\ypix[5] ), .F0(\disp_ctrl/n11_adj_2261 ), .F1(n11));
  SLICE_645 SLICE_645( .D1(\disp_ctrl/n37873 ), .C1(\disp_ctrl/n13_adj_2262 ), 
    .B1(\disp_ctrl/n9_adj_2263 ), .A1(\disp_ctrl/n11_adj_2261 ), 
    .D0(\y_ball[6] ), .B0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_2262 ), 
    .F1(\disp_ctrl/n38026 ));
  SLICE_646 SLICE_646( .D1(\ypix[7] ), .C1(\p_padB_N_645[7] ), 
    .B1(\p_padB_N_645[4] ), .A1(\ypix[4] ), .D0(\p_padB_N_645[7] ), 
    .A0(\ypix[7] ), .F0(\disp_ctrl/n40088 ), .F1(\disp_ctrl/n35503 ));
  SLICE_647 SLICE_647( .D1(\disp_ctrl/n14_adj_2355 ), .C1(\disp_ctrl/n38195 ), 
    .B1(\disp_ctrl/n38227 ), .A1(\disp_ctrl/n40088 ), .D0(\p_padB_N_645[6] ), 
    .C0(\disp_ctrl/n38183 ), .B0(\ypix[6] ), .A0(\disp_ctrl/n40091 ), 
    .F0(\disp_ctrl/n38195 ), .F1(\disp_ctrl/n38415 ));
  SLICE_649 SLICE_649( .D1(\p_padB_N_645[4] ), .C1(\disp_ctrl/n37689 ), 
    .A1(\ypix[4] ), .D0(\p_padB_N_645[3] ), .C0(\ypix[3] ), 
    .B0(\p_padB_N_645[2] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n37689 ), 
    .F1(\disp_ctrl/n38183 ));
  SLICE_650 SLICE_650( .D1(\p_padB_N_645[7] ), .C1(\disp_ctrl/n38406 ), 
    .B1(\ypix[7] ), .D0(\p_padB_N_645[6] ), .C0(\disp_ctrl/n38405 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n38406 ), .F1(\disp_ctrl/n14_adj_2355 ));
  SLICE_652 SLICE_652( .D1(\p_padB_N_645[5] ), .C1(\disp_ctrl/n4_adj_2264 ), 
    .A1(\ypix[5] ), .D0(\p_padB_N_645[1] ), .C0(\p_padB_N_645[0] ), 
    .B0(\ypix[0] ), .A0(\ypix[1] ), .F0(\disp_ctrl/n4_adj_2264 ), 
    .F1(\disp_ctrl/n38405 ));
  SLICE_654 SLICE_654( .C1(\disp_ctrl/n38395 ), .B1(\ypix[8] ), 
    .A1(\y_padB[8] ), .D0(\disp_ctrl/n14_adj_2265 ), .C0(\disp_ctrl/n37963 ), 
    .B0(\disp_ctrl/n15_adj_2266 ), .A0(\disp_ctrl/n38253 ), 
    .F0(\disp_ctrl/n38395 ), .F1(\disp_ctrl/n38396 ));
  SLICE_655 SLICE_655( .D1(\y_padB[7] ), .C1(\disp_ctrl/n38392 ), 
    .A1(\ypix[7] ), .D0(\y_padB[6] ), .C0(\disp_ctrl/n38391 ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n38392 ), .F1(\disp_ctrl/n14_adj_2265 ));
  SLICE_656 SLICE_656( .D1(\disp_ctrl/n37937 ), .C1(\disp_ctrl/n13_adj_2269 ), 
    .B1(\disp_ctrl/n9_adj_2268 ), .A1(\disp_ctrl/n11_adj_2270 ), 
    .D0(\y_padB[6] ), .A0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_2269 ), 
    .F1(\disp_ctrl/n37963 ));
  SLICE_657 SLICE_657( .B1(\ypix[2] ), .A1(\ypix[3] ), .D0(\y_padB[2] ), 
    .C0(\y_padB[3] ), .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n37937 ), 
    .F1(n79));
  SLICE_658 SLICE_658( .D1(\y_padB[5] ), .C1(\disp_ctrl/n4_adj_2271 ), 
    .B1(\ypix[5] ), .D0(\y_padB[1] ), .C0(\p_padB_N_645[0] ), .B0(\ypix[1] ), 
    .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2271 ), .F1(\disp_ctrl/n38391 ));
  SLICE_660 SLICE_660( .D1(\p_padB_N_645[4] ), .C1(\disp_ctrl/n6_adj_2272 ), 
    .A1(\ypix[4] ), .D0(\p_padB_N_645[3] ), .B0(\p_padB_N_645[2] ), 
    .A0(\ypix[3] ), .F0(\disp_ctrl/n6_adj_2272 ), .F1(\disp_ctrl/n38227 ));
  SLICE_662 SLICE_662( .C1(\p_ball_s1_N_713[7] ), .B1(\ypix[7] ), 
    .B0(\y_ball[7] ), .A0(\ypix[7] ), .F0(\disp_ctrl/n15_adj_2273 ), 
    .F1(n40062));
  SLICE_663 SLICE_663( .D1(\y_ball[8] ), .C1(\disp_ctrl/n38371 ), 
    .B1(\ypix[8] ), .D0(\disp_ctrl/n14_adj_2275 ), .C0(\disp_ctrl/n38026 ), 
    .B0(\disp_ctrl/n38279 ), .A0(\disp_ctrl/n15_adj_2273 ), 
    .F0(\disp_ctrl/n38371 ), .F1(\disp_ctrl/n38372 ));
  SLICE_664 SLICE_664( .D1(\y_ball[4] ), .C1(\disp_ctrl/n6_adj_2274 ), 
    .A1(\ypix[4] ), .D0(\y_ball[3] ), .B0(\ypix[2] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_2274 ), .F1(\disp_ctrl/n38279 ));
  SLICE_666 SLICE_666( .D1(\ypix[2] ), .C1(\disp_ctrl/p_padB_N_572 ), 
    .A1(\p_padB_N_645[2] ), .D0(n4424), .C0(\disp_ctrl/n11571 ), .B0(n4485), 
    .A0(\xpix[9] ), .F0(\disp_ctrl/p_padB_N_572 ), 
    .F1(\disp_ctrl/n14_adj_2300 ));
  SLICE_668 SLICE_668( .D1(\y_padA[4] ), .C1(\disp_ctrl/n6_adj_2277 ), 
    .A1(\ypix[4] ), .C0(\y_padA[3] ), .B0(\ypix[3] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2277 ), .F1(\disp_ctrl/n38263 ));
  SLICE_670 SLICE_670( .D1(\ypix[3] ), .C1(\y_ball[3] ), .B1(\y_ball[2] ), 
    .A1(\ypix[2] ), .D0(\y_padA[2] ), .C0(\ypix[3] ), .B0(\ypix[2] ), 
    .A0(\y_padA[3] ), .F0(\disp_ctrl/n37905 ), .F1(\disp_ctrl/n37873 ));
  SLICE_671 SLICE_671( .D1(\disp_ctrl/n37905 ), .C1(\disp_ctrl/n13_adj_2348 ), 
    .B1(\disp_ctrl/n11_adj_2349 ), .A1(\disp_ctrl/n9_adj_2345 ), 
    .C0(\y_padA[6] ), .B0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_2348 ), 
    .F1(\disp_ctrl/n37996 ));
  SLICE_672 SLICE_672( .D1(\disp_ctrl/p_ball_s1_N_702[4] ), 
    .C1(\disp_ctrl/n6_adj_2278 ), .B1(\ypix[4] ), .D0(\ypix[3] ), 
    .B0(\disp_ctrl/p_ball_s1_N_702[3] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2278 ), .F1(\disp_ctrl/n38213 ));
  SLICE_674 SLICE_674( .C1(\disp_ctrl/n6_adj_2279 ), .B1(\xpix[4] ), 
    .A1(\power_pos_x[4] ), .D0(\power_pos_x[3] ), .C0(\xpix[3] ), 
    .B0(\xpix[2] ), .F0(\disp_ctrl/n6_adj_2279 ), .F1(\disp_ctrl/n38295 ));
  SLICE_676 SLICE_676( .D0(\power_pos_x[9] ), .C0(\disp_ctrl/n38366 ), 
    .A0(\xpix[9] ), .F0(p_powerup_N_940));
  SLICE_677 SLICE_677( .C1(\disp_ctrl/n38365 ), .B1(\xpix[8] ), 
    .A1(\power_pos_x[8] ), .D0(\disp_ctrl/n38272 ), .C0(\disp_ctrl/n38046 ), 
    .B0(\disp_ctrl/n15_adj_2286 ), .A0(\disp_ctrl/n38295 ), 
    .F0(\disp_ctrl/n38365 ), .F1(\disp_ctrl/n38366 ));
  SLICE_678 SLICE_678( .D1(\disp_ctrl/p_ball_s1_N_691[2] ), .C1(\xpix[3] ), 
    .B1(\disp_ctrl/p_ball_s1_N_691[3] ), .A1(\xpix[2] ), .D0(\power_pos_x[3] ), 
    .C0(\xpix[3] ), .B0(\xpix[2] ), .A0(\power_pos_x[2] ), 
    .F0(\disp_ctrl/n37853 ), .F1(\disp_ctrl/n37737 ));
  SLICE_679 SLICE_679( .D1(\disp_ctrl/n37853 ), .C1(\disp_ctrl/n13_adj_2293 ), 
    .B1(\disp_ctrl/n9_adj_2291 ), .A1(\disp_ctrl/n11_adj_2294 ), 
    .D0(\power_pos_x[6] ), .A0(\xpix[6] ), .F0(\disp_ctrl/n13_adj_2293 ), 
    .F1(\disp_ctrl/n38046 ));
  SLICE_680 SLICE_680( .C1(\disp_ctrl/n6_adj_2280 ), .B1(\xpix[4] ), 
    .A1(\disp_ctrl/p_ball_s1_N_691[4] ), .D0(\disp_ctrl/p_ball_s1_N_691[3] ), 
    .C0(\xpix[2] ), .A0(\xpix[3] ), .F0(\disp_ctrl/n6_adj_2280 ), 
    .F1(\disp_ctrl/n38423 ));
  SLICE_682 SLICE_682( .D1(\disp_ctrl/p_ball_s1_N_691[5] ), 
    .C1(\disp_ctrl/n4_adj_2281 ), .A1(\xpix[5] ), 
    .D0(\disp_ctrl/p_ball_s1_N_691[1] ), .C0(\xpix[0] ), .B0(\xpix[1] ), 
    .A0(\disp_ctrl/p_ball_s1_N_691[0] ), .F0(\disp_ctrl/n4_adj_2281 ), 
    .F1(\disp_ctrl/n38207 ));
  SLICE_684 SLICE_684( .D1(\disp_ctrl/n21 ), .C1(\disp_ctrl/n35547 ), 
    .B1(\disp_ctrl/n35557 ), .A1(\disp_ctrl/n35545 ), .D0(\p_ball_N_245[3] ), 
    .C0(\ypix[3] ), .B0(\ypix[0] ), .A0(\y_ball[0] ), .F0(\disp_ctrl/n35547 ), 
    .F1(\disp_ctrl/p_ball_s2 ));
  SLICE_685 SLICE_685( .B1(\y_padA[4] ), .A1(\ypix[4] ), 
    .D0(\p_ball_N_245[4] ), .C0(\ypix[4] ), .B0(\ypix[6] ), 
    .A0(\p_ball_N_245[6] ), .F0(\disp_ctrl/n35545 ), 
    .F1(\disp_ctrl/n9_adj_2345 ));
  SLICE_689 SLICE_689( .D0(\disp_ctrl/n40042 ), .C0(\disp_ctrl/scrB_mod/n10 ), 
    .B0(\disp_ctrl/scrB_mod/n4393 ), .A0(\disp_ctrl/scrB_mod/n4_c ), 
    .F0(\disp_ctrl/scrB_mod/n34372 ));
  SLICE_691 SLICE_691( .C1(\disp_ctrl/n38380 ), .B1(\power_pos_x[7] ), 
    .A1(\xpix[7] ), .D0(\power_pos_x[6] ), .C0(\disp_ctrl/n38379 ), 
    .B0(\xpix[6] ), .F0(\disp_ctrl/n38380 ), .F1(\disp_ctrl/n38272 ));
  SLICE_692 SLICE_692( .D1(n34650), .C1(\disp_ctrl/n20 ), 
    .B1(\disp_ctrl/n35561 ), .A1(p_padA_s_N_782), .D0(\disp_ctrl/n1 ), 
    .C0(\disp_ctrl/n35559 ), .B0(\disp_ctrl/n33428 ), 
    .A0(\disp_ctrl/n3_adj_2290 ), .F0(\disp_ctrl/n20 ), 
    .F1(\disp_ctrl/p_padA_s ));
  SLICE_694 SLICE_694( .D1(\disp_ctrl/n5_adj_2289 ), 
    .C1(\disp_ctrl/n9_adj_2287 ), .B1(\disp_ctrl/n10_c ), 
    .A1(\disp_ctrl/n13_adj_2288 ), .C0(\ypix[4] ), .A0(\p_padA_N_456[4] ), 
    .F0(\disp_ctrl/n9_adj_2287 ), .F1(\disp_ctrl/n35561 ));
  SLICE_695 SLICE_695( .D0(\p_padA_N_456[2] ), .C0(\ypix[2] ), 
    .F0(\disp_ctrl/n5_adj_2289 ));
  SLICE_696 SLICE_696( .D1(\disp_ctrl/p_padA_s_N_797[7] ), 
    .C1(\disp_ctrl/n38414 ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_797[6] ), .C0(\disp_ctrl/n38413 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n38414 ), .F1(n38218));
  SLICE_698 SLICE_698( .D1(\p_ball_N_245[8] ), .C1(\disp_ctrl/n35496 ), 
    .B1(\ypix[8] ), .A1(\disp_ctrl/n35543 ), .C0(\p_ball_N_245[9] ), 
    .B0(\ypix[9] ), .A0(\p_ball_N_245[10]/sig_002/FeedThruLUT ), 
    .F0(\disp_ctrl/n35496 ), .F1(\disp_ctrl/n35557 ));
  SLICE_700 SLICE_700( .C1(\disp_ctrl/n6_adj_2292 ), 
    .B1(\disp_ctrl/p_padA_s_N_797[4] ), .A1(\ypix[4] ), .D0(\ypix[3] ), 
    .B0(\disp_ctrl/p_padA_s_N_797[3] ), .A0(\disp_ctrl/p_padA_s_N_797[2] ), 
    .F0(\disp_ctrl/n6_adj_2292 ), .F1(n38215));
  SLICE_702 SLICE_702( .D1(\disp_ctrl/p_padA_s_N_797[5] ), 
    .C1(\disp_ctrl/n4_adj_2298 ), .B1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_797[1] ), .C0(\disp_ctrl/p_padA_s_N_797[0] ), 
    .B0(\ypix[0] ), .A0(\ypix[1] ), .F0(\disp_ctrl/n4_adj_2298 ), 
    .F1(\disp_ctrl/n38413 ));
  SLICE_705 SLICE_705( .D1(\disp_ctrl/p_ball_s1_N_691[9] ), .C1(\xpix[9] ), 
    .C0(\disp_ctrl/n38434 ), .B0(\xpix[9] ), 
    .A0(\disp_ctrl/p_ball_s1_N_691[9] ), .F0(\disp_ctrl/p_ball_s2_N_746 ), 
    .F1(\disp_ctrl/n19 ));
  SLICE_707 SLICE_707( .D1(\disp_ctrl/n12_adj_2340 ), 
    .C1(\disp_ctrl/n1_adj_2299 ), .B1(\ypix[6] ), 
    .A1(\disp_ctrl/p_padB_s_N_913[6] ), .D0(\p_padB_N_645[0] ), .C0(\ypix[0] ), 
    .F0(\disp_ctrl/n1_adj_2299 ), .F1(\disp_ctrl/n16_adj_2329 ));
  SLICE_708 SLICE_708( .C1(\disp_ctrl/n38398 ), .B1(\ypix[9] ), 
    .A1(\disp_ctrl/p_padB_s_N_875[9] ), .D0(\disp_ctrl/p_padB_s_N_875[8] ), 
    .C0(\disp_ctrl/n38397 ), .A0(\ypix[8] ), .F0(\disp_ctrl/n38398 ), 
    .F1(p_padB_s_N_874));
  SLICE_711 SLICE_711( .D1(\disp_ctrl/p_padA_s_N_846[2] ), .C1(\ypix[9] ), 
    .B1(\disp_ctrl/p_padA_s_N_846[9] ), .A1(\ypix[2] ), 
    .D0(\p_padA_s_N_797[9] ), .C0(\ypix[9] ), 
    .B0(\disp_ctrl/p_padA_s_N_797[2] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n14_adj_2303 ), .F1(\disp_ctrl/n14_adj_2307 ));
  SLICE_712 SLICE_712( .D1(\disp_ctrl/n38202 ), .C1(\disp_ctrl/n37953 ), 
    .B1(\disp_ctrl/n38245 ), .A1(\disp_ctrl/n40123 ), 
    .D0(\disp_ctrl/p_padB_s_N_875[6] ), .C0(\disp_ctrl/n37951 ), 
    .B0(\disp_ctrl/n40129 ), .A0(\ypix[6] ), .F0(\disp_ctrl/n37953 ), 
    .F1(\disp_ctrl/n38397 ));
  SLICE_714 SLICE_714( .D1(\ypix[7] ), .C1(\disp_ctrl/n38420 ), 
    .B1(\disp_ctrl/p_padB_s_N_875[7] ), .D0(\disp_ctrl/p_padB_s_N_875[6] ), 
    .C0(\disp_ctrl/n38419 ), .B0(\ypix[6] ), .F0(\disp_ctrl/n38420 ), 
    .F1(\disp_ctrl/n38202 ));
  SLICE_716 SLICE_716( .D1(\disp_ctrl/p_padB_s_N_875[4] ), 
    .C1(\disp_ctrl/n6_adj_2304 ), .A1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padB_s_N_875[2] ), .C0(\ypix[3] ), 
    .A0(\disp_ctrl/p_padB_s_N_875[3] ), .F0(\disp_ctrl/n6_adj_2304 ), 
    .F1(\disp_ctrl/n38245 ));
  SLICE_718 SLICE_718( .D1(\disp_ctrl/n34637 ), .C1(\disp_ctrl/n13_adj_2305 ), 
    .B1(\disp_ctrl/n18_adj_2306 ), .A1(\disp_ctrl/n14_adj_2307 ), 
    .D0(\ypix[1] ), .C0(\ypix[3] ), .B0(\disp_ctrl/p_padA_s_N_846[3] ), 
    .A0(\disp_ctrl/p_padA_s_N_846[1] ), .F0(\disp_ctrl/n13_adj_2305 ), 
    .F1(\disp_ctrl/n4_adj_2302 ));
  SLICE_720 SLICE_720( .D1(\disp_ctrl/p_padB_s_N_875[5] ), 
    .C1(\disp_ctrl/n4_adj_2308 ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padB_s_N_875[1] ), .C0(\disp_ctrl/p_padB_s_N_875[0] ), 
    .B0(\ypix[0] ), .A0(\ypix[1] ), .F0(\disp_ctrl/n4_adj_2308 ), 
    .F1(\disp_ctrl/n38419 ));
  SLICE_722 SLICE_722( .D1(\disp_ctrl/n11_adj_2310 ), 
    .C1(\disp_ctrl/n15_adj_2309 ), .A1(\disp_ctrl/n12_c ), 
    .D0(\disp_ctrl/p_padA_s_N_797[4] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padA_s_N_797[6] ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n15_adj_2309 ), .F1(\disp_ctrl/n18_c ));
  SLICE_723 SLICE_723( .C1(\ypix[7] ), .B1(\disp_ctrl/p_padA_s_N_797[7] ), 
    .D0(\ypix[7] ), .C0(\disp_ctrl/p_padA_s_N_797[7] ), 
    .B0(\p_padA_s_N_797[8] ), .A0(\ypix[8] ), .F0(\disp_ctrl/n12_c ), 
    .F1(n39937));
  SLICE_724 SLICE_724( .D1(\disp_ctrl/n17_adj_2313 ), .C1(\disp_ctrl/n39963 ), 
    .B1(\disp_ctrl/n7_adj_2314 ), .A1(\disp_ctrl/n39959 ), 
    .D0(\p_padA_N_456[5] ), .B0(\ypix[5] ), .F0(\disp_ctrl/n39963 ), 
    .F1(\disp_ctrl/n35559 ));
  SLICE_727 SLICE_727( .D1(\disp_ctrl/p_padB_s_N_924[9] ), 
    .C1(\disp_ctrl/p_padB_s_N_924[2] ), .B1(\ypix[2] ), .A1(\ypix[9] ), 
    .D0(\disp_ctrl/p_padB_s_N_875[9] ), .C0(\disp_ctrl/p_padB_s_N_875[2] ), 
    .B0(\ypix[9] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n14_adj_2319 ), 
    .F1(\disp_ctrl/n14_adj_2322 ));
  SLICE_728 SLICE_728( .D1(\disp_ctrl/p_padA_s_N_797[4] ), 
    .C1(\disp_ctrl/n37766 ), .A1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padA_s_N_797[2] ), .C0(\disp_ctrl/p_padA_s_N_797[3] ), 
    .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n37766 ), 
    .F1(\disp_ctrl/n38124 ));
  SLICE_730 SLICE_730( .D1(\disp_ctrl/n34426 ), .C1(\disp_ctrl/n13_adj_2320 ), 
    .B1(\disp_ctrl/n18_adj_2321 ), .A1(\disp_ctrl/n14_adj_2322 ), 
    .D0(\ypix[1] ), .C0(\ypix[3] ), .B0(\disp_ctrl/p_padB_s_N_924[3] ), 
    .A0(\disp_ctrl/p_padB_s_N_924[1] ), .F0(\disp_ctrl/n13_adj_2320 ), 
    .F1(\disp_ctrl/n4_adj_2317 ));
  SLICE_732 SLICE_732( .D1(\xpix[5] ), .C1(\disp_ctrl/n4_adj_2315 ), 
    .B1(\power_pos_x[5] ), .D0(\xpix[1] ), .C0(\power_pos_x[1] ), 
    .B0(\xpix[0] ), .A0(\power_pos_x[0] ), .F0(\disp_ctrl/n4_adj_2315 ), 
    .F1(\disp_ctrl/n38379 ));
  SLICE_734 SLICE_734( .D1(\disp_ctrl/n12_adj_2325 ), 
    .C1(\disp_ctrl/n15_adj_2323 ), .B1(\disp_ctrl/n11_adj_2324 ), 
    .D0(\disp_ctrl/p_padB_s_N_875[6] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padB_s_N_875[4] ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n15_adj_2323 ), .F1(\disp_ctrl/n18_adj_2318 ));
  SLICE_735 SLICE_735( .D1(\disp_ctrl/p_padB_s_N_913[7] ), 
    .C1(\disp_ctrl/p_padB_s_N_913[8] ), .B1(\ypix[8] ), .A1(\ypix[7] ), 
    .D0(\ypix[8] ), .C0(\disp_ctrl/p_padB_s_N_875[8] ), .B0(\ypix[7] ), 
    .A0(\disp_ctrl/p_padB_s_N_875[7] ), .F0(\disp_ctrl/n12_adj_2325 ), 
    .F1(\disp_ctrl/n15_adj_2327 ));
  SLICE_736 SLICE_736( .D1(\disp_ctrl/n13_adj_2326 ), 
    .C1(\disp_ctrl/n14_adj_2328 ), .B1(\disp_ctrl/n16_adj_2329 ), 
    .A1(\disp_ctrl/n15_adj_2327 ), .D0(\disp_ctrl/p_padB_s_N_913[5] ), 
    .C0(\disp_ctrl/p_padB_s_N_913[4] ), .B0(\ypix[5] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n14_adj_2328 ), .F1(\disp_ctrl/n34426 ));
  SLICE_738 SLICE_738( .D1(\disp_ctrl/n12_adj_2332 ), 
    .C1(\disp_ctrl/n15_adj_2330 ), .B1(\disp_ctrl/n11_adj_2331 ), 
    .D0(\disp_ctrl/p_padB_s_N_924[4] ), .C0(\ypix[6] ), 
    .B0(\disp_ctrl/p_padB_s_N_924[6] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n15_adj_2330 ), .F1(\disp_ctrl/n18_adj_2321 ));
  SLICE_739 SLICE_739( .C1(\y_padB[7] ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padB_s_N_924[8] ), .C0(\disp_ctrl/p_padB_s_N_924[7] ), 
    .B0(\ypix[7] ), .A0(\ypix[8] ), .F0(\disp_ctrl/n12_adj_2332 ), 
    .F1(\disp_ctrl/n15_adj_2266 ));
  SLICE_740 SLICE_740( .D1(\disp_ctrl/n16_adj_2336 ), 
    .C1(\disp_ctrl/n14_adj_2335 ), .B1(\disp_ctrl/n13_adj_2333 ), 
    .A1(\disp_ctrl/n15_adj_2334 ), .D0(\disp_ctrl/p_padA_s_N_835[5] ), 
    .C0(\ypix[4] ), .B0(\disp_ctrl/p_padA_s_N_835[4] ), .A0(\ypix[5] ), 
    .F0(\disp_ctrl/n14_adj_2335 ), .F1(\disp_ctrl/n34637 ));
  SLICE_741 SLICE_741( .D1(\disp_ctrl/n12_adj_2341 ), .C1(\disp_ctrl/n1 ), 
    .B1(\disp_ctrl/p_padA_s_N_835[6] ), .A1(\ypix[6] ), .C0(\ypix[0] ), 
    .A0(\p_padA_N_456[0] ), .F0(\disp_ctrl/n1 ), .F1(\disp_ctrl/n16_adj_2336 ));
  SLICE_742 SLICE_742( .D1(\disp_ctrl/n12_adj_2339 ), 
    .C1(\disp_ctrl/n15_adj_2337 ), .B1(\disp_ctrl/n11_adj_2338 ), 
    .D0(\disp_ctrl/p_padA_s_N_846[6] ), .C0(\disp_ctrl/p_padA_s_N_846[4] ), 
    .B0(\ypix[4] ), .A0(\ypix[6] ), .F0(\disp_ctrl/n15_adj_2337 ), 
    .F1(\disp_ctrl/n18_adj_2306 ));
  SLICE_743 SLICE_743( .D1(\disp_ctrl/p_padA_s_N_835[8] ), .C1(\ypix[8] ), 
    .B1(\ypix[7] ), .A1(\disp_ctrl/p_padA_s_N_835[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_846[7] ), .C0(\ypix[8] ), 
    .B0(\disp_ctrl/p_padA_s_N_846[8] ), .A0(\ypix[7] ), 
    .F0(\disp_ctrl/n12_adj_2339 ), .F1(\disp_ctrl/n15_adj_2334 ));
  SLICE_744 SLICE_744( .D1(\disp_ctrl/p_padB_s_N_875[4] ), 
    .C1(\disp_ctrl/n37948 ), .B1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padB_s_N_875[3] ), .C0(\disp_ctrl/p_padB_s_N_875[2] ), 
    .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n37948 ), 
    .F1(\disp_ctrl/n37951 ));
  SLICE_746 SLICE_746( .C1(\disp_ctrl/n6_adj_2267 ), .B1(\ypix[4] ), 
    .A1(\y_padB[4] ), .D0(\ypix[3] ), .C0(\ypix[2] ), .B0(\y_padB[3] ), 
    .F0(\disp_ctrl/n6_adj_2267 ), .F1(\disp_ctrl/n38253 ));
  SLICE_748 SLICE_748( .D1(\disp_ctrl/p_padB_N_641 ), 
    .C1(\disp_ctrl/p_padB_N_639 ), .B1(p_padB_N_504), 
    .A1(\disp_ctrl/p_padB_N_572 ), .C0(\disp_ctrl/n38396 ), .B0(\ypix[9] ), 
    .A0(\y_padB[9] ), .F0(\disp_ctrl/p_padB_N_639 ), .F1(\disp_ctrl/n4565 ));
  SLICE_750 SLICE_750( .D1(\y_padA[8] ), .C1(\disp_ctrl/n38385 ), 
    .B1(\ypix[8] ), .D0(\disp_ctrl/n14_adj_2343 ), .C0(\disp_ctrl/n37996 ), 
    .B0(\disp_ctrl/n38263 ), .A0(\disp_ctrl/n15_adj_2344 ), 
    .F0(\disp_ctrl/n38385 ), .F1(\disp_ctrl/n38386 ));
  SLICE_752 SLICE_752( .D1(\y_padA[5] ), .C1(\disp_ctrl/n4_adj_2351 ), 
    .B1(\ypix[5] ), .D0(\y_padA[1] ), .C0(\p_padA_N_456[0] ), .B0(\ypix[0] ), 
    .A0(\ypix[1] ), .F0(\disp_ctrl/n4_adj_2351 ), .F1(\disp_ctrl/n38377 ));
  SLICE_755 SLICE_755( .D1(\disp_ctrl/n38252 ), .C1(\disp_ctrl/n37973 ), 
    .B1(\disp_ctrl/n38257 ), .A1(\disp_ctrl/n39959 ), .D0(\disp_ctrl/n39963 ), 
    .C0(\disp_ctrl/n37971 ), .B0(\ypix[6] ), .A0(\p_padA_N_456[6] ), 
    .F0(\disp_ctrl/n37973 ), .F1(\disp_ctrl/n38389 ));
  SLICE_756 SLICE_756( .C1(\disp_ctrl/n38394 ), .B1(\p_padA_N_456[7] ), 
    .A1(\ypix[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n38393 ), 
    .A0(\p_padA_N_456[6] ), .F0(\disp_ctrl/n38394 ), .F1(\disp_ctrl/n38252 ));
  SLICE_758 SLICE_758( .C1(\disp_ctrl/n6_adj_2352 ), .B1(\ypix[4] ), 
    .A1(\p_padA_N_456[4] ), .D0(\p_padA_N_456[2] ), .C0(\p_padA_N_456[3] ), 
    .A0(\ypix[3] ), .F0(\disp_ctrl/n6_adj_2352 ), .F1(\disp_ctrl/n38257 ));
  SLICE_761 SLICE_761( .D1(\ypix[4] ), .C1(\disp_ctrl/n37927 ), 
    .A1(\p_padA_N_456[4] ), .D0(\p_padA_N_456[2] ), .C0(\ypix[3] ), 
    .B0(\p_padA_N_456[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n37927 ), 
    .F1(\disp_ctrl/n37971 ));
  SLICE_762 SLICE_762( .D1(\p_padA_N_456[5] ), .C1(\disp_ctrl/n4_adj_2353 ), 
    .A1(\ypix[5] ), .D0(\p_padA_N_456[1] ), .C0(\ypix[1] ), 
    .B0(\p_padA_N_456[0] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2353 ), 
    .F1(\disp_ctrl/n38393 ));
  SLICE_766 SLICE_766( .D1(\ypix[5] ), .C1(\disp_ctrl/n4_adj_2354 ), 
    .A1(\disp_ctrl/p_ball_s1_N_702[5] ), .D0(\ypix[0] ), 
    .C0(\disp_ctrl/p_ball_s1_N_702[1] ), .B0(\ypix[1] ), 
    .A0(\disp_ctrl/p_ball_s1_N_702[0] ), .F0(\disp_ctrl/n4_adj_2354 ), 
    .F1(\disp_ctrl/n38411 ));
  SLICE_768 SLICE_768( .D1(\disp_ctrl/scrB_mod/n4391 ), 
    .C1(\disp_ctrl/scrB_mod/n4_c ), .B1(\disp_ctrl/scrB_mod/n4_adj_2240 ), 
    .A1(\disp_ctrl/scrB_mod/n4375 ), .D0(\xpix[9] ), 
    .C0(\disp_ctrl/scrB_mod/n12_c ), .B0(n202), .A0(n4159), 
    .F0(\disp_ctrl/scrB_mod/n4_c ), .F1(\disp_ctrl/scrB_mod/n37655 ));
  SLICE_770 SLICE_770( .D1(\scrB[1] ), .C1(\disp_ctrl/scrB_mod/n37653 ), 
    .B1(\xpix[9] ), .A1(\disp_ctrl/scrB_mod/n34372 ), .D0(\scrB[0] ), 
    .C0(\disp_ctrl/scrB_mod/n37655 ), .B0(n4399), 
    .A0(\disp_ctrl/scrB_mod/n4393 ), .F0(\disp_ctrl/scrB_mod/n37653 ), 
    .F1(\disp_ctrl/scrB_mod/n35569 ));
  SLICE_773 SLICE_773( .D0(n18), .C0(n172), .B0(\disp_ctrl/scrB_mod/n4391 ), 
    .A0(\xpix[9] ), .F0(\disp_ctrl/scrB_mod/n7 ));
  SLICE_774 SLICE_774( .D1(\p_ball_s1_N_713[5] ), .C1(n4_adj_2462), 
    .A1(\ypix[5] ), .D0(\p_ball_s1_N_713[1] ), .C0(\p_ball_s1_N_713[0] ), 
    .B0(\ypix[0] ), .A0(\ypix[1] ), .F0(n4_adj_2462), .F1(n38351));
  SLICE_776 SLICE_776( .D1(power_spawn), .C1(power_en_N_1850), 
    .B1(total_reset), .A1(game_en), .D0(\col_ctrl/power_en_N_1958 ), 
    .C0(\col_ctrl/power_en_N_1997 ), .B0(power_en), 
    .A0(\col_ctrl/power_en_N_1855 ), .F0(power_en_N_1850), .F1(n33516));
  SLICE_778 SLICE_778( .D1(\col_ctrl/powercount[7] ), .C1(\col_ctrl/n93 ), 
    .B1(\col_ctrl/powercount[10] ), .A1(\col_ctrl/powercount[6] ), 
    .C0(\col_ctrl/powercount[4] ), .A0(\col_ctrl/powercount[5] ), 
    .F0(\col_ctrl/n93 ), .F1(\col_ctrl/n10 ));
  SLICE_779 SLICE_779( .D1(\col_ctrl/powercount[11] ), 
    .C1(\col_ctrl/n6_adj_2228 ), .B1(\col_ctrl/powercount[13] ), 
    .A1(\col_ctrl/powercount[14] ), .D0(\col_ctrl/powercount[8] ), 
    .C0(\col_ctrl/n10 ), .B0(\col_ctrl/powercount[12] ), 
    .A0(\col_ctrl/powercount[9] ), .F0(\col_ctrl/n6_adj_2228 ), 
    .F1(\col_ctrl/power_spawn_N_2039 ));
  SLICE_780 SLICE_780( .D1(power_en), .C1(n696), 
    .A1(\col_ctrl/power_spawn_N_2039 ), .D0(\col_ctrl/power_en_N_1855 ), 
    .C0(\col_ctrl/power_en_N_1958 ), .B0(\col_ctrl/power_en_N_1997 ), 
    .F0(n696), .F1(n716));
  SLICE_782 SLICE_782( .D0(j14_c), .C0(\col_ctrl/n818 ), .B0(j15_c), 
    .A0(\col_ctrl/n3 ), .F0(\col_ctrl/n20_c ));
  SLICE_783 SLICE_783( .D1(\y_padA[7] ), .C1(\col_ctrl/n9 ), 
    .B1(\col_ctrl/n14_adj_2164 ), .A1(\y_padA[8] ), .D0(\y_padA[4] ), 
    .B0(\y_padA[2] ), .A0(\y_padA[1] ), .F0(\col_ctrl/n9 ), 
    .F1(\col_ctrl/n818 ));
  SLICE_785 SLICE_785( .D1(j14_c), .C1(\col_ctrl/n3 ), .B1(j15_c), 
    .D0(\Astatus[2] ), .B0(\Astatus[1] ), .A0(\Astatus[0] ), 
    .F0(\col_ctrl/n3 ), .F1(\col_ctrl/n9_adj_2216 ));
  SLICE_786 SLICE_786( .C0(\col_ctrl/n1130 ), .A0(\col_ctrl/n4633 ), 
    .F0(\col_ctrl/n4847 ));
  SLICE_787 SLICE_787( .D1(total_reset), .C1(\col_ctrl/n4_c ), 
    .B1(\col_ctrl/n774 ), .A1(\col_ctrl/n2 ), .D0(j14_c), .C0(n1_adj_2498), 
    .B0(game_en), .A0(j15_c), .F0(\col_ctrl/n4_c ), .F1(\col_ctrl/n1130 ));
  SLICE_788 SLICE_788( .D0(total_reset), .C0(\col_ctrl/n643 ), .B0(game_en), 
    .A0(n615), .F0(\col_ctrl/n4628 ));
  SLICE_789 SLICE_789( .D1(y_ball_dir), .C1(\col_ctrl/y_ball_dir_N_2030 ), 
    .A1(\col_ctrl/n34567 ), .D0(\p_ball_N_245[9] ), .C0(\col_ctrl/n34664 ), 
    .A0(\p_ball_N_245[10]/sig_002/FeedThruLUT ), 
    .F0(\col_ctrl/y_ball_dir_N_2030 ), .F1(\col_ctrl/n643 ));
  SLICE_790 SLICE_790( .D1(\col_ctrl/n11800 ), .C1(\col_ctrl/n33441 ), 
    .B1(game_en), .A1(total_reset), .D0(\col_ctrl/power_en_N_1997 ), 
    .C0(\col_ctrl/n11861 ), .A0(power_en), .F0(\col_ctrl/n33441 ), 
    .F1(\col_ctrl/n1981 ));
  SLICE_792 SLICE_792( .D1(game_en), .C1(\col_ctrl/n11800 ), 
    .B1(\col_ctrl/n33441 ), .A1(total_reset), .D0(\col_ctrl/n3_adj_2152 ), 
    .C0(\col_ctrl/Bstatus[2]_2 ), .B0(\Bstatus[0] ), 
    .A0(\col_ctrl/Bstatus[1]_2 ), .F0(\col_ctrl/n11800 ), 
    .F1(\col_ctrl/n2060 ));
  SLICE_793 SLICE_793( .D1(\Astatus[2] ), .C1(\col_ctrl/n3_adj_2152 ), 
    .B1(\Astatus[1] ), .A1(\Astatus[0] ), .D0(\col_ctrl/poweroffcount[11] ), 
    .C0(\col_ctrl/n11606 ), .B0(\col_ctrl/poweroffcount[10] ), 
    .A0(\col_ctrl/poweroffcount[9] ), .F0(\col_ctrl/n3_adj_2152 ), 
    .F1(\col_ctrl/n49 ));
  SLICE_794 SLICE_794( .D1(n44), .C1(n63), .B1(\col_ctrl/n15_adj_2155 ), 
    .A1(n14_adj_2501), .D0(\rst_gen_inst/rst_cnt[24] ), 
    .A0(\rst_gen_inst/rst_cnt[23] ), .F0(n63), .F1(\col_ctrl/n2 ));
  SLICE_796 SLICE_796( .D1(n33466), .C1(n30), .B1(n47), .A1(n60), 
    .D0(\rst_gen_inst/rst_cnt[6] ), .C0(\rst_gen_inst/rst_cnt[5] ), .F0(n30), 
    .F1(\col_ctrl/n15_adj_2155 ));
  SLICE_798 SLICE_798( .D1(\power_pos_x[4] ), .C1(\col_ctrl/n8 ), 
    .D0(\power_pos_x[0] ), .C0(\power_pos_x[3] ), .B0(\power_pos_x[2] ), 
    .A0(\power_pos_x[1] ), .F0(\col_ctrl/n8 ), .F1(\col_ctrl/n10_adj_2158 ));
  SLICE_800 SLICE_800( .DI1(\power_en_N_1850$n1 ), .D1(power_en), 
    .C1(\col_ctrl/power_en_N_1997 ), .B1(\col_ctrl/power_en_N_1855 ), 
    .A1(\col_ctrl/power_en_N_1958 ), .D0(\col_ctrl/n11800 ), 
    .C0(\col_ctrl/power_en_N_1997 ), .B0(\col_ctrl/n11861 ), .A0(power_en), 
    .CE(n33516), .LSR(n4863), .CLK(clk), .Q1(power_en), .F0(\col_ctrl/n1941 ), 
    .F1(\power_en_N_1850$n1 ));
  SLICE_802 SLICE_802( .D1(x_ball_dir), .C1(\col_ctrl/n31470 ), 
    .D0(\col_ctrl/x_l_ball_vel[0] ), .C0(\col_ctrl/n31470 ), 
    .B0(\col_ctrl/x_r_ball_vel[0] ), .A0(x_ball_dir), .F0(\col_ctrl/n1420[0] ), 
    .F1(\col_ctrl/n585 ));
  SLICE_803 SLICE_803( .D1(\col_ctrl/n4515 ), .C1(\col_ctrl/n4555 ), 
    .B1(\col_ctrl/n6_adj_2184 ), .A1(\x_ball[5] ), .D0(\x_ball[7] ), 
    .C0(\x_ball[8] ), .B0(\x_ball[9] ), .A0(\x_ball[6] ), 
    .F0(\col_ctrl/n4555 ), .F1(\col_ctrl/n31470 ));
  SLICE_804 SLICE_804( .D1(x_ball_dir), .C1(\col_ctrl/wall_col_N_1624 ), 
    .B1(\col_ctrl/n31470 ), .D0(\col_ctrl/n4_adj_2166 ), 
    .C0(\col_ctrl/n34434 ), .B0(\p_ball_N_211[9] ), 
    .A0(\p_ball_N_211[10]/sig_003/FeedThruLUT ), 
    .F0(\col_ctrl/wall_col_N_1624 ), .F1(n615));
  SLICE_805 SLICE_805( .D0(game_en), .C0(n615), .B0(rst_n), .A0(reset_n_c), 
    .F0(\col_ctrl/n4812 ));
  SLICE_807 SLICE_807( .D0(\p_ball_N_211[7] ), .A0(\p_ball_N_211[8] ), 
    .F0(\col_ctrl/n4_adj_2166 ));
  SLICE_808 SLICE_808( .D1(\p_ball_N_211[2] ), .C1(\col_ctrl/n6 ), 
    .B1(\p_ball_N_211[5] ), .A1(\p_ball_N_211[3] ), .B0(\p_ball_N_211[6] ), 
    .A0(\p_ball_N_211[4] ), .F0(\col_ctrl/n6 ), .F1(\col_ctrl/n34434 ));
  SLICE_810 SLICE_810( .D1(\col_ctrl/n2013 ), .B1(\Astatus[0] ), 
    .D0(reset_n_c), .C0(\col_ctrl/n2013 ), .A0(rst_n), .F0(\col_ctrl/n11099 ), 
    .F1(\col_ctrl/n11019 ));
  SLICE_811 SLICE_811( .D1(\Astatus[2] ), .C1(\col_ctrl/n20_adj_2167 ), 
    .B1(game_en), .A1(n1_adj_2498), .D0(\Astatus[1] ), .A0(\Astatus[0] ), 
    .F0(\col_ctrl/n20_adj_2167 ), .F1(\col_ctrl/n2013 ));
  SLICE_812 SLICE_812( .D1(\col_ctrl/n1_adj_2168 ), .C1(\Astatus[0] ), 
    .B1(\padA_h[7] ), .A1(n5), .D0(\Astatus[0] ), .C0(\col_ctrl/n1_adj_2168 ), 
    .B0(n5), .A0(\padA_h[4] ), .F0(n1009), .F1(\col_ctrl/n1005[7] ));
  SLICE_815 SLICE_815( .D1(total_reset), .C1(game_en), .B1(\rst_cnt[25] ), 
    .A1(x_ball_dir), .D0(game_en), .C0(\col_ctrl/n49 ), .B0(n33519), 
    .A0(total_reset), .F0(\col_ctrl/n783 ), .F1(\col_ctrl/n10432 ));
  SLICE_816 SLICE_816( .C0(\rst_cnt[4] ), .A0(\rst_cnt[3] ), .F0(n44));
  SLICE_817 SLICE_817( .D1(n44), .C1(\rst_gen_inst/n8 ), 
    .B1(\rst_gen_inst/n4428 ), .A1(n30), .D0(\rst_gen_inst/rst_cnt[22] ), 
    .C0(n34387), .B0(n47), .A0(\rst_gen_inst/rst_cnt[21] ), 
    .F0(\rst_gen_inst/n8 ), .F1(n1_adj_2498));
  SLICE_818 SLICE_818( .D1(\col_ctrl/pad_col_N_1774 ), 
    .B1(\col_ctrl/pad_col_N_1670 ), .A1(x_ball_dir), .D0(x_ball_dir), 
    .C0(\col_ctrl/pad_col_N_1670 ), .B0(total_reset), 
    .A0(\col_ctrl/pad_col_N_1774 ), .F0(n33500), .F1(\col_ctrl/n7314 ));
  SLICE_819 SLICE_819( .D1(\col_ctrl/n4555 ), .C1(\col_ctrl/n8_adj_2187 ), 
    .B1(\x_ball[5] ), .A1(\col_ctrl/n10_adj_2189 ), .D0(\col_ctrl/n38358 ), 
    .C0(\col_ctrl/n6_adj_2186 ), .B0(\y_padA[9] ), .A0(\y_ball[9] ), 
    .F0(\col_ctrl/n8_adj_2187 ), .F1(\col_ctrl/pad_col_N_1774 ));
  SLICE_820 SLICE_820( .D1(\col_ctrl/n2 ), .C1(\col_ctrl/n4_adj_2182 ), 
    .B1(\col_ctrl/n778 ), .A1(total_reset), .D0(j16_c), .C0(j17_c), 
    .B0(n1_adj_2498), .A0(game_en), .F0(\col_ctrl/n4_adj_2182 ), 
    .F1(\col_ctrl/n1096 ));
  SLICE_822 SLICE_822( .D1(reset_n_c), .C1(n33519), .B1(rst_n), 
    .D0(\col_ctrl/power_en_N_1997 ), .C0(\col_ctrl/n11865 ), .B0(power_en), 
    .F0(n33519), .F1(n1950));
  SLICE_824 SLICE_824( .D1(\x_ball[1] ), .C1(\col_ctrl/n4515 ), 
    .B1(\x_ball[2] ), .A1(\x_ball[0] ), .D0(\x_ball[4] ), .B0(\x_ball[3] ), 
    .F0(\col_ctrl/n4515 ), .F1(\col_ctrl/n34700 ));
  SLICE_826 SLICE_826( .D1(\x_ball[3] ), .C1(\col_ctrl/n6_adj_2184 ), 
    .B1(\x_ball[4] ), .D0(\x_ball[2] ), .B0(\x_ball[1] ), .A0(\x_ball[0] ), 
    .F0(\col_ctrl/n6_adj_2184 ), .F1(\col_ctrl/n10_adj_2189 ));
  SLICE_828 SLICE_828( .D1(n615), .C1(\col_ctrl/n6_adj_2185 ), 
    .B1(\col_ctrl/wall_col_N_1622 ), .A1(n4646), .D0(\col_ctrl/n7314 ), 
    .C0(\col_ctrl/pad_col_N_1669 ), .B0(\col_ctrl/pad_col ), 
    .F0(\col_ctrl/n6_adj_2185 ), .F1(\col_ctrl/n4744 ));
  SLICE_829 SLICE_829( .D1(\Bstatus[0] ), .C1(n4646), 
    .B1(\col_ctrl/Bstatus[2]_2 ), .A1(\col_ctrl/Bstatus[1]_2 ), .D0(rst_n), 
    .B0(reset_n_c), .A0(game_en), .F0(n4646), .F1(\col_ctrl/n6781 ));
  SLICE_830 SLICE_830( .C1(\col_ctrl/wall_col_N_1623 ), 
    .B1(\col_ctrl/wall_col ), .D0(\col_ctrl/buzzcount[2] ), 
    .C0(\col_ctrl/buzzcount[1] ), .B0(\col_ctrl/buzzcount[4] ), 
    .A0(\col_ctrl/buzzcount[3] ), .F0(\col_ctrl/wall_col_N_1623 ), 
    .F1(\col_ctrl/wall_col_N_1622 ));
  SLICE_833 SLICE_833( .D1(\col_ctrl/buzzcount[0] ), .C1(\col_ctrl/n4512 ), 
    .B1(\col_ctrl/buzzcount[1] ), .A1(\col_ctrl/buzzcount[2] ), 
    .D0(\col_ctrl/buzzcount[4] ), .A0(\col_ctrl/buzzcount[3] ), 
    .F0(\col_ctrl/n4512 ), .F1(\col_ctrl/pad_col_N_1669 ));
  SLICE_835 SLICE_835( .D1(\col_ctrl/n7_adj_2200 ), .C1(\col_ctrl/n4091 ), 
    .B1(\x_ball[9] ), .A1(n11961), .D0(\x_ball[8] ), .C0(\col_ctrl/n34700 ), 
    .B0(\x_ball[7] ), .A0(n33433), .F0(\col_ctrl/n4091 ), 
    .F1(\col_ctrl/pad_col_N_1670 ));
  SLICE_837 SLICE_837( .C1(\col_ctrl/n38357 ), .B1(\y_padA[8] ), 
    .A1(\y_ball[8] ), .D0(\col_ctrl/n15_adj_2191 ), .C0(\col_ctrl/n38066 ), 
    .B0(\col_ctrl/n38222 ), .A0(\col_ctrl/n38209 ), .F0(\col_ctrl/n38357 ), 
    .F1(\col_ctrl/n38358 ));
  SLICE_839 SLICE_839( .C1(\col_ctrl/n38410 ), .B1(\y_ball[7] ), 
    .A1(\y_padA[7] ), .C0(\col_ctrl/n38409 ), .B0(\y_padA[6] ), 
    .A0(\y_ball[6] ), .F0(\col_ctrl/n38410 ), .F1(\col_ctrl/n38222 ));
  SLICE_840 SLICE_840( .D1(\col_ctrl/n9_adj_2193 ), 
    .C1(\col_ctrl/n13_adj_2194 ), .B1(\col_ctrl/n37832 ), 
    .A1(\col_ctrl/n11_adj_2195 ), .C0(\y_padA[6] ), .A0(\y_ball[6] ), 
    .F0(\col_ctrl/n13_adj_2194 ), .F1(\col_ctrl/n38066 ));
  SLICE_841 SLICE_841( .C1(\y_padB[4] ), .B1(\y_ball[4] ), .B0(\y_padA[4] ), 
    .A0(\y_ball[4] ), .F0(\col_ctrl/n9_adj_2193 ), .F1(\col_ctrl/n9_adj_2206 ));
  SLICE_842 SLICE_842( .C1(\col_ctrl/n4_adj_2198 ), .B1(\y_padA[5] ), 
    .A1(\y_ball[5] ), .D0(\p_padA_N_456[0] ), .C0(\y_ball[0] ), 
    .B0(\y_ball[1] ), .A0(\y_padA[1] ), .F0(\col_ctrl/n4_adj_2198 ), 
    .F1(\col_ctrl/n38409 ));
  SLICE_844 SLICE_844( .D0(\col_ctrl/n7_adj_2199 ), .C0(\col_ctrl/n1166 ), 
    .B0(j17_c), .A0(j16_c), .F0(\col_ctrl/n20_adj_2196 ));
  SLICE_845 SLICE_845( .D1(\y_padB[7] ), .C1(\col_ctrl/n9_adj_2222 ), 
    .B1(\y_padB[8] ), .A1(\col_ctrl/n14_adj_2223 ), .D0(\y_padB[1] ), 
    .C0(\y_padB[2] ), .A0(\y_padB[4] ), .F0(\col_ctrl/n9_adj_2222 ), 
    .F1(\col_ctrl/n1166 ));
  SLICE_846 SLICE_846( .D1(\y_ball[4] ), .C1(\col_ctrl/n6_adj_2192 ), 
    .A1(\y_padA[4] ), .D0(\y_ball[2] ), .C0(\y_ball[3] ), .B0(\y_padA[3] ), 
    .F0(\col_ctrl/n6_adj_2192 ), .F1(\col_ctrl/n38209 ));
  SLICE_848 SLICE_848( .D1(\y_ball[4] ), .C1(\col_ctrl/n6_adj_2201 ), 
    .B1(\y_padB[4] ), .C0(\y_padB[3] ), .B0(\y_ball[3] ), .A0(\y_ball[2] ), 
    .F0(\col_ctrl/n6_adj_2201 ), .F1(\col_ctrl/n38275 ));
  SLICE_851 SLICE_851( .D1(\y_padB[8] ), .C1(\col_ctrl/n38373 ), 
    .B1(\y_ball[8] ), .D0(\col_ctrl/n38278 ), .C0(\col_ctrl/n38016 ), 
    .B0(\col_ctrl/n38275 ), .A0(\col_ctrl/n15_adj_2205 ), 
    .F0(\col_ctrl/n38373 ), .F1(\col_ctrl/n38374 ));
  SLICE_852 SLICE_852( .D1(\y_padA[3] ), .C1(\y_ball[2] ), .B1(\y_padA[2] ), 
    .A1(\y_ball[3] ), .D0(\y_padB[3] ), .C0(\y_ball[3] ), .B0(\y_padB[2] ), 
    .A0(\y_ball[2] ), .F0(\col_ctrl/n37883 ), .F1(\col_ctrl/n37832 ));
  SLICE_853 SLICE_853( .D1(\col_ctrl/n9_adj_2206 ), 
    .C1(\col_ctrl/n13_adj_2207 ), .B1(\col_ctrl/n37883 ), 
    .A1(\col_ctrl/n11_adj_2208 ), .B0(\y_padB[6] ), .A0(\y_ball[6] ), 
    .F0(\col_ctrl/n13_adj_2207 ), .F1(\col_ctrl/n38016 ));
  SLICE_854 SLICE_854( .D1(j17_c), .C1(\col_ctrl/n34536 ), .B1(j16_c), 
    .A1(\col_ctrl/n7_adj_2199 ), .D0(\pad_col_N_1741[10]/sig_001/FeedThruLUT ), 
    .C0(\col_ctrl/n5_adj_2212 ), .B0(\col_ctrl/n6_adj_2213 ), 
    .A0(\p_padB_N_645[9] ), .F0(\col_ctrl/n34536 ), 
    .F1(\col_ctrl/n23_adj_2197 ));
  SLICE_855 SLICE_855( .D1(j17_c), .C1(\col_ctrl/n7_adj_2199 ), .A1(j16_c), 
    .D0(\Bstatus[0] ), .B0(\col_ctrl/Bstatus[1]_2 ), 
    .A0(\col_ctrl/Bstatus[2]_2 ), .F0(\col_ctrl/n7_adj_2199 ), 
    .F1(\col_ctrl/n9_adj_2217 ));
  SLICE_857 SLICE_857( .D1(\y_ball[7] ), .C1(\col_ctrl/n38376 ), 
    .B1(\y_padB[7] ), .C0(\col_ctrl/n38375 ), .B0(\y_padB[6] ), 
    .A0(\y_ball[6] ), .F0(\col_ctrl/n38376 ), .F1(\col_ctrl/n38278 ));
  SLICE_858 SLICE_858( .C1(\col_ctrl/n4_adj_2210 ), .B1(\y_padB[5] ), 
    .A1(\y_ball[5] ), .D0(\p_padB_N_645[0] ), .C0(\y_ball[1] ), 
    .B0(\y_padB[1] ), .A0(\y_ball[0] ), .F0(\col_ctrl/n4_adj_2210 ), 
    .F1(\col_ctrl/n38375 ));
  SLICE_861 SLICE_861( .D1(\p_padB_N_645[8] ), .C1(\p_ball_N_245[8] ), 
    .B0(\p_padB_N_645[7] ), .A0(\p_padB_N_645[8] ), 
    .F0(\col_ctrl/n6_adj_2213 ), .F1(n17_2));
  SLICE_862 SLICE_862( .D1(\p_padB_N_645[5] ), .C1(\col_ctrl/n4_adj_2214 ), 
    .B1(\p_padB_N_645[3] ), .A1(\p_padB_N_645[6] ), .D0(\p_padB_N_645[2] ), 
    .C0(\p_padB_N_645[0] ), .B0(\p_padB_N_645[4] ), .A0(\p_padB_N_645[1] ), 
    .F0(\col_ctrl/n4_adj_2214 ), .F1(\col_ctrl/n5_adj_2212 ));
  SLICE_865 SLICE_865( .D1(\y_ball[8] ), .C1(\col_ctrl/n9_adj_2229 ), 
    .B1(\col_ctrl/n14_adj_2230 ), .A1(\y_ball[9] ), .D0(\y_ball[6] ), 
    .C0(\y_ball[1] ), .B0(\y_ball[0] ), .A0(\y_ball[2] ), 
    .F0(\col_ctrl/n9_adj_2229 ), .F1(\col_ctrl/n34567 ));
  SLICE_866 SLICE_866( .C1(n2009), .B1(rst_n), .A1(reset_n_c), 
    .D0(\Bstatus[0] ), .C0(game_en), .B0(n1_adj_2498), 
    .A0(\col_ctrl/Bstatus[2]_2 ), .F0(n2009), .F1(n11430));
  SLICE_868 SLICE_868( .D1(reset_n_c), .C1(n2007), .A1(rst_n), .D0(game_en), 
    .C0(n1_adj_2498), .B0(\Astatus[2] ), .A0(\Astatus[0] ), .F0(n2007), 
    .F1(n11434));
  SLICE_872 SLICE_872( .C1(\col_ctrl/n1202 ), .B1(\y_padA_vel[2] ), 
    .D0(total_reset), .C0(\col_ctrl/n9_adj_2216 ), .B0(\col_ctrl/n774 ), 
    .A0(\col_ctrl/n818 ), .F0(\col_ctrl/n1202 ), .F1(\col_ctrl/n1281 ));
  SLICE_874 SLICE_874( .C1(\col_ctrl/n1188 ), .A1(\y_padB_vel[2] ), 
    .D0(total_reset), .C0(\col_ctrl/n9_adj_2217 ), .B0(\col_ctrl/n1166 ), 
    .A0(\col_ctrl/n778 ), .F0(\col_ctrl/n1188 ), .F1(\col_ctrl/n1260 ));
  SLICE_876 SLICE_876( .D1(game_en), .C1(\col_ctrl/n654 ), 
    .B1(\col_ctrl/n727 ), .D0(\Bstatus[0] ), .C0(\col_ctrl/n1_adj_2168 ), 
    .B0(n4_adj_2463), .A0(\Astatus[0] ), .F0(\col_ctrl/n654 ), 
    .F1(\col_ctrl/n4642 ));
  SLICE_877 SLICE_877( .D1(\col_ctrl/n654 ), .C1(\col_ctrl/n727 ), 
    .B1(game_en), .A1(\col_ctrl/n3_adj_2152 ), .D0(power_en), .C0(rst_n), 
    .B0(reset_n_c), .A0(n696), .F0(\col_ctrl/n727 ), .F1(\col_ctrl/n4719 ));
  SLICE_880 SLICE_880( .D1(\col_ctrl/poweroffcount[7] ), 
    .C1(\col_ctrl/n6_adj_2227 ), .B1(\col_ctrl/poweroffcount[5] ), 
    .A1(\col_ctrl/poweroffcount[8] ), .D0(\col_ctrl/poweroffcount[6] ), 
    .C0(\col_ctrl/poweroffcount[4] ), .B0(\col_ctrl/poweroffcount[2] ), 
    .A0(\col_ctrl/poweroffcount[3] ), .F0(\col_ctrl/n6_adj_2227 ), 
    .F1(\col_ctrl/n11606 ));
  SLICE_883 SLICE_883( .D1(\p_ball_N_245[6] ), .C1(\col_ctrl/n12_adj_2231 ), 
    .B1(\p_ball_N_245[8] ), .A1(\p_ball_N_245[7] ), .D0(\p_ball_N_245[5] ), 
    .C0(\p_ball_N_245[2] ), .B0(\p_ball_N_245[3] ), .A0(\p_ball_N_245[4] ), 
    .F0(\col_ctrl/n12_adj_2231 ), .F1(\col_ctrl/n34664 ));
  SLICE_884 SLICE_884( .C1(\rst_gen_inst/rst_cnt[20] ), 
    .A1(\rst_gen_inst/rst_cnt[19] ), .D0(\rst_gen_inst/rst_cnt[19] ), 
    .C0(\rst_gen_inst/rst_cnt[5] ), .B0(\rst_gen_inst/n14_c ), 
    .A0(\rst_gen_inst/rst_cnt[24] ), .F0(\rst_gen_inst/n23 ), .F1(n47));
  SLICE_885 SLICE_885( .D1(\rst_gen_inst/rst_cnt[13] ), 
    .C1(\rst_gen_inst/n10 ), .B1(\rst_gen_inst/rst_cnt[17] ), 
    .A1(\rst_gen_inst/rst_cnt[15] ), .D0(\rst_gen_inst/rst_cnt[16] ), 
    .C0(\rst_gen_inst/rst_cnt[18] ), .B0(\rst_gen_inst/rst_cnt[12] ), 
    .A0(\rst_gen_inst/rst_cnt[11] ), .F0(\rst_gen_inst/n10 ), 
    .F1(\rst_gen_inst/n14_c ));
  SLICE_886 SLICE_886( .D1(\rst_gen_inst/rst_cnt[14] ), 
    .C1(\rst_gen_inst/n33463 ), .B1(\rst_gen_inst/rst_cnt[22] ), 
    .A1(\rst_gen_inst/rst_cnt[6] ), .B0(\rst_gen_inst/rst_cnt[9] ), 
    .A0(\rst_gen_inst/rst_cnt[7] ), .F0(\rst_gen_inst/n33463 ), 
    .F1(\rst_gen_inst/n21 ));
  SLICE_888 SLICE_888( .D1(\rst_cnt[4] ), .C1(\rst_gen_inst/n33450 ), 
    .B1(\rst_cnt[3] ), .A1(\rst_gen_inst/rst_cnt[20] ), 
    .C0(\rst_gen_inst/rst_cnt[2] ), .B0(\rst_gen_inst/rst_cnt[1] ), 
    .F0(\rst_gen_inst/n33450 ), .F1(\rst_gen_inst/n22 ));
  SLICE_892 SLICE_892( .C1(n38346), .B1(\ypix[7] ), .A1(\p_padB_N_505[7] ), 
    .D0(\ypix[6] ), .C0(n38345), .A0(\p_padB_N_505[6] ), .F0(n38346), 
    .F1(n14_adj_2437));
  SLICE_894 SLICE_894( .D1(\p_padB_N_645[7] ), .C1(n38404), 
    .B1(\p_ball_N_245[7] ), .D0(\p_padB_N_645[6] ), .C0(n38403), 
    .A0(\p_ball_N_245[6] ), .F0(n38404), .F1(n38232));
  SLICE_896 SLICE_896( .C1(n38338), .B1(\ypix[7] ), .A1(\p_padA_N_316[7] ), 
    .D0(\ypix[6] ), .C0(n38337), .A0(\p_padA_N_316[6] ), .F0(n38338), 
    .F1(n14_adj_2447));
  SLICE_898 SLICE_898( .D1(\p_padA_N_456[7] ), .C1(n38402), 
    .B1(\p_ball_N_245[7] ), .D0(\p_padA_N_456[6] ), .C0(n38401), 
    .A0(\p_ball_N_245[6] ), .F0(n38402), .F1(n38236));
  SLICE_900 SLICE_900( .D1(\disp_ctrl/p_ball_s1_N_702[7] ), 
    .C1(\disp_ctrl/n38412 ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_ball_s1_N_702[6] ), .C0(\disp_ctrl/n38411 ), 
    .A0(\ypix[6] ), .F0(\disp_ctrl/n38412 ), .F1(\disp_ctrl/n38220 ));
  SLICE_902 SLICE_902( .D1(\xpix[7] ), .C1(\disp_ctrl/n38208 ), 
    .B1(\disp_ctrl/p_ball_s1_N_691[7] ), .D0(\disp_ctrl/p_ball_s1_N_691[6] ), 
    .C0(\disp_ctrl/n38207 ), .A0(\xpix[6] ), .F0(\disp_ctrl/n38208 ), 
    .F1(\disp_ctrl/n38200 ));
  SLICE_904 SLICE_904( .C1(\disp_ctrl/n38370 ), .B1(\ypix[7] ), 
    .A1(\y_ball[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n38369 ), 
    .A0(\y_ball[6] ), .F0(\disp_ctrl/n38370 ), .F1(\disp_ctrl/n14_adj_2275 ));
  SLICE_906 SLICE_906( .D1(\x_ball[7] ), .C1(\disp_ctrl/n38364 ), 
    .B1(\xpix[7] ), .D0(\xpix[6] ), .C0(\disp_ctrl/n38363 ), .A0(\x_ball[6] ), 
    .F0(\disp_ctrl/n38364 ), .F1(\disp_ctrl/n14_c ));
  SLICE_908 SLICE_908( .C1(\disp_ctrl/n38378 ), .B1(\ypix[7] ), 
    .A1(\y_padA[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n38377 ), 
    .B0(\y_padA[6] ), .F0(\disp_ctrl/n38378 ), .F1(\disp_ctrl/n14_adj_2343 ));
  SLICE_910 SLICE_910( .D1(\xpix[2] ), .C1(\xpix[4] ), .B1(\xpix[3] ), 
    .A1(\xpix[1] ), .D0(\xpix[1] ), .C0(\xpix[2] ), .B0(\xpix[4] ), 
    .A0(\xpix[3] ), .F0(n210), .F1(\vga_ctrl/n34702 ));
  SLICE_912 SLICE_912( .D1(rst_n), .C1(game_en), .B1(\rst_cnt[25] ), 
    .A1(reset_n_c), .D0(game_en), .C0(\rst_cnt[25] ), .B0(reset_n_c), 
    .A0(rst_n), .F0(\col_ctrl/n4651 ), .F1(\col_ctrl/n4738 ));
  SLICE_915 SLICE_915( .DI1(n4939), .D1(n33500), .C1(game_en), .B1(n4863), 
    .A1(x_ball_dir), .D0(game_en), .C0(x_ball_dir), .B0(\rst_cnt[25] ), 
    .A0(total_reset), .CLK(clk), .Q1(x_ball_dir), .F0(n10430), .F1(n4939));
  SLICE_916 SLICE_916( .D1(reset_n_c), .C1(rst_n), .A1(n5), .D0(reset_n_c), 
    .C0(game_en), .B0(rst_n), .A0(n5), .F0(\enable_gen/n6760 ), .F1(n1));
  SLICE_917 SLICE_917( .D1(power_spawn), .C1(rst_n), .B1(game_en), 
    .A1(reset_n_c), .D0(rst_n), .C0(game_en), .B0(n5_adj_2481), .A0(reset_n_c), 
    .F0(n12924), .F1(\col_ctrl/n4645 ));
  SLICE_918 SLICE_918( .DI1(\vga_ctrl/hsync_N_112 ), .D1(n14628), 
    .C1(\vga_ctrl/n14505 ), .B1(\xpix[9] ), .A1(\xpix[8] ), .D0(\xpix[6] ), 
    .C0(\xpix[5] ), .A0(\xpix[4] ), .CE(\vga_ctrl/n34433 ), .LSR(n33643), 
    .CLK(clk), .Q1(j01_c), .F0(\vga_ctrl/n14505 ), .F1(\vga_ctrl/hsync_N_112 ));
  SLICE_922 SLICE_922( .D1(\disp_ctrl/p_ball_s1_N_702[3] ), 
    .C1(\disp_ctrl/p_ball_s1_N_702[2] ), .B1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\ypix[3] ), .B0(\ypix[4] ), .A0(\ypix[2] ), .F0(\vga_ctrl/n124 ), 
    .F1(\disp_ctrl/n37843 ));
  SLICE_923 SLICE_923( .DI1(\vga_ctrl/vsync_N_123 ), .D1(\vga_ctrl/n119 ), 
    .C1(n11587), .B1(\ypix[9] ), .A1(\vga_ctrl/n124 ), .D0(\ypix[3] ), 
    .C0(\ypix[1] ), .B0(\ypix[4] ), .A0(\ypix[2] ), .CE(n33677), 
    .LSR(\vga_ctrl/n97 ), .CLK(clk), .Q1(j05_c), .F0(n11587), 
    .F1(\vga_ctrl/vsync_N_123 ));
  SLICE_925 SLICE_925( .D1(\scrB[0] ), .C1(\xpix[8] ), .B1(\xpix[5] ), 
    .A1(n63_adj_2493), .D0(n63_adj_2493), .C0(\xpix[9] ), .B0(\xpix[8] ), 
    .A0(\xpix[5] ), .F0(\vga_ctrl/n34433 ), .F1(\disp_ctrl/scrB_mod/n5_c ));
  SLICE_927 SLICE_927( .D1(game_en), .C1(\Astatus[2] ), .B1(\Astatus[0] ), 
    .A1(\Astatus[1] ), .D0(\Astatus[1] ), .C0(\padA_h[3] ), .B0(\Astatus[2] ), 
    .A0(\Astatus[0] ), .F0(n1010), .F1(n5472));
  SLICE_930 SLICE_930( .D1(\col_ctrl/Bstatus[2]_2 ), 
    .C1(\col_ctrl/Bstatus[1]_2 ), .B1(\Bstatus[0] ), .A1(\padB_h[1] ), 
    .D0(\col_ctrl/Bstatus[1]_2 ), .C0(p_padB), .B0(\Bstatus[0] ), 
    .A0(\col_ctrl/Bstatus[2]_2 ), .F0(n32), .F1(\col_ctrl/n1353[1] ));
  SLICE_932 SLICE_932( .DI1(n4896), .D1(n2009), .C1(n5_adj_2480), .B1(n11430), 
    .A1(\y_padB_vel[2] ), .D0(\col_ctrl/Bstatus[1]_2 ), .B0(\Bstatus[0] ), 
    .A0(\col_ctrl/Bstatus[2]_2 ), .CLK(clk), .Q1(\y_padB_vel[2] ), 
    .F0(n5_adj_2480), .F1(n4896));
  SLICE_933 SLICE_933( .DI1(\col_ctrl/n12930$n2 ), .D1(\Bstatus[0] ), 
    .C1(\col_ctrl/Bstatus[1]_2 ), .A1(\col_ctrl/Bstatus[2]_2 ), 
    .D0(\col_ctrl/Bstatus[1]_2 ), .C0(\Bstatus[0] ), 
    .B0(\col_ctrl/Bstatus[2]_2 ), .A0(\padB_h[3] ), .CE(n4635), 
    .LSR(\col_ctrl/n4692 ), .CLK(clk), .Q1(\col_ctrl/x_l_ball_vel[0] ), 
    .F0(\col_ctrl/n1353[3] ), .F1(\col_ctrl/n12930$n2 ));
  SLICE_936 SLICE_936( .D0(\padA_h[5] ), .C0(\Astatus[1] ), .A0(\Astatus[2] ), 
    .F0(n5474));
  SLICE_937 SLICE_937( .DI1(\col_ctrl/n5517 ), .D1(\Astatus[1] ), 
    .C1(\Astatus[0] ), .B1(\Astatus[2] ), .D0(\Astatus[0] ), .C0(\Astatus[1] ), 
    .B0(\padA_h[5] ), .A0(\Astatus[2] ), .CE(\col_ctrl/n2013 ), 
    .LSR(\col_ctrl/n11099 ), .CLK(clk), .Q1(\col_ctrl/x_r_ball_vel[0] ), 
    .F0(\col_ctrl/n31441 ), .F1(\col_ctrl/n5517 ));
  SLICE_940 SLICE_940( .DI1(\col_ctrl/n1944 ), .D1(\col_ctrl/power_type[2] ), 
    .C1(\col_ctrl/n1941 ), .C0(\col_ctrl/Bstatus[2]_2 ), .B0(\Bstatus[0] ), 
    .A0(\col_ctrl/Bstatus[1]_2 ), .CE(\col_ctrl/n1981 ), 
    .LSR(\col_ctrl/n2060 ), .CLK(clk), .Q1(\col_ctrl/Bstatus[2]_2 ), 
    .F0(n31356), .F1(\col_ctrl/n1944 ));
  SLICE_942 SLICE_942( .DI1(n4885), .D1(n2007), .C1(n76), .B1(\y_padA_vel[2] ), 
    .A1(n11434), .D0(\Astatus[2] ), .B0(\Astatus[1] ), .A0(\Astatus[0] ), 
    .CLK(clk), .Q1(\y_padA_vel[2] ), .F0(n76), .F1(n4885));
  SLICE_944 SLICE_944( .DI1(n4927), .D1(game_en), .C1(n4863), .B1(y_ball_dir), 
    .A1(n33502), .D0(reset_n_c), .C0(game_en), .A0(rst_n), .CLK(clk), 
    .Q1(y_ball_dir), .F0(n4863), .F1(n4927));
  SLICE_947 SLICE_947( .D1(\padB_h[5] ), .C1(\Bstatus[0] ), .B1(n5_adj_2481), 
    .A1(n4_adj_2463), .D0(n4_adj_2463), .C0(n5_adj_2481), .B0(\Bstatus[0] ), 
    .A0(\padB_h[4] ), .F0(\col_ctrl/n1353[4] ), .F1(\col_ctrl/n1353[5] ));
  SLICE_948 SLICE_948( .D1(n5_adj_2481), .C1(total_reset), .B1(\padB_h[7] ), 
    .A1(n4_adj_2463), .D0(n4_adj_2463), .C0(total_reset), .B0(\padB_h[1] ), 
    .A0(n5_adj_2481), .F0(\col_ctrl/n37636 ), .F1(\col_ctrl/n37635 ));
  SLICE_950 SLICE_950( .D0(\disp_ctrl/p_ball_s2_N_748[11] ), 
    .B0(\disp_ctrl/p_ball_s2_N_748[10] ), .F0(\disp_ctrl/n6_adj_2245 ));
  SLICE_951 SLICE_951( .D1(\p_padB_N_505[7] ), .B1(\ypix[7] ), 
    .C0(\p_ball_N_245[7] ), .A0(\ypix[7] ), .F0(n40032), .F1(n15));
  SLICE_952 SLICE_952( .D0(\rst_gen_inst/rst_cnt[1] ), 
    .B0(\rst_gen_inst/rst_cnt[2] ), .A0(\rst_gen_inst/rst_cnt[0] ), 
    .F0(\rst_gen_inst/n4428 ));
  SLICE_955 SLICE_955( .D1(n4635), .C1(rst_n), .A1(reset_n_c), 
    .D0(\rst_cnt[25] ), .B0(reset_n_c), .F0(n60), .F1(\col_ctrl/n4692 ));
  SLICE_956 SLICE_956( .DI1(\col_ctrl/n30643 ), .D1(\col_ctrl/Bstatus[2]_2 ), 
    .C1(\col_ctrl/Bstatus[1]_2 ), .A1(\Bstatus[0] ), 
    .C0(\col_ctrl/y_padB_vel[1] ), .A0(\col_ctrl/n1188 ), .CE(n2009), 
    .LSR(n11430), .CLK(clk), .Q1(\col_ctrl/y_padB_vel[1] ), 
    .F0(\col_ctrl/n1261 ), .F1(\col_ctrl/n30643 ));
  SLICE_958 SLICE_958( .DI1(\col_ctrl/n3129[0] ), .D1(\Astatus[1] ), 
    .C1(\Astatus[2] ), .B1(\Astatus[0] ), .D0(\col_ctrl/n1202 ), 
    .B0(\col_ctrl/y_padA_vel[1] ), .CE(n2007), .LSR(n11434), .CLK(clk), 
    .Q1(\col_ctrl/y_padA_vel[1] ), .F0(\col_ctrl/n1282 ), 
    .F1(\col_ctrl/n3129[0] ));
  SLICE_960 SLICE_960( .D0(\col_ctrl/n4634 ), .C0(\col_ctrl/n1096 ), 
    .F0(\col_ctrl/n4841 ));
  SLICE_961 SLICE_961( .DI1(n7_adj_2486), .D1(total_reset), .C1(n4867), 
    .B1(\y_ball[0] ), .A1(n615), .D0(n615), .C0(game_en), .B0(total_reset), 
    .A0(\col_ctrl/n643 ), .CLK(clk), .Q1(\y_ball[0] ), .F0(n4867), 
    .F1(n7_adj_2486));
  SLICE_966 SLICE_966( .DI1(\col_ctrl/wall_col_N_1619 ), .D1(n615), 
    .B1(\col_ctrl/wall_col_N_1623 ), .A1(\col_ctrl/wall_col ), 
    .D0(\col_ctrl/pad_col ), .C0(\col_ctrl/buzzcount[0] ), 
    .B0(\col_ctrl/wall_col ), .A0(\col_ctrl/buzzcount[1] ), 
    .CE(\col_ctrl/n4651 ), .LSR(\col_ctrl/n4738 ), .CLK(clk), 
    .Q1(\col_ctrl/wall_col ), .F0(\col_ctrl/n29452 ), 
    .F1(\col_ctrl/wall_col_N_1619 ));
  SLICE_971 SLICE_971( .D0(\power_pos_x[2] ), .C0(\power_pos_x[4] ), 
    .B0(\power_pos_x[3] ), .A0(\power_pos_x[1] ), .F0(n11601));
  SLICE_975 SLICE_975( .D1(\y_ball[5] ), .B1(\y_padB[5] ), .B0(\y_padA[5] ), 
    .A0(\y_ball[5] ), .F0(\col_ctrl/n11_adj_2195 ), 
    .F1(\col_ctrl/n11_adj_2208 ));
  SLICE_978 SLICE_978( .D0(\x_ball[8] ), .B0(\x_ball[7] ), .F0(n4518));
  SLICE_980 SLICE_980( .D0(\p_padB_N_645[9] ), .C0(\p_ball_N_245[9] ), 
    .F0(n19));
  SLICE_983 SLICE_983( .DI1(\n4783$n0 ), .D1(\counter[18] ), .C1(n34444), 
    .B1(\counter[17] ), .A1(pause), .D0(\col_ctrl/n1_adj_2168 ), .C0(game_en), 
    .B0(\padA_h[5] ), .A0(\Astatus[0] ), .CLK(clk), .Q1(game_en), .F0(n5484), 
    .F1(\n4783$n0 ));
  SLICE_985 SLICE_985( .F0(\j06_pad.vcc ));
  SLICE_986 SLICE_986( .D0(\enable_gen/countergmv[15] ), 
    .B0(\enable_gen/countergmv[16] ), .F0(\enable_gen/n9 ));
  SLICE_987 SLICE_987( .B0(\enable_gen/counter[16] ), .A0(pad_buzz_en), 
    .F0(\enable_gen/n6 ));
  SLICE_988 SLICE_988( .DI1(\enable_gen/pause_N_1248 ), 
    .D1(pause_pulse_N_1250_c), .A1(pause), .B0(pause), 
    .CE(\enable_gen/pause_en ), .CLK(clk), .Q1(pause), 
    .F0(\enable_gen/pause_N_1246 ), .F1(\enable_gen/pause_N_1248 ));
  SLICE_993 SLICE_993( .D0(\p_padB_N_538[4] ), .A0(\ypix[4] ), 
    .F0(n9_adj_2443));
  SLICE_997 SLICE_997( .D1(\p_padA_N_316[4] ), .B1(\ypix[4] ), 
    .D0(\p_padB_N_505[4] ), .A0(\ypix[4] ), .F0(n9), .F1(n9_adj_2450));
  SLICE_999 SLICE_999( .D1(\disp_ctrl/p_ball_s1_N_691[5] ), .A1(\xpix[5] ), 
    .D0(\xpix[5] ), .C0(\p_ball_N_211[5] ), .F0(n40026), 
    .F1(\disp_ctrl/n11_adj_2252 ));
  SLICE_1002 SLICE_1002( .D1(\ypix[6] ), .C1(\p_padB_N_645[6] ), 
    .B1(\ypix[3] ), .A1(\p_padB_N_645[3] ), .D0(\p_padB_N_645[6] ), 
    .C0(\p_ball_N_245[6] ), .F0(n13_adj_2473), .F1(\disp_ctrl/n35499 ));
  SLICE_1003 SLICE_1003( .C1(\x_ball[7] ), .A1(\xpix[7] ), .D0(\xpix[7] ), 
    .A0(\p_powerup_N_942[7] ), .F0(n39912), .F1(\disp_ctrl/n15_adj_2255 ));
  SLICE_1005 SLICE_1005( .D1(\p_padA_N_456[4] ), .B1(\p_ball_N_245[4] ), 
    .D0(\p_padB_N_645[4] ), .C0(\p_ball_N_245[4] ), .F0(n9_adj_2475), 
    .F1(n9_adj_2469));
  SLICE_1013 SLICE_1013( .D1(\x_ball[5] ), .B1(\xpix[5] ), 
    .C0(\p_powerup_N_942[5] ), .A0(\xpix[5] ), .F0(n39916), 
    .F1(\disp_ctrl/n11_adj_2259 ));
  SLICE_1014 SLICE_1014( .D1(\y_padB[5] ), .C1(\ypix[5] ), 
    .D0(\p_padA_N_349[5] ), .B0(\ypix[5] ), .F0(n11_adj_2456), 
    .F1(\disp_ctrl/n11_adj_2270 ));
  SLICE_1016 SLICE_1016( .B1(\y_ball[4] ), .A1(\ypix[4] ), 
    .D0(\p_padA_N_349[4] ), .B0(\ypix[4] ), .F0(n9_adj_2457), 
    .F1(\disp_ctrl/n9_adj_2263 ));
  SLICE_1017 SLICE_1017( .D1(\disp_ctrl/p_padB_s_N_875[7] ), .C1(\ypix[7] ), 
    .D0(\p_padA_N_349[7] ), .B0(\ypix[7] ), .F0(n15_adj_2453), 
    .F1(\disp_ctrl/n40123 ));
  SLICE_1020 SLICE_1020( .D1(\y_padA[5] ), .B1(\ypix[5] ), 
    .D0(\p_padA_N_316[5] ), .A0(\ypix[5] ), .F0(n11_adj_2449), 
    .F1(\disp_ctrl/n11_adj_2349 ));
  SLICE_1022 SLICE_1022( .D0(\p_padA_N_456[5] ), .B0(\p_ball_N_245[5] ), 
    .F0(n11_adj_2468));
  SLICE_1024 SLICE_1024( .D1(\ypix[7] ), .B1(\p_padA_N_456[7] ), 
    .D0(\p_ball_N_245[7] ), .C0(\p_padA_N_456[7] ), .F0(n15_adj_2466), 
    .F1(\disp_ctrl/n39959 ));
  SLICE_1025 SLICE_1025( .C1(\p_padA_N_456[6] ), .A1(\ypix[6] ), 
    .D0(\p_padA_N_456[6] ), .B0(\p_padA_N_456[7] ), 
    .F0(\disp_ctrl/n5_adj_2244 ), .F1(\disp_ctrl/n13_adj_2288 ));
  SLICE_1026 SLICE_1026( .D1(\xpix[7] ), .B1(\power_pos_x[7] ), 
    .D0(\disp_ctrl/p_ball_s2_N_748[7] ), .A0(\xpix[7] ), 
    .F0(\disp_ctrl/n40071 ), .F1(\disp_ctrl/n15_adj_2286 ));
  SLICE_1027 SLICE_1027( .C1(\power_pos_x[5] ), .A1(\xpix[5] ), .D0(\xpix[5] ), 
    .A0(\disp_ctrl/p_ball_s2_N_748[5] ), .F0(\disp_ctrl/n40074 ), 
    .F1(\disp_ctrl/n11_adj_2294 ));
  SLICE_1030 SLICE_1030( .D1(\y_padB[4] ), .B1(\ypix[4] ), 
    .C0(\disp_ctrl/p_ball_s1_N_702[4] ), .A0(\ypix[4] ), .F0(\disp_ctrl/n9 ), 
    .F1(\disp_ctrl/n9_adj_2268 ));
  SLICE_1036 SLICE_1036( .D1(\p_padB_N_645[8] ), .C1(\ypix[5] ), 
    .B1(\p_padB_N_645[5] ), .A1(\ypix[8] ), .D0(\p_padB_N_645[5] ), 
    .B0(\ypix[5] ), .F0(\disp_ctrl/n40091 ), .F1(\disp_ctrl/n35501 ));
  SLICE_1054 SLICE_1054( .D1(\ypix[1] ), .C1(\disp_ctrl/p_padB_s_N_875[1] ), 
    .B1(\disp_ctrl/p_padB_s_N_875[3] ), .A1(\ypix[3] ), .D0(\ypix[3] ), 
    .C0(\disp_ctrl/p_padA_s_N_797[3] ), .B0(\disp_ctrl/p_padA_s_N_797[1] ), 
    .A0(\ypix[1] ), .F0(\disp_ctrl/n13_adj_2301 ), 
    .F1(\disp_ctrl/n13_adj_2316 ));
  SLICE_1057 SLICE_1057( .D1(\disp_ctrl/p_padB_s_N_875[5] ), .C1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_797[5] ), .B0(\ypix[5] ), 
    .F0(\disp_ctrl/n39943 ), .F1(\disp_ctrl/n40129 ));
  SLICE_1061 SLICE_1061( .D1(\disp_ctrl/p_padB_s_N_924[5] ), .C1(\ypix[0] ), 
    .B1(\disp_ctrl/p_padB_s_N_924[0] ), .A1(\ypix[5] ), .D0(\ypix[0] ), 
    .C0(\disp_ctrl/p_padB_s_N_875[0] ), .B0(\ypix[5] ), 
    .A0(\disp_ctrl/p_padB_s_N_875[5] ), .F0(\disp_ctrl/n11_adj_2324 ), 
    .F1(\disp_ctrl/n11_adj_2331 ));
  SLICE_1063 SLICE_1063( .D1(\p_padA_N_456[1] ), .B1(\ypix[1] ), 
    .D0(\ypix[9] ), .C0(\ypix[1] ), .B0(\p_padB_N_645[1] ), 
    .A0(\p_padB_N_645[9] ), .F0(\disp_ctrl/n35551 ), 
    .F1(\disp_ctrl/n3_adj_2290 ));
  SLICE_1067 SLICE_1067( .D1(\disp_ctrl/p_padA_s_N_797[5] ), 
    .C1(\disp_ctrl/p_padA_s_N_797[0] ), .B1(\ypix[0] ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_846[0] ), .C0(\ypix[0] ), .B0(\ypix[5] ), 
    .A0(\disp_ctrl/p_padA_s_N_846[5] ), .F0(\disp_ctrl/n11_adj_2338 ), 
    .F1(\disp_ctrl/n11_adj_2310 ));
  SLICE_1068 SLICE_1068( .D1(\disp_ctrl/p_padB_s_N_913[9] ), 
    .C1(\disp_ctrl/p_padB_s_N_913[1] ), .B1(\ypix[9] ), .A1(\ypix[1] ), 
    .D0(\ypix[1] ), .C0(\disp_ctrl/p_padA_s_N_835[9] ), 
    .B0(\disp_ctrl/p_padA_s_N_835[1] ), .A0(\ypix[9] ), 
    .F0(\disp_ctrl/n13_adj_2333 ), .F1(\disp_ctrl/n13_adj_2326 ));
  SLICE_1097 SLICE_1097( .D0(\disp_ctrl/p_ball_s1_N_691[0] ), .A0(\xpix[0] ), 
    .F0(\disp_ctrl/n1_adj_2350 ));
  SLICE_1106 SLICE_1106( .D1(\y_padB[6] ), .C1(\y_padB[9] ), .B1(\y_padB[5] ), 
    .A1(\y_padB[3] ), .D0(\y_padB[7] ), .C0(\y_padB[5] ), .B0(\y_padB[6] ), 
    .A0(\y_padB[4] ), .F0(\col_ctrl/n34515 ), .F1(\col_ctrl/n14_adj_2223 ));
  SLICE_1107 SLICE_1107( .DI1(flick_N_1304), .D1(n34582), .C1(flick), 
    .D0(flick), .B0(\col_ctrl/Bstatus[1]_2 ), .A0(\Bstatus[0] ), 
    .CE(\enable_gen/pause_N_1246 ), .CLK(clk), .Q1(flick), 
    .F0(\col_ctrl/n4_adj_2153 ), .F1(flick_N_1304));
  SLICE_1109 SLICE_1109( .D1(\y_padA[5] ), .C1(\y_padA[6] ), .B1(\y_padA[3] ), 
    .A1(\y_padA[9] ), .D0(\y_padA[4] ), .C0(\y_padA[7] ), .B0(\y_padA[6] ), 
    .A0(\y_padA[5] ), .F0(\col_ctrl/n34694 ), .F1(\col_ctrl/n14_adj_2164 ));
  SLICE_1112 SLICE_1112( .DI1(\col_ctrl/n3711 ), .D1(\Astatus[1] ), 
    .C1(\Astatus[2] ), .B1(total_reset), .A1(\Astatus[0] ), 
    .D0(\col_ctrl/n31470 ), .C0(x_ball_dir), .B0(\col_ctrl/x_r_ball_vel[1] ), 
    .A0(\col_ctrl/x_l_ball_vel[1] ), .CE(\col_ctrl/n2013 ), 
    .LSR(\col_ctrl/n11019 ), .CLK(clk), .Q1(\col_ctrl/x_r_ball_vel[1] ), 
    .F0(\col_ctrl/n1420[1] ), .F1(\col_ctrl/n3711 ));
  SLICE_1114 SLICE_1114( .DI1(\col_ctrl/pad_col_N_1665 ), 
    .C1(\col_ctrl/n7314 ), .B1(\col_ctrl/pad_col_N_1669 ), 
    .A1(\col_ctrl/pad_col ), .D0(pad_buzz_en), .C0(\col_ctrl/pad_col ), 
    .B0(wall_buzz_en), .A0(\col_ctrl/wall_col ), .CE(\col_ctrl/n4651 ), 
    .LSR(\col_ctrl/n4738 ), .CLK(clk), .Q1(\col_ctrl/pad_col ), .F0(j06_c), 
    .F1(\col_ctrl/pad_col_N_1665 ));
  SLICE_1119 SLICE_1119( .DI1(\col_ctrl/power_dir_N_2043 ), .D1(power_spawn), 
    .C1(\col_ctrl/power_dir ), .B0(\col_ctrl/power_dir ), .CE(n4646), 
    .CLK(clk), .Q1(\col_ctrl/power_dir ), .F0(\col_ctrl/n1239 ), 
    .F1(\col_ctrl/power_dir_N_2043 ));
  SLICE_1121 SLICE_1121( .DI1(\col_ctrl/n4929 ), .D1(\col_ctrl/n783 ), 
    .C1(\Astatus[2] ), .B1(\col_ctrl/power_type[2] ), .A1(n1950), .D0(game_en), 
    .C0(\Astatus[1] ), .B0(\Astatus[2] ), .CLK(clk), .Q1(\Astatus[2] ), 
    .F0(n58), .F1(\col_ctrl/n4929 ));
  SLICE_1123 SLICE_1123( .DI1(\col_ctrl/n43_adj_2141 ), .D1(rst_n), 
    .C1(\col_ctrl/n12930 ), .A1(reset_n_c), .C0(\Bstatus[0] ), 
    .B0(\col_ctrl/Bstatus[2]_2 ), .A0(\col_ctrl/Bstatus[1]_2 ), .CE(n4635), 
    .LSR(n34499), .CLK(clk), .Q1(\col_ctrl/x_l_ball_vel[1] ), 
    .F0(\col_ctrl/n12930 ), .F1(\col_ctrl/n43_adj_2141 ));
  SLICE_1126 SLICE_1126( .DI1(\col_ctrl/n1097[7] ), .D1(\col_ctrl/n1096 ), 
    .C1(rst_n), .B1(reset_n_c), .A1(\col_ctrl/n62_adj_2234[8] ), 
    .D0(\y_ball[7] ), .B0(\y_padB[7] ), .CE(\col_ctrl/n4634 ), .CLK(clk), 
    .Q1(\y_padB[7] ), .F0(\col_ctrl/n15_adj_2205 ), .F1(\col_ctrl/n1097[7] ));
  SLICE_1130 SLICE_1130( .DI1(\col_ctrl/n1131[7] ), .D1(rst_n), .C1(reset_n_c), 
    .B1(\col_ctrl/n1130 ), .A1(\col_ctrl/n62_adj_2232[8] ), .C0(\y_ball[7] ), 
    .A0(\y_padA[7] ), .CE(\col_ctrl/n4633 ), .CLK(clk), .Q1(\y_padA[7] ), 
    .F0(\col_ctrl/n15_adj_2191 ), .F1(\col_ctrl/n1131[7] ));
  SLICE_1131 SLICE_1131( .DI1(\col_ctrl/n1943 ), .D1(\col_ctrl/power_type[1] ), 
    .A1(\col_ctrl/n1941 ), .D0(\padB_h[3] ), .C0(\col_ctrl/Bstatus[1]_2 ), 
    .B0(total_reset), .A0(\col_ctrl/Bstatus[2]_2 ), .CE(\col_ctrl/n1981 ), 
    .LSR(\col_ctrl/n2060 ), .CLK(clk), .Q1(\col_ctrl/Bstatus[1]_2 ), 
    .F0(\col_ctrl/n37634 ), .F1(\col_ctrl/n1943 ));
  SLICE_1132 SLICE_1132( .DI1(\col_ctrl/n1942 ), .C1(\col_ctrl/power_type[0] ), 
    .A1(\col_ctrl/n1941 ), .D0(\Bstatus[0] ), .C0(total_reset), 
    .B0(n4_adj_2463), .A0(\padB_h[4] ), .CE(\col_ctrl/n1981 ), 
    .LSR(\col_ctrl/n2060 ), .CLK(clk), .Q1(\Bstatus[0] ), 
    .F0(\col_ctrl/n37627 ), .F1(\col_ctrl/n1942 ));
  SLICE_1134 SLICE_1134( .DI1(\col_ctrl/n663[7] ), .C1(n615), 
    .B1(\col_ctrl/n643 ), .A1(\col_ctrl/n52[6] ), .D0(\y_ball[7] ), 
    .C0(\y_ball[4] ), .B0(\y_ball[3] ), .A0(\y_ball[5] ), 
    .CE(\col_ctrl/n4628 ), .LSR(n4863), .CLK(clk), .Q1(\y_ball[7] ), 
    .F0(\col_ctrl/n14_adj_2230 ), .F1(\col_ctrl/n663[7] ));
  SLICE_1138 SLICE_1138( .B0(\NULL/sig_000/FeedThruLUT ), .F0(lock));
  SLICE_1145 SLICE_1145( .DI1(\col_ctrl/power_spawn_N_2036 ), 
    .C1(\col_ctrl/power_spawn_N_2039 ), .A1(power_spawn), .D0(power_spawn), 
    .B0(\col_ctrl/power_type[0] ), .CE(game_en), .LSR(n4863), .CLK(clk), 
    .Q1(power_spawn), .F0(\col_ctrl/n29478 ), 
    .F1(\col_ctrl/power_spawn_N_2036 ));
  SLICE_1146 SLICE_1146( .DI1(\col_ctrl/n17_adj_2235[2] ), 
    .D1(\col_ctrl/power_type[2] ), .C1(\col_ctrl/n11081 ), 
    .B1(\col_ctrl/power_type[1] ), .A1(\col_ctrl/n29478 ), .D0(power_spawn), 
    .C0(\col_ctrl/power_type[0] ), .B0(\col_ctrl/power_type[1] ), 
    .A0(\col_ctrl/power_type[2] ), .CE(\col_ctrl/n4645 ), .LSR(n4863), 
    .CLK(clk), .Q1(\col_ctrl/power_type[2] ), .F0(\col_ctrl/n11081 ), 
    .F1(\col_ctrl/n17_adj_2235[2] ));
  mypll_lscc_pll_inst_u_PLL_B \mypll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), .FEEDBACK(\mypll/lscc_pll_inst/feedback_w ), 
    .RESET_N(\j06_pad.vcc ), .INTFBOUT(\mypll/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(clk), .LOCK(\NULL/sig_000/FeedThruLUT ));
  j01 j01_I( .PADDO(j01_c), .j01(j01));
  j02 j02_I( .PADDO(j02_c), .j02(j02));
  j03 j03_I( .PADDO(j03_c), .j03(j03));
  j04 j04_I( .PADDO(j04_c), .j04(j04));
  j05 j05_I( .PADDO(j05_c), .j05(j05));
  j06 j06_I( .PADDO(j06_c), .j06(j06));
  j13 j13_I( .PADDI(pause_pulse_N_1250_c), .j13(j13));
  j14 j14_I( .PADDI(j14_c), .j14(j14));
  j15 j15_I( .PADDI(j15_c), .j15(j15));
  j16 j16_I( .PADDI(j16_c), .j16(j16));
  j17 j17_I( .PADDI(j17_c), .j17(j17));
  j18 j18_I( .PADDI(reset_n_c), .j18(j18));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
endmodule

module SLICE_0 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/counter_1077__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counterflick_1081__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counterflick_1081__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counterflick_1081_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/counterflick_1081__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_1079__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_1079__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_1079_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/countergmv_1079__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_1077_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_1077__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_1077__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_34 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_1076__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_1076__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_1076__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_1076__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_1076__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_37 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_1076__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_1076__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_1076__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_1076__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_1076_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/ypix_1076__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_1074__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_1074__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_1074__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_1074__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_1074__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_1074__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_1074__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_1074__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_1074__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_1074_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_1074__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_46 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_259_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1069_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_259_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1071_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1071_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_259_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_259_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_259_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1071_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1071_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1071_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_106_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_258_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_258_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_258_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_258_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_258_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_258_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2490_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_91 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2489_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2489_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2489_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2490_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2490_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2489_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2490_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2490_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2489_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1068_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1068_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1068_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1068_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_108 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1068_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_255_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_255_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_255_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_255_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_255_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_255_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_251_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_251_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_251_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_251_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_141 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_142 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_251_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_144 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_251_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_145 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_146 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1070_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_148 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1070_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_149 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1069_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_150 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1070_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_151 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1069_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1069_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_153 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1070_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_154 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_1069_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_155 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_1070_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_156 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_259_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_157 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28003_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_158 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28003_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_159 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28003_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_160 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28003_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28003_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padA_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_162 ( input D1, C1, B1, B0, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_28003_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_163 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_165 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_166 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28004_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \col_ctrl/x_ball_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_169 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_170 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_171 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_172 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/power_pos_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_pos_x_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/power_pos_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_174 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28005_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/power_pos_x_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_175 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28006_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_176 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28006_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_177 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28006_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_178 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28006_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_179 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_28006_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padB_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_180 ( input D1, C1, B1, B0, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_28006_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2488_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_182 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2488_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_183 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2488_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_184 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2488_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_185 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2488_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_186 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_187 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_1072_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_ball_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_188 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_1072_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_189 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_1072_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_190 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_1072_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_191 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_1072_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_193 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_194 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_196 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2491_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_197 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2491_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_199 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1089__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1089__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_200 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1089_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/powercount_1089__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2491_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_202 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1087__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_204 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1087__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2491_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1087__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_207 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1087__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_208 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1087__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1087__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_209 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2491_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1087_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/poweroffcount_1087__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_211 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_212 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_213 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_214 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_215 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_216 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_217 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_218 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_219 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_220 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_221 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_222 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \rst_gen_inst/rst_cnt__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_223 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_224 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_225 ( input DI0, D0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut4 \enable_gen/i35216_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/gmv_flash_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 \enable_gen/i2420_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/pause_en_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \vga_ctrl/i3_4_lut_adj_397 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_ctrl/rgb__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \vga_ctrl/i14_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_ctrl/rgb__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40005 \disp_ctrl/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_ctrl/rgb__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_241 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \col_ctrl/i28018_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \col_ctrl/i28010_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/buzzcount_1082__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1082__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x36CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_242 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \col_ctrl/mux_112_i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \col_ctrl/mux_112_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \col_ctrl/i28039_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/buzzcount_1082__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \col_ctrl/mux_112_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \col_ctrl/mux_112_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input DI1, DI0, D1, C1, A1, D0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40013 \col_ctrl/i28095_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \col_ctrl/i28087_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/scrB_1085__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrB_1085__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( input DI1, DI0, D1, B1, A1, D0, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \col_ctrl/i28074_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \col_ctrl/i1_2_lut_adj_308 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrA_1084__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrA_1084__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x99CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \col_ctrl.i28053_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40018 \col_ctrl.i28045_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/power_type_1083__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/power_type_1083__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0A20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \col_ctrl/i1_4_lut_adj_245 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \col_ctrl/i1_4_lut_adj_238 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \enable_gen/i1_4_lut_adj_441 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 i3425_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 i3438_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \col_ctrl/i1_4_lut_adj_246 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 \col_ctrl/i108_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \col_ctrl/i1_4_lut_adj_247 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_263 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 \col_ctrl/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \col_ctrl/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/Astatus__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Astatus__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 i3443_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \enable_gen/i1_4_lut_adj_442 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 \enable_gen/i2_4_lut_adj_446 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 i3458_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \col_ctrl/mux_593_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \col_ctrl/mux_593_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padB_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40035 \col_ctrl/mux_597_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \col_ctrl/mux_597_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padA_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input DI1, DI0, D1, B1, C0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40037 \enable_gen/i1_2_lut_adj_445 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \col_ctrl/i35716_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \col_ctrl/power_pos_x_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input DI1, DI0, D1, C1, A1, D0, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \col_ctrl/i28032_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \col_ctrl/i28025_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/buzzcount_1082__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1082__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \col_ctrl/i28081_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrA_1084__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40042 SLICE_294_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input DI0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40043 SLICE_295_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \vga_ctrl/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \disp_ctrl/i1_2_lut_adj_382 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \vga_ctrl.i1_2_lut_adj_386 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \vga_ctrl.i1_3_lut_adj_435 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \disp_ctrl/i1_2_lut_3_lut_adj_381 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \vga_ctrl/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D0, C0, B0, A0, output F0 );

  lut40050 \disp_ctrl/scrA_mod/i2_4_lut_adj_311 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \disp_ctrl/scrB_mod/i34754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \disp_ctrl/scrB_mod/i1_4_lut_adj_312 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x3230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \vga_ctrl/i1_2_lut_3_lut_adj_411 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \disp_ctrl/scrB_mod/i10514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_240 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40056 \rst_gen_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \enable_gen/i1_4_lut_adj_452 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \enable_gen.i35744_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \disp_ctrl/ypix_9__I_0_91_i10_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i6_4_lut_adj_458( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \vga_ctrl/i1_4_lut_adj_412 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \vga_ctrl/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 i35209_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 i34464_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 i35205_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 i34461_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \vga_ctrl/i1_4_lut_adj_428 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \vga_ctrl/i1_2_lut_3_lut_adj_385 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \vga_ctrl/i2_4_lut_adj_395 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \disp_ctrl/i2_4_lut_adj_321 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \vga_ctrl/i3_4_lut_adj_408 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \col_ctrl/i2_2_lut_3_lut_3_lut_adj_293 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \disp_ctrl/i2_4_lut_adj_374 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 i9659_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \disp_ctrl/i1_4_lut_adj_327 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \vga_ctrl/i4_4_lut_adj_424 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \disp_ctrl/scrA_mod/i34575_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \disp_ctrl/scrA_mod/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40079 \disp_ctrl/scrB_mod/i1_4_lut_adj_314 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x5744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \disp_ctrl/scrB_mod/i9756_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \disp_ctrl/scrB_mod/i34700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40082 \col_ctrl/i28102_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \col_ctrl/i2_3_lut_adj_237 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/scrB_1085__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \disp_ctrl/scrA_mod/n39208_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40085 \disp_ctrl/scrA_mod/i34476_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \disp_ctrl/scrA_mod/scrA[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \disp_ctrl/scrA_mod/i34460_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D0, C0, B0, A0, output F0 );

  lut40088 \col_ctrl/i35693_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0057") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \col_ctrl/i452_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \enable_gen/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xB333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \col_ctrl/i1_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \col_ctrl/i1_2_lut_adj_228 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \col_ctrl/i9686_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \col_ctrl/equal_42_i5_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x80C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \col_ctrl/i9563_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \col_ctrl/equal_36_i5_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40097 \col_ctrl/i9924_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \col_ctrl/i1_2_lut_adj_241 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xA022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \col_ctrl/i35690_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \col_ctrl/i456_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0507") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xB333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40101 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \col_ctrl/i953_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \col_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x9D9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 \col_ctrl/i4_4_lut_adj_221 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 i9578_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D0, C0, B0, A0, output F0 );

  lut40107 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i1_4_lut_adj_453( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40112 \col_ctrl/i3_4_lut_adj_223 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 i1_2_lut_adj_463( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D0, C0, B0, A0, output F0 );

  lut40107 i2_4_lut_adj_454( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \col_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \col_ctrl/i5_4_lut_adj_225 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 i6_4_lut_adj_455( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 i5_4_lut_adj_456( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 LessThan_686_i11_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 LessThan_695_i11_rep_161_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 i35131_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 i34854_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 i34852_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 i34600_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 i35678_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \enable_gen/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \rst_gen_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \rst_gen_inst/i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i1_2_lut_adj_457( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \rst_gen_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 i35094_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \disp_ctrl/i1_4_lut_adj_376 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \disp_ctrl/i3_4_lut_adj_379 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \col_ctrl/i35672_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \col_ctrl.i1_4_lut_adj_276 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xDF57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40136 \enable_gen/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \rst_gen_inst/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \rst_gen_inst/i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \rst_gen_inst/i1_2_lut_3_lut_4_lut_adj_219 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \enable_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \col_ctrl/i34728_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xC044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x55DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \enable_gen/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \col_ctrl/i1_2_lut_3_lut_adj_269 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \enable_gen/i35704_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \enable_gen/i10528_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \enable_gen/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \enable_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \enable_gen/i4_4_lut_adj_439 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \enable_gen/i2_4_lut_adj_440 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 i35680_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \enable_gen/i3_4_lut_adj_443 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \enable_gen/i10102_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \enable_gen/i2_4_lut_adj_444 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \enable_gen/i35718_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \enable_gen/i2_4_lut_adj_447 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \enable_gen/i1_4_lut_adj_448 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \enable_gen/i4_4_lut_adj_449 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \enable_gen/i4_4_lut_adj_450 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \enable_gen/i2_4_lut_adj_451 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 i9581_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 i35196_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( input D0, output F0 );
  wire   GNDI;

  lut40042 SLICE_383_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_384 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 i9573_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 i35146_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_385 ( input D0, output F0 );
  wire   GNDI;

  lut40042 SLICE_385_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 i35195_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i34914_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 i35002_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 i35186_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 i35021_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 LessThan_659_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 i34912_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 i34528_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 i35107_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 LessThan_668_i6_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 i35185_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 LessThan_659_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40174 LessThan_711_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 LessThan_711_i8_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \disp_ctrl/i2_4_lut_adj_367 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 i34555_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 i34894_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 LessThan_668_i13_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 i35015_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 LessThan_706_i6_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 i35145_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 i34814_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xDFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 LessThan_711_i5_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 i34493_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40185 i34936_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 LessThan_706_i13_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 i35100_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \disp_ctrl/i1_4_lut_adj_383 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \disp_ctrl/i35194_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_411 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35122_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 i35121_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 i35078_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 i35138_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 i35104_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 i35120_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 i35007_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 LessThan_662_i6_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 i34884_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 LessThan_686_i13_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \disp_ctrl/scrB_mod/i1437_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 i34568_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_420 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 i35119_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 LessThan_686_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i35141_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 x_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 i10518_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_425 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40204 \col_ctrl/i1_2_lut_adj_289 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/i32773_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \disp_ctrl/equal_21_i6_rep_130_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 \disp_ctrl/i2_4_lut_adj_329 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \vga_ctrl/i4_4_lut_adj_431 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 \col_ctrl/i2_4_lut_adj_265 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 i35210_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_431 ( input D0, output F0 );
  wire   GNDI;

  lut40042 SLICE_431_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_432 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35126_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 i35125_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35137_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 LessThan_662_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x2B22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_436 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40210 i34874_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 LessThan_683_i13_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \disp_ctrl/i2_4_lut_adj_362 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 i34580_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_438 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 i35123_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 LessThan_683_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x08CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \disp_ctrl.i35147_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 y_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xDD4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 i5_4_lut_adj_459( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 i31310_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 \vga_ctrl/i2_4_lut_adj_409 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \col_ctrl.i1_2_lut_adj_271 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 i34812_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 i34642_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 i9630_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 i35128_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_449 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40119 LessThan_711_i15_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_450 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 i35019_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 LessThan_671_i6_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_452 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40224 i34473_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 LessThan_711_i11_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 LessThan_711_i6_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 LessThan_711_i7_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_454 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/ypix_9__I_0_74_i7_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 i34673_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_455 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40210 i34784_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 LessThan_671_i13_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_457 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40228 \vga_ctrl/i4_4_lut_adj_433 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \disp_ctrl/scrB_mod/i1434_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \col_ctrl/i3416_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40230 i9753_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_460 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 i35181_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 LessThan_711_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 i35127_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 i34864_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35082_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 i35134_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_466 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 i35011_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 LessThan_698_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_468 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \disp_ctrl/p_ball_s1_I_58_i11_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 i35753_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40237 i3_4_lut_adj_460( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 \vga_ctrl/i1_2_lut_adj_394 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 i35133_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 LessThan_698_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_472 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 i35095_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 LessThan_683_i6_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \vga_ctrl/i6_4_lut_adj_432 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \vga_ctrl/i31296_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \disp_ctrl/scrB_mod/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \disp_ctrl/scrB_mod/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \vga_ctrl/i1_3_lut_4_lut_adj_410 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \vga_ctrl/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_477 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \vga_ctrl/i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \vga_ctrl/i1_2_lut_3_lut_adj_430 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \disp_ctrl/scrB_mod/i1_4_lut_adj_315 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40251 \vga_ctrl/i1_3_lut_4_lut_adj_384 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_479 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \vga_ctrl/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \disp_ctrl/scrB_mod/i10112_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_480 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 \vga_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \vga_ctrl/i1_2_lut_adj_390 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \disp_ctrl/scrA_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \disp_ctrl/scrA_mod/i3_4_lut_adj_309 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40257 \vga_ctrl/i31284_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \vga_ctrl/i1_2_lut_adj_426 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \disp_ctrl/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \vga_ctrl/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40261 \disp_ctrl/i1_4_lut_adj_335 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \disp_ctrl/i2_4_lut_adj_337 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_488 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40263 \vga_ctrl/i1_3_lut_4_lut_adj_421 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \vga_ctrl/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_490 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40264 \vga_ctrl/i1_3_lut_4_lut_adj_413 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \vga_ctrl/i1_2_lut_adj_387 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_491 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40265 \vga_ctrl/i1_3_lut_4_lut_adj_419 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \vga_ctrl/i1_2_lut_adj_404 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_492 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \vga_ctrl/i10122_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \vga_ctrl/i1_2_lut_adj_388 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 \disp_ctrl/scrB_mod/i1_4_lut_adj_316 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40269 \vga_ctrl/i1_3_lut_4_lut_adj_423 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x3722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40270 \vga_ctrl/i1_3_lut_4_lut_adj_414 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \vga_ctrl/i1_2_lut_3_lut_4_lut_adj_389 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input D1, C1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \vga_ctrl/i1_2_lut_adj_434 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \vga_ctrl/i2_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x9F9F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 \vga_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \disp_ctrl/i2_4_lut_adj_332 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \disp_ctrl/scrA_mod/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \vga_ctrl/i1_3_lut_4_lut_adj_392 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40277 \vga_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \vga_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_503 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \disp_ctrl/xpix_9__I_0_80_i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \vga_ctrl/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_504 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40279 \disp_ctrl/ypix_9__I_0_74_i17_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \vga_ctrl/i2_4_lut_adj_393 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_505 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 \vga_ctrl/i1_2_lut_4_lut_adj_403 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40282 \vga_ctrl/i1_2_lut_3_lut_adj_401 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_507 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \vga_ctrl/i2_3_lut_adj_429 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \vga_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input D0, C0, B0, A0, output F0 );

  lut40285 \vga_ctrl/i3_4_lut_adj_398 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_509 ( input D0, C0, B0, A0, output F0 );

  lut40286 \col_ctrl/i1_4_lut_adj_259 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl/i1_rep_137_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \vga_ctrl/i1_4_lut_adj_399 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40288 \disp_ctrl.scrA_mod.i34456_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40289 \disp_ctrl/scrA_mod/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_512 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40290 \disp_ctrl/i32747_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 \vga_ctrl/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \vga_ctrl/i35747_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \vga_ctrl/i1_2_lut_4_lut_adj_400 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40294 \disp_ctrl/scrB_mod/i1468_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \vga_ctrl/i1_2_lut_3_lut_adj_405 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_520 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40296 \disp_ctrl.i10136_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 \vga_ctrl/i1_2_lut_adj_406 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_522 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \vga_ctrl/i10544_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40299 \disp_ctrl/i10118_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40300 \disp_ctrl/i1_4_lut_adj_325 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \vga_ctrl/i1_3_lut_4_lut_adj_407 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x0014") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_527 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40302 \col_ctrl/i952_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \col_ctrl.i10396_4_lut_4_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xF00A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \vga_ctrl/i240_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \vga_ctrl/i1_2_lut_3_lut_adj_422 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_534 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40306 \disp_ctrl/scrA_mod/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \vga_ctrl/i1_2_lut_3_lut_adj_415 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 \vga_ctrl/i1_4_lut_adj_437 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \vga_ctrl/i1_rep_147_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \vga_ctrl.i1_2_lut_adj_427 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \vga_ctrl/i1_3_lut_4_lut_adj_416 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_539 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 \vga_ctrl/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40313 \col_ctrl/i2_3_lut_adj_236 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x5250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40314 \disp_ctrl/i35756_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \vga_ctrl/i1_3_lut_4_lut_adj_417 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x333F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_542 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40316 \disp_ctrl/scrA_mod/i31300_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 \vga_ctrl/i249_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40318 \disp_ctrl/scrA_mod/i1_4_lut_adj_310 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40319 \vga_ctrl/i1_4_lut_adj_425 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_548 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 \vga_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 i35106_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_550 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 \vga_ctrl/i35112_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \vga_ctrl/i35114_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_552 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \vga_ctrl/i35113_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \disp_ctrl/i34904_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_554 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40321 \disp_ctrl/i3_4_lut_adj_373 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40322 \vga_ctrl/i1_2_lut_3_lut_adj_436 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_556 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 i35101_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 LessThan_686_i6_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_558 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 i34862_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 i34590_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_560 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \disp_ctrl/i2_4_lut_adj_371 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 i1515_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_562 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40325 i3_4_lut_adj_461( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 i35046_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_563 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \disp_ctrl/i1_4_lut_adj_375 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \disp_ctrl/i35168_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_565 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 i35162_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 i35161_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_566 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40326 \col_ctrl/i1_4_lut_adj_260 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 i35018_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_569 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40174 i35048_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 i35160_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_570 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 i35178_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 i35177_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_572 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 i35159_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 LessThan_671_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \disp_ctrl/y_padA_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_668_i15_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_575 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35118_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 i35117_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_576 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40038 i1_2_lut_adj_462( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \col_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 \col_ctrl/i1_4_lut_adj_224 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40331 i1_2_lut_adj_464( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_580 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 i35086_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 i35132_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_581 ( input D0, C0, B0, A0, output F0 );

  lut40333 \disp_ctrl/i2_4_lut_adj_380 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_584 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 i35179_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 LessThan_706_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35090_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 i35130_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_590 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 i35115_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 LessThan_668_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_594 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 i35087_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40337 LessThan_695_i6_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_596 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 \disp_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \disp_ctrl/i35204_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40339 \disp_ctrl/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \disp_ctrl/i3_4_lut_adj_340 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x9000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xC832") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 \col_ctrl/i1_4_lut_adj_220 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \disp_ctrl/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x1090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_599 ( input D0, output F0 );
  wire   GNDI;

  lut40042 SLICE_599_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \disp_ctrl/i35203_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \disp_ctrl/i34967_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 \disp_ctrl/i2_4_lut_adj_318 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40345 \disp_ctrl/i1_4_lut_adj_319 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_604 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i34964_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \disp_ctrl/i35208_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_606 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \disp_ctrl/i35199_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \disp_ctrl/xpix_9__I_0_82_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_611 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40347 \disp_ctrl/i34965_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \disp_ctrl/i34454_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_612 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35207_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \disp_ctrl/xpix_9__I_0_82_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_614 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40348 \disp_ctrl/xpix_9__I_0_80_i5_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \disp_ctrl/xpix_9__I_0_80_i4_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40349 \disp_ctrl/i1_4_lut_adj_326 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \disp_ctrl/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_616 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40351 \disp_ctrl/i34694_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40352 \disp_ctrl/xpix_9__I_0_80_i3_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_617 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40353 \disp_ctrl/i8_4_lut_adj_378 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \disp_ctrl/i35076_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_619 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \disp_ctrl/i34834_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \disp_ctrl/p_ball_s1_I_58_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40356 \vga_ctrl.i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 \disp_ctrl/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \disp_ctrl/i1_4_lut_adj_330 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40359 \disp_ctrl/i9_4_lut_adj_331 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_622 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 LessThan_686_i15_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \disp_ctrl/p_ball_s1_I_58_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_623 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \disp_ctrl/i35140_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40361 \disp_ctrl/i35139_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \disp_ctrl/i34924_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \disp_ctrl/xpix_9__I_0_80_i7_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_626 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40331 \disp_ctrl/i1_2_lut_adj_320 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \disp_ctrl/i4_4_lut_adj_324 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_628 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40363 \disp_ctrl/i32793_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \disp_ctrl/p_ball_s1_N_691_9__I_0_i17_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_632 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40364 LessThan_659_i15_rep_117_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \disp_ctrl/xpix_9__I_0_80_i8_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_633 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl.i35212_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \disp_ctrl/i35211_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_634 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 \disp_ctrl/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40366 \disp_ctrl/i3_4_lut_adj_322 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \col_ctrl/i1_3_lut_4_lut_4_lut_adj_231 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40368 \disp_ctrl/i1_4_lut_adj_372 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40369 \disp_ctrl/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \disp_ctrl/i35062_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_638 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40189 \disp_ctrl/i35040_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_639 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl/i35166_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40370 \disp_ctrl/i35165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_641 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i35071_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \disp_ctrl/x_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \disp_ctrl/i34764_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \disp_ctrl/x_ball_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_643 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \disp_ctrl/power_pos_x_9__I_0_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \disp_ctrl/x_ball_9__I_0_i9_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_644 ( input C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 LessThan_683_i11_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \disp_ctrl/y_ball_9__I_0_i11_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40354 \disp_ctrl/i34804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \disp_ctrl/y_ball_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \disp_ctrl/i32734_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \disp_ctrl/ypix_9__I_0_79_i15_rep_183_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \disp_ctrl/i35193_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \disp_ctrl/i34973_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_649 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \disp_ctrl/i34961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \disp_ctrl/i34468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_650 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl/i35004_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \disp_ctrl/i35184_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_652 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35183_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \disp_ctrl/ypix_9__I_0_79_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_654 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl/i35174_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \disp_ctrl/i35173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_655 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i35034_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \disp_ctrl.i35170_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_656 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \disp_ctrl/i34741_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \disp_ctrl/y_padB_9__I_0_i13_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_657 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \vga_ctrl/i1_2_lut_adj_396 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 \disp_ctrl/i34715_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_658 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl.i35169_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \disp_ctrl/y_padB_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_660 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35005_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \disp_ctrl/ypix_9__I_0_79_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_662 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40364 LessThan_695_i15_rep_157_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \disp_ctrl/y_ball_9__I_0_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_663 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \disp_ctrl/i35150_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \disp_ctrl/i35149_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_664 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i35057_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 \disp_ctrl/y_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_666 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \disp_ctrl/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \disp_ctrl/i2_4_lut_adj_323 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xA050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_668 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i35041_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \disp_ctrl/y_padA_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 \disp_ctrl/i34652_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \disp_ctrl/i34684_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_671 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 \disp_ctrl/i34774_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \disp_ctrl/y_padA_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_672 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl.i34991_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \disp_ctrl/p_ball_s1_I_58_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_674 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40335 \disp_ctrl.i35073_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40385 \disp_ctrl/power_pos_x_9__I_0_i6_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_676 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40187 \disp_ctrl/i35068_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_677 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl/i35144_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \disp_ctrl/i35143_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40386 \disp_ctrl/i34516_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \disp_ctrl/i34632_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_679 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \disp_ctrl/i34824_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \disp_ctrl/power_pos_x_9__I_0_i13_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_680 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40388 \disp_ctrl.i35201_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \disp_ctrl/p_ball_s1_N_691_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_682 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i34985_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \disp_ctrl/p_ball_s1_N_691_9__I_0_i4_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40390 \disp_ctrl/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \disp_ctrl/i32777_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_685 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \disp_ctrl/y_padA_9__I_0_i9_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \disp_ctrl/i32775_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_689 ( input D0, C0, B0, A0, output F0 );

  lut40392 \disp_ctrl/scrB_mod/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_691 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40240 \disp_ctrl.i35050_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 \disp_ctrl.i35158_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \disp_ctrl/i2_4_lut_adj_328 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \disp_ctrl/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_694 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \disp_ctrl/i32791_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \disp_ctrl/ypix_9__I_0_74_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_695 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40186 \disp_ctrl/ypix_9__I_0_74_i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_696 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i34996_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \disp_ctrl/i35192_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_698 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \disp_ctrl/i32787_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \disp_ctrl/i32727_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xBEBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_700 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl/i34993_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \disp_ctrl/ypix_9__I_0_86_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_702 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl/i35191_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 \disp_ctrl/ypix_9__I_0_86_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_705 ( input D1, C1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \disp_ctrl/p_ball_s1_N_691_9__I_0_i19_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \disp_ctrl.i34984_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_707 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40401 \disp_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \disp_ctrl/ypix_9__I_0_96_i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_708 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i35026_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \disp_ctrl/i35176_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \disp_ctrl/i4_4_lut_adj_352 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40402 \disp_ctrl/i4_4_lut_adj_336 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \disp_ctrl/i35175_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 \disp_ctrl/i34731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xDFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_714 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40360 \disp_ctrl/i34980_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \disp_ctrl/i35198_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_716 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35023_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \disp_ctrl/ypix_9__I_0_94_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \disp_ctrl/i1_4_lut_adj_334 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40405 \disp_ctrl/i3_4_lut_adj_344 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_720 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35197_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 \disp_ctrl/ypix_9__I_0_94_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_722 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40290 \disp_ctrl/i8_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \disp_ctrl/i5_4_lut_adj_368 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_723 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \disp_ctrl/ypix_9__I_0_86_i15_rep_32_2_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \disp_ctrl/i2_4_lut_adj_370 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_724 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40325 \disp_ctrl/i32789_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \disp_ctrl/ypix_9__I_0_74_i11_rep_58_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40407 \disp_ctrl/i4_4_lut_adj_348 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 \disp_ctrl/i4_4_lut_adj_342 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_728 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \disp_ctrl/i34902_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 \disp_ctrl/i34545_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \disp_ctrl/i1_4_lut_adj_339 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40405 \disp_ctrl/i3_4_lut_adj_343 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_732 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \disp_ctrl.i35157_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40410 \disp_ctrl/power_pos_x_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xDF0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_734 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \disp_ctrl/i8_3_lut_adj_341 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \disp_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \disp_ctrl/i5_4_lut_adj_358 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \disp_ctrl/i2_4_lut_adj_351 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 \disp_ctrl/i9_4_lut_adj_345 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40414 \disp_ctrl/i4_4_lut_adj_359 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_738 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \disp_ctrl/i8_3_lut_adj_346 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40415 \disp_ctrl/i5_4_lut_adj_363 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_739 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \disp_ctrl/y_padB_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 \disp_ctrl/i2_4_lut_adj_366 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 \disp_ctrl/i9_4_lut_adj_347 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \disp_ctrl/i4_4_lut_adj_361 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_741 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \disp_ctrl/i6_4_lut_adj_364 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40352 \disp_ctrl/ypix_9__I_0_88_i1_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_742 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40411 \disp_ctrl/i8_3_lut_adj_350 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \disp_ctrl/i5_4_lut_adj_353 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40419 \disp_ctrl/i5_4_lut_adj_360 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \disp_ctrl/i2_4_lut_adj_355 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_744 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40347 \disp_ctrl/i34729_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40414 \disp_ctrl/i34726_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_746 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40335 \disp_ctrl.i35031_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \disp_ctrl/y_padB_9__I_0_i6_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_748 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 \disp_ctrl/i1_4_lut_adj_377 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \disp_ctrl/i35028_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \disp_ctrl/i35164_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \disp_ctrl/i35163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_752 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl.i35155_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40422 \disp_ctrl/y_padA_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_755 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \disp_ctrl/i35167_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \disp_ctrl/i34751_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_756 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl/i35030_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \disp_ctrl/i35172_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_758 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i35035_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40423 \disp_ctrl/ypix_9__I_0_74_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_761 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \disp_ctrl/i34749_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40415 \disp_ctrl/i34705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_762 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \disp_ctrl/i35171_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \disp_ctrl/ypix_9__I_0_74_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_766 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \disp_ctrl.i35189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \disp_ctrl/p_ball_s1_I_58_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \disp_ctrl/scrB_mod/i34533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40425 \disp_ctrl/scrB_mod/i1_4_lut_adj_313 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x10FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40426 \disp_ctrl/scrB_mod/i32800_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40427 \disp_ctrl/scrB_mod/i34534_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_773 ( input D0, C0, B0, A0, output F0 );

  lut40428 \disp_ctrl/scrB_mod/i1_4_lut_adj_317 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x2033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_774 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 i35129_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 LessThan_695_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 i31202_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \col_ctrl.i35702_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_778 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40369 \col_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \col_ctrl/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40253 \col_ctrl/i4_4_lut_adj_301 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40431 \col_ctrl/i1_4_lut_adj_302 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_780 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \col_ctrl/i951_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40433 \col_ctrl/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_782 ( input D0, C0, B0, A0, output F0 );

  lut40434 \col_ctrl/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x010A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_783 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \col_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 \col_ctrl/i1_3_lut_adj_230 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_785 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \col_ctrl/i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 \col_ctrl/equal_32_i5_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x03F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_786 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40439 \col_ctrl/i3388_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 \col_ctrl/reduce_or_596_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_239 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x11F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_788 ( input D0, C0, B0, A0, output F0 );

  lut40442 \col_ctrl/i35706_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x8CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_789 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40443 \col_ctrl/i944_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40444 \col_ctrl/i2_3_lut_adj_306 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40445 \col_ctrl/i1_4_lut_adj_222 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \col_ctrl/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 \col_ctrl/i35682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40448 \col_ctrl/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x7500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \col_ctrl/i67_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40449 \col_ctrl/i1_4_lut_adj_299 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_794 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40369 \col_ctrl/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \rst_gen_inst/i1_2_lut_adj_217 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_796 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40450 \col_ctrl/i6_4_lut_adj_226 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \rst_gen_inst/i1_2_lut_adj_216 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_798 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \col_ctrl/i1501_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40452 \col_ctrl/i1352_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_800 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40453 \col_ctrl.i35702_2_lut$r1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 \col_ctrl/i1023_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_en_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0x01FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0x00FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_802 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \col_ctrl/i35687_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40455 \col_ctrl/mux_733_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x8CDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \col_ctrl/i2_3_lut_4_lut_adj_287 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40456 \col_ctrl/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40457 \col_ctrl/i5860_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40458 \col_ctrl/i1272_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_805 ( input D0, C0, B0, A0, output F0 );

  lut40459 \col_ctrl/i35712_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xF700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_807 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40045 \col_ctrl/i1_2_lut_adj_234 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_808 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 \col_ctrl/i4_4_lut_adj_233 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \col_ctrl/i1_2_lut_adj_243 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_810 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \col_ctrl/i35675_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \col_ctrl/i35685_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_811 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40464 \col_ctrl/i35697_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \col_ctrl/i30_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x444C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40465 \col_ctrl/i9891_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40466 \col_ctrl/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xBFB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40467 \col_ctrl/i1_3_lut_4_lut_4_lut_adj_261 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40468 \col_ctrl/i1_4_lut_adj_249 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x02FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_816 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40087 \col_ctrl/i13_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40469 \rst_gen_inst/i1_4_lut_adj_214 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40470 \rst_gen_inst/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_818 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40471 \col_ctrl/i5861_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40472 \col_ctrl/i1_4_lut_adj_242 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xF3BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_819 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40473 \col_ctrl/i4_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 \col_ctrl/i3_4_lut_adj_258 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40475 \col_ctrl/reduce_or_592_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40476 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_248 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x5073") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40477 \rst_gen_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40478 \col_ctrl/i31205_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_824 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40479 \col_ctrl/i2_4_lut_adj_273 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \col_ctrl/i1_2_lut_adj_250 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_826 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40480 \col_ctrl/i1531_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40481 \col_ctrl/i1250_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40482 \col_ctrl/i3411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40483 \col_ctrl/i2_3_lut_adj_255 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_829 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40484 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_297 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40485 \col_ctrl/i9666_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_830 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40486 \col_ctrl/i1_2_lut_adj_254 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40487 \col_ctrl/i1_3_lut_4_lut_adj_262 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_833 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \col_ctrl/i2_4_lut_adj_256 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \col_ctrl/i1_2_lut_adj_257 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40489 \col_ctrl/i4_4_lut_adj_264 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 \col_ctrl.i1_3_lut_adj_266 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_837 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \col_ctrl/i35136_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40491 \col_ctrl/i35135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_839 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \col_ctrl.i35000_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \col_ctrl.i35188_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_840 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \col_ctrl/i34844_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \col_ctrl/y_padA_9__I_0_147_i13_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_841 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \col_ctrl/y_padB_9__I_0_144_i9_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \col_ctrl/y_padA_9__I_0_147_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_842 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \col_ctrl.i35187_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40493 \col_ctrl/y_padA_9__I_0_147_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_844 ( input D0, C0, B0, A0, output F0 );

  lut40494 \col_ctrl/i1_4_lut_adj_263 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0x0502") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_845 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \col_ctrl/i7_4_lut_adj_288 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 \col_ctrl/i1_3_lut_adj_290 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_846 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40180 \col_ctrl.i34987_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \col_ctrl/y_padA_9__I_0_147_i6_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_848 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \col_ctrl.i35053_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \col_ctrl/y_padB_9__I_0_144_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_851 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \col_ctrl/i35152_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40328 \col_ctrl/i35151_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_852 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40497 \col_ctrl/i34611_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40498 \col_ctrl/i34662_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_853 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \col_ctrl/i34794_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \col_ctrl/y_padB_9__I_0_144_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40499 \col_ctrl/i1_4_lut_adj_267 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40500 \col_ctrl/i2_4_lut_adj_272 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x1090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_855 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40501 \col_ctrl/i20_3_lut_adj_282 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40502 \col_ctrl/equal_38_i5_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0x505A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_857 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \col_ctrl.i35056_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \col_ctrl.i35154_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_858 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \col_ctrl.i35153_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \col_ctrl/y_padB_9__I_0_144_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_861 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 LessThan_711_i17_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 \col_ctrl/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40504 \col_ctrl/i1_4_lut_adj_274 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40505 \col_ctrl/i1_4_lut_adj_275 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \col_ctrl/i7_4_lut_adj_303 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 \col_ctrl/i1_4_lut_adj_304 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_866 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40507 \col_ctrl/i35725_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40508 \col_ctrl/i35737_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x7070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_868 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40509 \col_ctrl/i35729_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \col_ctrl/i35734_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x1F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_872 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40364 \col_ctrl/i644_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40511 \col_ctrl/i3_4_lut_adj_280 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_874 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \col_ctrl/i633_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \col_ctrl/i3_4_lut_adj_281 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_876 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40512 \col_ctrl/i10324_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \col_ctrl/i349_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_877 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 \col_ctrl.i35714_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40514 \col_ctrl/i409_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xBF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40515 \col_ctrl/i10171_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 \col_ctrl/i2_4_lut_adj_300 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40517 \col_ctrl/i3_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40518 \col_ctrl/i1285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_884 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40519 \rst_gen_inst/i1_2_lut_adj_215 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 \rst_gen_inst/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40521 \rst_gen_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rst_gen_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_886 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \rst_gen_inst/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \rst_gen_inst/i1_2_lut_adj_213 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_888 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40469 \rst_gen_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \rst_gen_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_892 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 i35098_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 i35124_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_894 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 i35010_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 i35182_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_896 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 i35110_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 i35116_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_898 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 i35014_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 i35180_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_900 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \disp_ctrl.i34998_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 \disp_ctrl.i35190_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_902 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40523 \disp_ctrl.i34978_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40524 \disp_ctrl.i34986_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_904 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \disp_ctrl.i35064_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 \disp_ctrl.i35148_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_906 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl.i35070_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 \disp_ctrl.i35142_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_908 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40335 \disp_ctrl.i35052_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \disp_ctrl.i35156_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40525 \vga_ctrl/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40526 \vga_ctrl/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40527 \col_ctrl.i3275_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40528 \col_ctrl/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_915 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40529 i3476_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \rst_gen_inst/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xDEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x4E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_916 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40531 i1_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \enable_gen/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40533 \col_ctrl/i35708_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40534 \enable_gen.i1_2_lut_adj_438 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_918 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40535 \vga_ctrl/i3_4_lut_adj_420 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40536 \vga_ctrl/i1_2_lut_3_lut_adj_391 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \vga_ctrl/hsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_922 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \disp_ctrl/i34622_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40538 \vga_ctrl/i1_2_lut_3_lut_adj_402 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_923 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40539 \vga_ctrl/i3_4_lut_adj_418 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40540 \disp_ctrl/i10152_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \vga_ctrl/vsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_925 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40541 \disp_ctrl/scrB_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40542 \vga_ctrl/i35750_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 \col_ctrl/i1_2_lut_3_lut_4_lut_adj_295 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40544 \col_ctrl.i10053_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40545 \col_ctrl.i1_2_lut_3_lut_4_lut_adj_298 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40546 \col_ctrl/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_932 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40547 i3433_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40548 \col_ctrl/i1_2_lut_3_lut_adj_229 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_vel_i0_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x0322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_933 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40549 SLICE_933_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \col_ctrl.i1_2_lut_3_lut_4_lut_adj_294 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \col_ctrl/x_l_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_936 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40307 \col_ctrl/i1_2_lut_3_lut_adj_235 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_937 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40551 \col_ctrl/i35721_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40552 \col_ctrl/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_r_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_940 ( input DI1, D1, C1, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40553 \col_ctrl/i9580_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40554 \col_ctrl/i2_2_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \col_ctrl/Bstatus__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xADAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_942 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40555 i3422_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40556 \col_ctrl/i1_2_lut_3_lut_adj_252 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_vel_i0_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x0544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_944 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40557 i3464_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40558 \col_ctrl/i1_2_lut_3_lut_adj_268 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xF6FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40559 \col_ctrl/i9757_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40560 \col_ctrl/i1_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xBF37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xAFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40521 \col_ctrl/i34512_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40561 \col_ctrl/i34515_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_950 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40102 \disp_ctrl/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_951 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 LessThan_683_i15_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40562 LessThan_662_i15_rep_127_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_952 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40313 \rst_gen_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D1, C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40563 \col_ctrl/i1_2_lut_3_lut_adj_284 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \rst_gen_inst/i1_2_lut_adj_218 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x5F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_956 ( input DI1, D1, C1, A1, C0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40564 \col_ctrl/i35741_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \col_ctrl/i634_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \col_ctrl/y_padB_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x5505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_958 ( input DI1, D1, C1, B1, D0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40565 \col_ctrl/i1_2_lut_3_lut_adj_251 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \col_ctrl/i645_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \col_ctrl/y_padA_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_960 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40137 \col_ctrl/i3382_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_961 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40566 i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 \col_ctrl/i1_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_ball_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xACFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xB030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_966 ( input DI1, D1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40568 \col_ctrl/i1_3_lut_adj_279 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \col_ctrl/i28021_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/wall_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xFF22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_971 ( input D0, C0, B0, A0, output F0 );

  lut40570 i10166_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_975 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \col_ctrl/y_padB_9__I_0_144_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \col_ctrl/y_padA_9__I_0_147_i11_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_978 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40102 \col_ctrl/i1_2_lut_adj_253 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_980 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40186 LessThan_711_i19_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_983 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40571 SLICE_983_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40572 \col_ctrl/i4020_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \enable_gen/game_en_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_985 ( output F0 );
  wire   GNDI;

  lut40573 \j06_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_986 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40297 \enable_gen/i3_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_987 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40574 \enable_gen/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_988 ( input DI1, D1, A1, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40575 \enable_gen/pause_I_141_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \enable_gen/pause_I_143_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre2 \enable_gen/pause_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_993 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40119 LessThan_686_i9_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_997 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 LessThan_668_i9_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 LessThan_683_i9_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_999 ( input D1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40348 \disp_ctrl/p_ball_s1_N_691_9__I_0_i11_2_lut ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 LessThan_659_i11_rep_121_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1002 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40577 \disp_ctrl/i32730_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 LessThan_711_i13_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1003 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \disp_ctrl/x_ball_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 LessThan_698_i15_rep_7_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1005 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40118 LessThan_706_i9_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 LessThan_711_i9_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1013 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/x_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40562 LessThan_698_i11_rep_11_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1014 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40372 \disp_ctrl/y_padB_9__I_0_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_671_i11_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1016 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40391 \disp_ctrl/y_ball_9__I_0_i9_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_671_i9_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1017 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40183 \disp_ctrl/ypix_9__I_0_94_i15_rep_218_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_671_i15_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1020 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/y_padA_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 LessThan_668_i11_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1022 ( input D0, B0, output F0 );
  wire   GNDI;

  lut4 LessThan_706_i11_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1024 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/ypix_9__I_0_74_i15_rep_54_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 LessThan_706_i15_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1025 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \disp_ctrl/ypix_9__I_0_74_i13_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \disp_ctrl/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1026 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \disp_ctrl/power_pos_x_9__I_0_i15_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \disp_ctrl/xpix_9__I_0_82_i15_rep_166_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1027 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \disp_ctrl/power_pos_x_9__I_0_i11_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \disp_ctrl/xpix_9__I_0_82_i11_rep_169_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1030 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \disp_ctrl/y_padB_9__I_0_i9_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \disp_ctrl/p_ball_s1_I_58_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1036 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/i32732_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \disp_ctrl/ypix_9__I_0_79_i11_rep_186_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \disp_ctrl/i3_4_lut_adj_338 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40406 \disp_ctrl/i3_4_lut_adj_333 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1057 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40183 \disp_ctrl/ypix_9__I_0_94_i11_rep_224_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/ypix_9__I_0_86_i11_rep_38_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 \disp_ctrl/i1_4_lut_adj_365 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40579 \disp_ctrl/i1_4_lut_adj_349 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1063 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \disp_ctrl/ypix_9__I_0_74_i3_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \disp_ctrl/i32781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40407 \disp_ctrl/i1_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \disp_ctrl/i1_4_lut_adj_354 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40581 \disp_ctrl/i3_4_lut_adj_357 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40582 \disp_ctrl/i3_4_lut_adj_356 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1097 ( input D0, A0, output F0 );
  wire   GNDI;

  lut40119 \disp_ctrl/xpix_9__I_0_80_i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \col_ctrl/i6_4_lut_adj_291 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 \col_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1107 ( input DI1, D1, C1, D0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40183 \col_ctrl/i35214_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \col_ctrl/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \enable_gen/flick_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40585 \col_ctrl/i6_4_lut_adj_232 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \col_ctrl/i3_4_lut_adj_227 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1112 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40586 \col_ctrl/i35731_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40587 \col_ctrl/mux_733_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/x_r_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x3B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1114 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40588 \col_ctrl/i1_3_lut_adj_277 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \col_ctrl/i5870_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/pad_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xDD8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1119 ( input DI1, D1, C1, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40183 \col_ctrl/i1621_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \col_ctrl/i874_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/power_dir_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1121 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40590 \col_ctrl/i1_4_lut_4_lut_adj_292 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40591 \col_ctrl/i1_2_lut_3_lut_adj_283 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Astatus__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1123 ( input DI1, D1, C1, A1, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40592 \col_ctrl/i1_2_lut_3_lut_adj_270 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 \col_ctrl/i1_2_lut_3_lut_adj_286 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \col_ctrl/x_l_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1126 ( input DI1, D1, C1, B1, A1, D0, B0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40594 \col_ctrl/mux_593_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 \col_ctrl/y_padB_9__I_0_144_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1130 ( input DI1, D1, C1, B1, A1, C0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40595 \col_ctrl/mux_597_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40562 \col_ctrl/y_padA_9__I_0_147_i15_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1131 ( input DI1, D1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40596 \col_ctrl/i1_2_lut_adj_278 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40597 \col_ctrl/i34508_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/Bstatus__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1132 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40598 \col_ctrl/i9627_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \col_ctrl/i34472_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/Bstatus__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1134 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40008 \col_ctrl/mux_112_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \col_ctrl/i6_4_lut_adj_305 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1138 ( input B0, output F0 );
  wire   GNDI;

  lut40601 SLICE_1138_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1145 ( input DI1, C1, A1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40598 \col_ctrl/i35710_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \col_ctrl.i28047_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_spawn_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1146 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40603 \col_ctrl/i28060_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40604 \col_ctrl.i9646_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_type_1083__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x7080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0xF700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mypll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL, LOCK );
  wire   GNDI;

  PLL_B_B \mypll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK(LOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module j01 ( input PADDO, output j01 );
  wire   VCCI;

  BB_B_B \j01_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j01));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j01) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module j02 ( input PADDO, output j02 );
  wire   VCCI;

  BB_B_B \j02_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j02));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j02) = (0:0:0,0:0:0);
  endspecify

endmodule

module j03 ( input PADDO, output j03 );
  wire   VCCI;

  BB_B_B \j03_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j03));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j03) = (0:0:0,0:0:0);
  endspecify

endmodule

module j04 ( input PADDO, output j04 );
  wire   VCCI;

  BB_B_B \j04_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j04));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j04) = (0:0:0,0:0:0);
  endspecify

endmodule

module j05 ( input PADDO, output j05 );
  wire   VCCI;

  BB_B_B \j05_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j05));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j05) = (0:0:0,0:0:0);
  endspecify

endmodule

module j06 ( input PADDO, output j06 );
  wire   VCCI;

  BB_B_B \j06_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j06));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j06) = (0:0:0,0:0:0);
  endspecify

endmodule

module j13 ( output PADDI, input j13 );
  wire   GNDI;

  BB_B_B \pause_pulse_N_1250_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(j13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j13 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j14 ( output PADDI, input j14 );
  wire   GNDI;

  BB_B_B \j14_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j14 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j15 ( output PADDI, input j15 );
  wire   GNDI;

  BB_B_B \j15_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j15 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j16 ( output PADDI, input j16 );
  wire   GNDI;

  BB_B_B \j16_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j16 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j17 ( output PADDI, input j17 );
  wire   GNDI;

  BB_B_B \j17_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j17 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j18 ( output PADDI, input j18 );
  wire   GNDI;

  BB_B_B \reset_n_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j18 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
