{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507069634042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507069634042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 17:27:13 2017 " "Processing started: Tue Oct 03 17:27:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507069634042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069634042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task2 -c asupkg_3bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task2 -c asupkg_3bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069634042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507069638754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507069638754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asupkg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asupkg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asupkg_3bit-mixed_pkg " "Found design unit 1: asupkg_3bit-mixed_pkg" {  } { { "asupkg_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asupkg_3bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507069655399 ""} { "Info" "ISGN_ENTITY_NAME" "1 asupkg_3bit " "Found entity 1: asupkg_3bit" {  } { { "asupkg_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asupkg_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507069655399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069655399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file full_adder_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_pkg " "Found design unit 1: full_adder_pkg" {  } { { "full_adder_pkg.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/full_adder_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507069655493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069655493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asu_comp_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asu_comp_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asu_comp_3bit-mixed " "Found design unit 1: asu_comp_3bit-mixed" {  } { { "asu_comp_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asu_comp_3bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507069655571 ""} { "Info" "ISGN_ENTITY_NAME" "1 asu_comp_3bit " "Found entity 1: asu_comp_3bit" {  } { { "asu_comp_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asu_comp_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507069655571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069655571 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "full_adder work asupkg_3bit.vhd(77) " "VHDL Use Clause error at asupkg_3bit.vhd(77): design library \"work\" does not contain primary unit \"full_adder\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "asupkg_3bit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 2/asupkg_3bit.vhd" 77 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1507069655571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507069656148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 03 17:27:36 2017 " "Processing ended: Tue Oct 03 17:27:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507069656148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507069656148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507069656148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507069656148 ""}
