{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 08:41:10 2013 " "Info: Processing started: Fri Apr 19 08:41:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_jin " "Info: Detected ripple clock \"clock:inst\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clock:inst1\|clk_jin " "Info: Detected ripple clock \"clock:inst1\|clk_jin\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } } { "d:/program files/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clock:inst1\|clk_jin" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock:inst1\|count\[2\] register clock:inst1\|clk_jin 179.37 MHz 5.575 ns Internal " "Info: Clock \"clk\" has Internal fmax of 179.37 MHz between source register \"clock:inst1\|count\[2\]\" and destination register \"clock:inst1\|clk_jin\" (period= 5.575 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.314 ns + Longest register register " "Info: + Longest register to register delay is 5.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst1\|count\[2\] 1 REG LC_X32_Y15_N5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y15_N5; Fanout = 14; REG Node = 'clock:inst1\|count\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { clock:inst1|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.423 ns) 1.581 ns clock:inst1\|add~436 2 COMB LC_X31_Y15_N3 2 " "Info: 2: + IC(1.158 ns) + CELL(0.423 ns) = 1.581 ns; Loc. = LC_X31_Y15_N3; Fanout = 2; COMB Node = 'clock:inst1\|add~436'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.581 ns" { clock:inst1|count[2] clock:inst1|add~436 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.759 ns clock:inst1\|add~441 3 COMB LC_X31_Y15_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 1.759 ns; Loc. = LC_X31_Y15_N4; Fanout = 2; COMB Node = 'clock:inst1\|add~441'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "0.178 ns" { clock:inst1|add~436 clock:inst1|add~441 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.380 ns clock:inst1\|add~429 4 COMB LC_X31_Y15_N6 5 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 2.380 ns; Loc. = LC_X31_Y15_N6; Fanout = 5; COMB Node = 'clock:inst1\|add~429'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "0.621 ns" { clock:inst1|add~441 clock:inst1|add~429 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.590 ns) 3.415 ns clock:inst1\|LessThan~552 5 COMB LC_X31_Y15_N0 3 " "Info: 5: + IC(0.445 ns) + CELL(0.590 ns) = 3.415 ns; Loc. = LC_X31_Y15_N0; Fanout = 3; COMB Node = 'clock:inst1\|LessThan~552'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.035 ns" { clock:inst1|add~429 clock:inst1|LessThan~552 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.478 ns) 5.314 ns clock:inst1\|clk_jin 6 REG LC_X24_Y15_N2 6 " "Info: 6: + IC(1.421 ns) + CELL(0.478 ns) = 5.314 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.899 ns" { clock:inst1|LessThan~552 clock:inst1|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.290 ns ( 43.09 % ) " "Info: Total cell delay = 2.290 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.024 ns ( 56.91 % ) " "Info: Total interconnect delay = 3.024 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.314 ns" { clock:inst1|count[2] clock:inst1|add~436 clock:inst1|add~441 clock:inst1|add~429 clock:inst1|LessThan~552 clock:inst1|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.314 ns" { clock:inst1|count[2] clock:inst1|add~436 clock:inst1|add~441 clock:inst1|add~429 clock:inst1|LessThan~552 clock:inst1|clk_jin } { 0.000ns 1.158ns 0.000ns 0.000ns 0.445ns 1.421ns } { 0.000ns 0.423ns 0.178ns 0.621ns 0.590ns 0.478ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.634 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.935 ns) 3.186 ns clock:inst\|clk_jin 2 REG LC_X20_Y13_N2 7 " "Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.717 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.737 ns) + CELL(0.711 ns) 8.634 ns clock:inst1\|clk_jin 3 REG LC_X24_Y15_N2 6 " "Info: 3: + IC(4.737 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.448 ns" { clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.08 % ) " "Info: Total cell delay = 3.115 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.519 ns ( 63.92 % ) " "Info: Total interconnect delay = 5.519 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.634 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.935 ns) 3.186 ns clock:inst\|clk_jin 2 REG LC_X20_Y13_N2 7 " "Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.717 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.737 ns) + CELL(0.711 ns) 8.634 ns clock:inst1\|count\[2\] 3 REG LC_X32_Y15_N5 14 " "Info: 3: + IC(4.737 ns) + CELL(0.711 ns) = 8.634 ns; Loc. = LC_X32_Y15_N5; Fanout = 14; REG Node = 'clock:inst1\|count\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.448 ns" { clock:inst|clk_jin clock:inst1|count[2] } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.08 % ) " "Info: Total cell delay = 3.115 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.519 ns ( 63.92 % ) " "Info: Total interconnect delay = 5.519 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|count[2] } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|count[2] } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.314 ns" { clock:inst1|count[2] clock:inst1|add~436 clock:inst1|add~441 clock:inst1|add~429 clock:inst1|LessThan~552 clock:inst1|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.314 ns" { clock:inst1|count[2] clock:inst1|add~436 clock:inst1|add~441 clock:inst1|add~429 clock:inst1|LessThan~552 clock:inst1|clk_jin } { 0.000ns 1.158ns 0.000ns 0.000ns 0.445ns 1.421ns } { 0.000ns 0.423ns 0.178ns 0.621ns 0.590ns 0.478ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "8.634 ns" { clk clock:inst|clk_jin clock:inst1|count[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "8.634 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|count[2] } { 0.000ns 0.000ns 0.782ns 4.737ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register selector:inst4\|n\[2\] register selector:inst4\|num\[2\] 176.37 MHz 5.67 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 176.37 MHz between source register \"selector:inst4\|n\[2\]\" and destination register \"selector:inst4\|num\[2\]\" (period= 5.67 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.409 ns + Longest register register " "Info: + Longest register to register delay is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selector:inst4\|n\[2\] 1 REG LC_X31_Y14_N3 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y14_N3; Fanout = 20; REG Node = 'selector:inst4\|n\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { selector:inst4|n[2] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.590 ns) 1.892 ns selector:inst4\|Mux~5177 2 COMB LC_X32_Y14_N8 1 " "Info: 2: + IC(1.302 ns) + CELL(0.590 ns) = 1.892 ns; Loc. = LC_X32_Y14_N8; Fanout = 1; COMB Node = 'selector:inst4\|Mux~5177'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.892 ns" { selector:inst4|n[2] selector:inst4|Mux~5177 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.590 ns) 3.583 ns selector:inst4\|Mux~5163 3 COMB LC_X29_Y14_N1 1 " "Info: 3: + IC(1.101 ns) + CELL(0.590 ns) = 3.583 ns; Loc. = LC_X29_Y14_N1; Fanout = 1; COMB Node = 'selector:inst4\|Mux~5163'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.691 ns" { selector:inst4|Mux~5177 selector:inst4|Mux~5163 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.738 ns) 5.409 ns selector:inst4\|num\[2\] 4 REG LC_X30_Y13_N3 8 " "Info: 4: + IC(1.088 ns) + CELL(0.738 ns) = 5.409 ns; Loc. = LC_X30_Y13_N3; Fanout = 8; REG Node = 'selector:inst4\|num\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.826 ns" { selector:inst4|Mux~5163 selector:inst4|num[2] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 35.46 % ) " "Info: Total cell delay = 1.918 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.491 ns ( 64.54 % ) " "Info: Total interconnect delay = 3.491 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.409 ns" { selector:inst4|n[2] selector:inst4|Mux~5177 selector:inst4|Mux~5163 selector:inst4|num[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.409 ns" { selector:inst4|n[2] selector:inst4|Mux~5177 selector:inst4|Mux~5163 selector:inst4|num[2] } { 0.000ns 1.302ns 1.101ns 1.088ns } { 0.000ns 0.590ns 0.590ns 0.738ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 15; CLK Node = 'scan_clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns selector:inst4\|num\[2\] 2 REG LC_X30_Y13_N3 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X30_Y13_N3; Fanout = 8; REG Node = 'selector:inst4\|num\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.493 ns" { scan_clk selector:inst4|num[2] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|num[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 15 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 15; CLK Node = 'scan_clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { scan_clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 240 -24 144 256 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns selector:inst4\|n\[2\] 2 REG LC_X31_Y14_N3 20 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X31_Y14_N3; Fanout = 20; REG Node = 'selector:inst4\|n\[2\]'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.493 ns" { scan_clk selector:inst4|n[2] } "NODE_NAME" } "" } } { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|n[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|num[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|n[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "selector.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/selector.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.409 ns" { selector:inst4|n[2] selector:inst4|Mux~5177 selector:inst4|Mux~5163 selector:inst4|num[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "5.409 ns" { selector:inst4|n[2] selector:inst4|Mux~5177 selector:inst4|Mux~5163 selector:inst4|num[2] } { 0.000ns 1.302ns 1.101ns 1.088ns } { 0.000ns 0.590ns 0.590ns 0.738ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|num[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|num[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "2.962 ns" { scan_clk selector:inst4|n[2] } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "2.962 ns" { scan_clk scan_clk~out0 selector:inst4|n[2] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk finalout Hour:inst2\|clk_jin 18.541 ns register " "Info: tco from clock \"clk\" to destination pin \"finalout\" through register \"Hour:inst2\|clk_jin\" is 18.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.373 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 7; CLK Node = 'clk'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { clk } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 96 -56 112 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.935 ns) 3.186 ns clock:inst\|clk_jin 2 REG LC_X20_Y13_N2 7 " "Info: 2: + IC(0.782 ns) + CELL(0.935 ns) = 3.186 ns; Loc. = LC_X20_Y13_N2; Fanout = 7; REG Node = 'clock:inst\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "1.717 ns" { clk clock:inst|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.737 ns) + CELL(0.935 ns) 8.858 ns clock:inst1\|clk_jin 3 REG LC_X24_Y15_N2 6 " "Info: 3: + IC(4.737 ns) + CELL(0.935 ns) = 8.858 ns; Loc. = LC_X24_Y15_N2; Fanout = 6; REG Node = 'clock:inst1\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.672 ns" { clock:inst|clk_jin clock:inst1|clk_jin } "NODE_NAME" } "" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.804 ns) + CELL(0.711 ns) 14.373 ns Hour:inst2\|clk_jin 4 REG LC_X25_Y14_N2 1 " "Info: 4: + IC(4.804 ns) + CELL(0.711 ns) = 14.373 ns; Loc. = LC_X25_Y14_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "5.515 ns" { clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/Hour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 28.18 % ) " "Info: Total cell delay = 4.050 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.323 ns ( 71.82 % ) " "Info: Total interconnect delay = 10.323 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "14.373 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "14.373 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.782ns 4.737ns 4.804ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/Hour.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.944 ns + Longest register pin " "Info: + Longest register to pin delay is 3.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Hour:inst2\|clk_jin 1 REG LC_X25_Y14_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y14_N2; Fanout = 1; REG Node = 'Hour:inst2\|clk_jin'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "" { Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "Hour.vhd" "" { Text "C:/Users/Administrator/Desktop/MyClock/Hour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(2.108 ns) 3.944 ns finalout 2 PIN PIN_198 0 " "Info: 2: + IC(1.836 ns) + CELL(2.108 ns) = 3.944 ns; Loc. = PIN_198; Fanout = 0; PIN Node = 'finalout'" {  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "3.944 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "MyClock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/MyClock/MyClock.bdf" { { 96 680 856 112 "finalout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 53.45 % ) " "Info: Total cell delay = 2.108 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.836 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "3.944 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.944 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 1.836ns } { 0.000ns 2.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "14.373 ns" { clk clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "14.373 ns" { clk clk~out0 clock:inst|clk_jin clock:inst1|clk_jin Hour:inst2|clk_jin } { 0.000ns 0.000ns 0.782ns 4.737ns 4.804ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } } { "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/program files/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "MyClock" "UNKNOWN" "V1" "C:/Users/Administrator/Desktop/MyClock/db/MyClock.quartus_db" { Floorplan "C:/Users/Administrator/Desktop/MyClock/" "" "3.944 ns" { Hour:inst2|clk_jin finalout } "NODE_NAME" } "" } } { "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files/altera/quartus51/bin/Technology_Viewer.qrui" "3.944 ns" { Hour:inst2|clk_jin finalout } { 0.000ns 1.836ns } { 0.000ns 2.108ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 08:41:10 2013 " "Info: Processing ended: Fri Apr 19 08:41:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
