# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\gally\Desktop\445\ECE445\FPGA\Lab5_2.csv
# Generated on: Fri Feb 17 00:35:07 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
Continue,Input,PIN_B8,7,B7_N0,PIN_B8,3.3-V LVTTL,,,,,
HEX0[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
HEX0[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
HEX0[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
HEX0[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
HEX0[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
HEX0[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
HEX0[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
HEX1[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
HEX1[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
HEX1[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
HEX1[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
HEX1[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
HEX1[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
HEX1[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
HEX2[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
HEX2[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
HEX2[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
HEX2[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
HEX2[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
HEX2[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
HEX2[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
HEX3[6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
HEX3[5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
HEX3[4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
HEX3[3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
HEX3[2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
HEX3[1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
HEX3[0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
HEX5[6],Output,PIN_N20,6,B6_N0,PIN_N20,3.3-V LVTTL,,,,,
HEX5[5],Output,PIN_N19,6,B6_N0,PIN_N19,3.3-V LVTTL,,,,,
HEX5[4],Output,PIN_M20,6,B6_N0,PIN_M20,3.3-V LVTTL,,,,,
HEX5[3],Output,PIN_N18,6,B6_N0,PIN_N18,3.3-V LVTTL,,,,,
HEX5[2],Output,PIN_L18,6,B6_N0,PIN_L18,3.3-V LVTTL,,,,,
HEX5[1],Output,PIN_K20,6,B6_N0,PIN_K20,3.3-V LVTTL,,,,,
HEX5[0],Output,PIN_J20,6,B6_N0,PIN_J20,3.3-V LVTTL,,,,,
Hex4[6],Output,PIN_F20,6,B6_N0,PIN_F20,3.3-V LVTTL,,,,,
Hex4[5],Output,PIN_F19,6,B6_N0,PIN_F19,3.3-V LVTTL,,,,,
Hex4[4],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,,
Hex4[3],Output,PIN_J18,6,B6_N0,PIN_J18,3.3-V LVTTL,,,,,
Hex4[2],Output,PIN_E19,6,B6_N0,PIN_E19,3.3-V LVTTL,,,,,
Hex4[1],Output,PIN_E20,6,B6_N0,PIN_E20,3.3-V LVTTL,,,,,
Hex4[0],Output,PIN_F18,6,B6_N0,PIN_F18,3.3-V LVTTL,,,,,
IR[15],Output,,,,PIN_M18,3.3-V LVTTL,,,,,
IR[14],Output,,,,PIN_C9,3.3-V LVTTL,,,,,
IR[13],Output,,,,PIN_W10,3.3-V LVTTL,,,,,
IR[12],Output,,,,PIN_D21,3.3-V LVTTL,,,,,
IR[11],Output,,,,PIN_J8,3.3-V LVTTL,,,,,
IR[10],Output,,,,PIN_R22,3.3-V LVTTL,,,,,
IR[9],Output,,,,PIN_H13,3.3-V LVTTL,,,,,
IR[8],Output,,,,PIN_H12,3.3-V LVTTL,,,,,
IR[7],Output,,,,PIN_E12,3.3-V LVTTL,,,,,
IR[6],Output,,,,PIN_F17,3.3-V LVTTL,,,,,
IR[5],Output,,,,PIN_A19,3.3-V LVTTL,,,,,
IR[4],Output,,,,PIN_H14,3.3-V LVTTL,,,,,
IR[3],Output,,,,PIN_D9,3.3-V LVTTL,,,,,
IR[2],Output,,,,PIN_E13,3.3-V LVTTL,,,,,
IR[1],Output,,,,PIN_J11,3.3-V LVTTL,,,,,
IR[0],Output,,,,PIN_J13,3.3-V LVTTL,,,,,
LED[9],Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
LED[8],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LED[7],Output,PIN_D14,7,B7_N0,PIN_D14,3.3-V LVTTL,,,,,
LED[6],Output,PIN_E14,7,B7_N0,PIN_E14,3.3-V LVTTL,,,,,
LED[5],Output,PIN_C13,7,B7_N0,PIN_C13,3.3-V LVTTL,,,,,
LED[4],Output,PIN_D13,7,B7_N0,PIN_D13,3.3-V LVTTL,,,,,
LED[3],Output,PIN_B10,7,B7_N0,PIN_B10,3.3-V LVTTL,,,,,
LED[2],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
LED[1],Output,PIN_A9,7,B7_N0,PIN_A9,3.3-V LVTTL,,,,,
LED[0],Output,PIN_A8,7,B7_N0,PIN_A8,3.3-V LVTTL,,,,,
MAR[15],Output,,,,PIN_L15,3.3-V LVTTL,,,,,
MAR[14],Output,,,,PIN_AA5,3.3-V LVTTL,,,,,
MAR[13],Output,,,,PIN_AA13,3.3-V LVTTL,,,,,
MAR[12],Output,,,,PIN_F22,3.3-V LVTTL,,,,,
MAR[11],Output,,,,PIN_L22,3.3-V LVTTL,,,,,
MAR[10],Output,,,,PIN_L14,3.3-V LVTTL,,,,,
MAR[9],Output,,,,PIN_L20,3.3-V LVTTL,,,,,
MAR[8],Output,,,,PIN_B1,3.3-V LVTTL,,,,,
MAR[7],Output,,,,PIN_G22,3.3-V LVTTL,,,,,
MAR[6],Output,,,,PIN_M22,3.3-V LVTTL,,,,,
MAR[5],Output,,,,PIN_H3,3.3-V LVTTL,,,,,
MAR[4],Output,,,,PIN_N21,3.3-V LVTTL,,,,,
MAR[3],Output,,,,PIN_U22,3.3-V LVTTL,,,,,
MAR[2],Output,,,,PIN_K21,3.3-V LVTTL,,,,,
MAR[1],Output,,,,PIN_P21,3.3-V LVTTL,,,,,
MAR[0],Output,,,,PIN_P13,3.3-V LVTTL,,,,,
MDR[15],Output,,,,PIN_E11,3.3-V LVTTL,,,,,
MDR[14],Output,,,,PIN_A6,3.3-V LVTTL,,,,,
MDR[13],Output,,,,PIN_G20,3.3-V LVTTL,,,,,
MDR[12],Output,,,,PIN_M15,3.3-V LVTTL,,,,,
MDR[11],Output,,,,PIN_M14,3.3-V LVTTL,,,,,
MDR[10],Output,,,,PIN_J10,3.3-V LVTTL,,,,,
MDR[9],Output,,,,PIN_J12,3.3-V LVTTL,,,,,
MDR[8],Output,,,,PIN_A3,3.3-V LVTTL,,,,,
MDR[7],Output,,,,PIN_E9,3.3-V LVTTL,,,,,
MDR[6],Output,,,,PIN_K15,3.3-V LVTTL,,,,,
MDR[5],Output,,,,PIN_F7,3.3-V LVTTL,,,,,
MDR[4],Output,,,,PIN_G19,3.3-V LVTTL,,,,,
MDR[3],Output,,,,PIN_A16,3.3-V LVTTL,,,,,
MDR[2],Output,,,,PIN_E10,3.3-V LVTTL,,,,,
MDR[1],Output,,,,PIN_B7,3.3-V LVTTL,,,,,
MDR[0],Output,,,,PIN_L19,3.3-V LVTTL,,,,,
PC[15],Output,,,,PIN_D10,3.3-V LVTTL,,,,,
PC[14],Output,,,,PIN_C6,3.3-V LVTTL,,,,,
PC[13],Output,,,,PIN_AB8,3.3-V LVTTL,,,,,
PC[12],Output,,,,PIN_E8,3.3-V LVTTL,,,,,
PC[11],Output,,,,PIN_D8,3.3-V LVTTL,,,,,
PC[10],Output,,,,PIN_A2,3.3-V LVTTL,,,,,
PC[9],Output,,,,PIN_H11,3.3-V LVTTL,,,,,
PC[8],Output,,,,PIN_C8,3.3-V LVTTL,,,,,
PC[7],Output,,,,PIN_AA7,3.3-V LVTTL,,,,,
PC[6],Output,,,,PIN_D7,3.3-V LVTTL,,,,,
PC[5],Output,,,,PIN_A4,3.3-V LVTTL,,,,,
PC[4],Output,,,,PIN_A5,3.3-V LVTTL,,,,,
PC[3],Output,,,,PIN_C4,3.3-V LVTTL,,,,,
PC[2],Output,,,,PIN_L9,3.3-V LVTTL,,,,,
PC[1],Output,,,,PIN_B4,3.3-V LVTTL,,,,,
PC[0],Output,,,,PIN_D5,3.3-V LVTTL,,,,,
Run,Input,PIN_A7,7,B7_N0,PIN_A7,3.3-V LVTTL,,,,,
SW[9],Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
SW[8],Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
SW[7],Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
SW[6],Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
SW[5],Input,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,,,,
SW[4],Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
SW[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
SW[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
SW[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
SW[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
altera_reserved_tck,Input,,,,PIN_G2,,,,,,
altera_reserved_tdi,Input,,,,PIN_L4,,,,,,
altera_reserved_tdo,Output,,,,PIN_M5,,,,,,
altera_reserved_tms,Input,,,,PIN_H2,,,,,,
reg0[15],Output,,,,PIN_V15,3.3-V LVTTL,,,,,
reg0[14],Output,,,,PIN_A15,3.3-V LVTTL,,,,,
reg0[13],Output,,,,PIN_C5,3.3-V LVTTL,,,,,
reg0[12],Output,,,,PIN_B15,3.3-V LVTTL,,,,,
reg0[11],Output,,,,PIN_B5,3.3-V LVTTL,,,,,
reg0[10],Output,,,,PIN_P15,3.3-V LVTTL,,,,,
reg0[9],Output,,,,PIN_W8,3.3-V LVTTL,,,,,
reg0[8],Output,,,,PIN_G1,3.3-V LVTTL,,,,,
reg0[7],Output,,,,PIN_V9,3.3-V LVTTL,,,,,
reg0[6],Output,,,,PIN_AA9,3.3-V LVTTL,,,,,
reg0[5],Output,,,,PIN_V12,3.3-V LVTTL,,,,,
reg0[4],Output,,,,PIN_V13,3.3-V LVTTL,,,,,
reg0[3],Output,,,,PIN_T22,3.3-V LVTTL,,,,,
reg0[2],Output,,,,PIN_AB6,3.3-V LVTTL,,,,,
reg0[1],Output,,,,PIN_B2,3.3-V LVTTL,,,,,
reg0[0],Output,,,,PIN_AB4,3.3-V LVTTL,,,,,
reg1[15],Output,,,,PIN_D3,3.3-V LVTTL,,,,,
reg1[14],Output,,,,PIN_H21,3.3-V LVTTL,,,,,
reg1[13],Output,,,,PIN_N14,3.3-V LVTTL,,,,,
reg1[12],Output,,,,PIN_J21,3.3-V LVTTL,,,,,
reg1[11],Output,,,,PIN_C21,3.3-V LVTTL,,,,,
reg1[10],Output,,,,PIN_W9,3.3-V LVTTL,,,,,
reg1[9],Output,,,,PIN_N22,3.3-V LVTTL,,,,,
reg1[8],Output,,,,PIN_E1,3.3-V LVTTL,,,,,
reg1[7],Output,,,,PIN_AA12,3.3-V LVTTL,,,,,
reg1[6],Output,,,,PIN_K1,3.3-V LVTTL,,,,,
reg1[5],Output,,,,PIN_W14,3.3-V LVTTL,,,,,
reg1[4],Output,,,,PIN_L2,3.3-V LVTTL,,,,,
reg1[3],Output,,,,PIN_AA10,3.3-V LVTTL,,,,,
reg1[2],Output,,,,PIN_AB11,3.3-V LVTTL,,,,,
reg1[1],Output,,,,PIN_V10,3.3-V LVTTL,,,,,
reg1[0],Output,,,,PIN_P4,3.3-V LVTTL,,,,,
reg2[15],Output,,,,PIN_AB16,3.3-V LVTTL,,,,,
reg2[14],Output,,,,PIN_U21,3.3-V LVTTL,,,,,
reg2[13],Output,,,,PIN_H20,3.3-V LVTTL,,,,,
reg2[12],Output,,,,PIN_C3,3.3-V LVTTL,,,,,
reg2[11],Output,,,,PIN_R20,3.3-V LVTTL,,,,,
reg2[10],Output,,,,PIN_C2,3.3-V LVTTL,,,,,
reg2[9],Output,,,,PIN_H1,3.3-V LVTTL,,,,,
reg2[8],Output,,,,PIN_P18,3.3-V LVTTL,,,,,
reg2[7],Output,,,,PIN_M4,3.3-V LVTTL,,,,,
reg2[6],Output,,,,PIN_P12,3.3-V LVTTL,,,,,
reg2[5],Output,,,,PIN_W11,3.3-V LVTTL,,,,,
reg2[4],Output,,,,PIN_R10,3.3-V LVTTL,,,,,
reg2[3],Output,,,,PIN_R12,3.3-V LVTTL,,,,,
reg2[2],Output,,,,PIN_M3,3.3-V LVTTL,,,,,
reg2[1],Output,,,,PIN_Y10,3.3-V LVTTL,,,,,
reg2[0],Output,,,,PIN_U20,3.3-V LVTTL,,,,,
reg3[15],Output,,,,PIN_V20,3.3-V LVTTL,,,,,
reg3[14],Output,,,,PIN_W15,3.3-V LVTTL,,,,,
reg3[13],Output,,,,PIN_J15,3.3-V LVTTL,,,,,
reg3[12],Output,,,,PIN_T20,3.3-V LVTTL,,,,,
reg3[11],Output,,,,PIN_D6,3.3-V LVTTL,,,,,
reg3[10],Output,,,,PIN_AA6,3.3-V LVTTL,,,,,
reg3[9],Output,,,,PIN_AB3,3.3-V LVTTL,,,,,
reg3[8],Output,,,,PIN_C7,3.3-V LVTTL,,,,,
reg3[7],Output,,,,PIN_R9,3.3-V LVTTL,,,,,
reg3[6],Output,,,,PIN_Y14,3.3-V LVTTL,,,,,
reg3[5],Output,,,,PIN_V21,3.3-V LVTTL,,,,,
reg3[4],Output,,,,PIN_AB5,3.3-V LVTTL,,,,,
reg3[3],Output,,,,PIN_N4,3.3-V LVTTL,,,,,
reg3[2],Output,,,,PIN_P22,3.3-V LVTTL,,,,,
reg3[1],Output,,,,PIN_W13,3.3-V LVTTL,,,,,
reg3[0],Output,,,,PIN_T2,3.3-V LVTTL,,,,,
reg4[15],Output,,,,PIN_W12,3.3-V LVTTL,,,,,
reg4[14],Output,,,,PIN_P19,3.3-V LVTTL,,,,,
reg4[13],Output,,,,PIN_AB19,3.3-V LVTTL,,,,,
reg4[12],Output,,,,PIN_W19,3.3-V LVTTL,,,,,
reg4[11],Output,,,,PIN_R13,3.3-V LVTTL,,,,,
reg4[10],Output,,,,PIN_Y21,3.3-V LVTTL,,,,,
reg4[9],Output,,,,PIN_AA14,3.3-V LVTTL,,,,,
reg4[8],Output,,,,PIN_AB20,3.3-V LVTTL,,,,,
reg4[7],Output,,,,PIN_M21,3.3-V LVTTL,,,,,
reg4[6],Output,,,,PIN_P10,3.3-V LVTTL,,,,,
reg4[5],Output,,,,PIN_L1,3.3-V LVTTL,,,,,
reg4[4],Output,,,,PIN_P20,3.3-V LVTTL,,,,,
reg4[3],Output,,,,PIN_J1,3.3-V LVTTL,,,,,
reg4[2],Output,,,,PIN_AB14,3.3-V LVTTL,,,,,
reg4[1],Output,,,,PIN_Y4,3.3-V LVTTL,,,,,
reg4[0],Output,,,,PIN_AA3,3.3-V LVTTL,,,,,
reg5[15],Output,,,,PIN_AB7,3.3-V LVTTL,,,,,
reg5[14],Output,,,,PIN_D22,3.3-V LVTTL,,,,,
reg5[13],Output,,,,PIN_K22,3.3-V LVTTL,,,,,
reg5[12],Output,,,,PIN_L8,3.3-V LVTTL,,,,,
reg5[11],Output,,,,PIN_E6,3.3-V LVTTL,,,,,
reg5[10],Output,,,,PIN_F2,3.3-V LVTTL,,,,,
reg5[9],Output,,,,PIN_V18,3.3-V LVTTL,,,,,
reg5[8],Output,,,,PIN_T19,3.3-V LVTTL,,,,,
reg5[7],Output,,,,PIN_AA15,3.3-V LVTTL,,,,,
reg5[6],Output,,,,PIN_AB21,3.3-V LVTTL,,,,,
reg5[5],Output,,,,PIN_Y16,3.3-V LVTTL,,,,,
reg5[4],Output,,,,PIN_R15,3.3-V LVTTL,,,,,
reg5[3],Output,,,,PIN_AA8,3.3-V LVTTL,,,,,
reg5[2],Output,,,,PIN_R14,3.3-V LVTTL,,,,,
reg5[1],Output,,,,PIN_AB2,3.3-V LVTTL,,,,,
reg5[0],Output,,,,PIN_AB10,3.3-V LVTTL,,,,,
reg6[15],Output,,,,PIN_T18,3.3-V LVTTL,,,,,
reg6[14],Output,,,,PIN_B3,3.3-V LVTTL,,,,,
reg6[13],Output,,,,PIN_AA11,3.3-V LVTTL,,,,,
reg6[12],Output,,,,PIN_AA16,3.3-V LVTTL,,,,,
reg6[11],Output,,,,PIN_V16,3.3-V LVTTL,,,,,
reg6[10],Output,,,,PIN_W16,3.3-V LVTTL,,,,,
reg6[9],Output,,,,PIN_C1,3.3-V LVTTL,,,,,
reg6[8],Output,,,,PIN_H22,3.3-V LVTTL,,,,,
reg6[7],Output,,,,PIN_Y18,3.3-V LVTTL,,,,,
reg6[6],Output,,,,PIN_U15,3.3-V LVTTL,,,,,
reg6[5],Output,,,,PIN_AA19,3.3-V LVTTL,,,,,
reg6[4],Output,,,,PIN_Y3,3.3-V LVTTL,,,,,
reg6[3],Output,,,,PIN_AB15,3.3-V LVTTL,,,,,
reg6[2],Output,,,,PIN_V22,3.3-V LVTTL,,,,,
reg6[1],Output,,,,PIN_P14,3.3-V LVTTL,,,,,
reg6[0],Output,,,,PIN_R18,3.3-V LVTTL,,,,,
reg7[15],Output,,,,PIN_R11,3.3-V LVTTL,,,,,
reg7[14],Output,,,,PIN_J22,3.3-V LVTTL,,,,,
reg7[13],Output,,,,PIN_AB12,3.3-V LVTTL,,,,,
reg7[12],Output,,,,PIN_Y11,3.3-V LVTTL,,,,,
reg7[11],Output,,,,PIN_D2,3.3-V LVTTL,,,,,
reg7[10],Output,,,,PIN_Y13,3.3-V LVTTL,,,,,
reg7[9],Output,,,,PIN_V14,3.3-V LVTTL,,,,,
reg7[8],Output,,,,PIN_N15,3.3-V LVTTL,,,,,
reg7[7],Output,,,,PIN_T21,3.3-V LVTTL,,,,,
reg7[6],Output,,,,PIN_Y17,3.3-V LVTTL,,,,,
reg7[5],Output,,,,PIN_P9,3.3-V LVTTL,,,,,
reg7[4],Output,,,,PIN_F1,3.3-V LVTTL,,,,,
reg7[3],Output,,,,PIN_AB9,3.3-V LVTTL,,,,,
reg7[2],Output,,,,PIN_V11,3.3-V LVTTL,,,,,
reg7[1],Output,,,,PIN_W7,3.3-V LVTTL,,,,,
reg7[0],Output,,,,PIN_AB13,3.3-V LVTTL,,,,,
