`timescale 1 ns / 1 ns module J2fQniLbxip6pBKeCsfSnF (l0E5U5ysrwNYFWhaD6aOTT, z2UJNE6Z3dXlstgbJ1NhIFE, rTuZ5V8eNhP7SOBVsxm9PB, onHc2fJ0zUYRKk11nBMmSD, hZb7xmNE4n9sfORX3a5AGH, GXS0PwYOi1oR4DTczmwWkH, zwGn5d51u1sTfgmqhHnyOD, qIhaqchVIE5wDrCIGNRci, W9WHT9AxO0JkXKYnrbVmdC); input l0E5U5ysrwNYFWhaD6aOTT; input z2UJNE6Z3dXlstgbJ1NhIFE; input rTuZ5V8eNhP7SOBVsxm9PB; input signed [11:0] onHc2fJ0zUYRKk11nBMmSD; input signed [11:0] hZb7xmNE4n9sfORX3a5AGH; input signed [17:0] GXS0PwYOi1oR4DTczmwWkH; input signed [17:0] zwGn5d51u1sTfgmqhHnyOD; output signed [30:0] qIhaqchVIE5wDrCIGNRci; output signed [30:0] W9WHT9AxO0JkXKYnrbVmdC; wire signed [29:0] cdIo0fjBSvQZVgDb2cij9D; reg signed [29:0] Qc4F1IGpJMXho1EwhlH7NB; wire signed [29:0] hYeDSnEVAiNAngnvtoBNiC; reg signed [29:0] Rnr55KlSd1F6Ok1gOdYw1F; wire signed [30:0] kWSARCO5MDiKRWHaGUCE6D; wire signed [30:0] qBGdgbQlMKFvIdW4NFfYYC; wire signed [30:0] opGMCbX2idO4iJSf0X9zAD; reg signed [30:0] bDgNHQ1eFO4hqV1CnmaTtC; wire signed [29:0] GDPpawWTp0MecFjJYjWyGB; reg signed [29:0] UZUDOzAmw7LdLy0gB4U9nG; wire signed [29:0] rOUYhaTQ00OkCB58ZBp76D; reg signed [29:0] OPmuqZEXGTwlu0L8XyR1LF; wire signed [30:0] v61GLKUZQtqbgci3QwgzzG; wire signed [30:0] lyev4Eo8YPlsBlXd8RVRsD; wire signed [30:0] j5nTztd20war16JwyhW8SG; reg signed [30:0] LjdcKfYbXzk91sH0GgfiwH; wire UPx75EBWW7PaAnUIxipLvH; assign cdIo0fjBSvQZVgDb2cij9D = onHc2fJ0zUYRKk11nBMmSD * GXS0PwYOi1oR4DTczmwWkH; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : MXuqVWxyaJE9Z9rtV4yuS if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin Qc4F1IGpJMXho1EwhlH7NB <= 30'sb000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin Qc4F1IGpJMXho1EwhlH7NB <= cdIo0fjBSvQZVgDb2cij9D; end end end assign hYeDSnEVAiNAngnvtoBNiC = hZb7xmNE4n9sfORX3a5AGH * zwGn5d51u1sTfgmqhHnyOD; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : mbROHewCUD3PCpLC0AFeCE if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin Rnr55KlSd1F6Ok1gOdYw1F <= 30'sb000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin Rnr55KlSd1F6Ok1gOdYw1F <= hYeDSnEVAiNAngnvtoBNiC; end end end assign kWSARCO5MDiKRWHaGUCE6D = {Qc4F1IGpJMXho1EwhlH7NB[29], Qc4F1IGpJMXho1EwhlH7NB}; assign qBGdgbQlMKFvIdW4NFfYYC = {Rnr55KlSd1F6Ok1gOdYw1F[29], Rnr55KlSd1F6Ok1gOdYw1F}; assign opGMCbX2idO4iJSf0X9zAD = kWSARCO5MDiKRWHaGUCE6D - qBGdgbQlMKFvIdW4NFfYYC; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : ebmf1z0VJz2zcCLixnOCXF if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin bDgNHQ1eFO4hqV1CnmaTtC <= 31'sb0000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin bDgNHQ1eFO4hqV1CnmaTtC <= opGMCbX2idO4iJSf0X9zAD; end end end assign qIhaqchVIE5wDrCIGNRci = bDgNHQ1eFO4hqV1CnmaTtC; assign GDPpawWTp0MecFjJYjWyGB = hZb7xmNE4n9sfORX3a5AGH * GXS0PwYOi1oR4DTczmwWkH; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : bOVdRYDVx6MtHmlgVbxjxB if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin UZUDOzAmw7LdLy0gB4U9nG <= 30'sb000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin UZUDOzAmw7LdLy0gB4U9nG <= GDPpawWTp0MecFjJYjWyGB; end end end assign rOUYhaTQ00OkCB58ZBp76D = onHc2fJ0zUYRKk11nBMmSD * zwGn5d51u1sTfgmqhHnyOD; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : r0ocWUkHn1RqnrZorz7qlHE if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin OPmuqZEXGTwlu0L8XyR1LF <= 30'sb000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin OPmuqZEXGTwlu0L8XyR1LF <= rOUYhaTQ00OkCB58ZBp76D; end end end assign v61GLKUZQtqbgci3QwgzzG = {UZUDOzAmw7LdLy0gB4U9nG[29], UZUDOzAmw7LdLy0gB4U9nG}; assign lyev4Eo8YPlsBlXd8RVRsD = {OPmuqZEXGTwlu0L8XyR1LF[29], OPmuqZEXGTwlu0L8XyR1LF}; assign j5nTztd20war16JwyhW8SG = v61GLKUZQtqbgci3QwgzzG + lyev4Eo8YPlsBlXd8RVRsD; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : o7o3C3Xls3Z5JprBb984kC if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin LjdcKfYbXzk91sH0GgfiwH <= 31'sb0000000000000000000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin LjdcKfYbXzk91sH0GgfiwH <= j5nTztd20war16JwyhW8SG; end end end assign W9WHT9AxO0JkXKYnrbVmdC = LjdcKfYbXzk91sH0GgfiwH; endmodule