{"Source Block": ["hdl/library/axi_dmac/request_arb.v@277:287@HdlIdDef", "wire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@278:288", "wire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@274:284", "wire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n"], ["hdl/library/axi_dmac/request_arb.v@273:283", "\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\n"], ["hdl/library/axi_dmac/request_arb.v@281:291", "wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\n"], ["hdl/library/axi_dmac/request_arb.v@276:286", "wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@275:285", "wire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\n"], ["hdl/library/axi_dmac/request_arb.v@279:289", "wire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\n"]], "Diff Content": {"Delete": [[282, "wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\n"]], "Add": []}}