-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\LTE_MIB_H_ip_src_Start_Pulse_Generator.vhd
-- Created: 2022-05-23 17:26:55
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_Start_Pulse_Generator
-- Source Path: zynqRadioHWSWLTEMIBDetectorRFSoC2x2/LTE_MIB_HDL/Preprocessor/Start Pulse Generator
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_Start_Pulse_Generator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        startIn                           :   IN    std_logic;
        startOut                          :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_Start_Pulse_Generator;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_Start_Pulse_Generator IS

  -- Signals
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;

BEGIN
  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay_out1 <= startIn;
      END IF;
    END IF;
  END PROCESS Delay_process;


  Logical_Operator1_out1 <= startIn XOR Delay_out1;

  Logical_Operator2_out1 <= startIn AND Logical_Operator1_out1;

  startOut <= Logical_Operator2_out1;

END rtl;

