//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35813241
// Cuda compilation tools, release 12.9, V12.9.41
// Based on NVVM 7.0.1
//

.version 8.8
.target sm_52
.address_size 64

	// .globl	__raygen__rg
.const .align 8 .b8 params[16];

.visible .entry __raygen__rg()
{
	.reg .f32 	%f<4>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	// begin inline asm
	call (%r1), _optix_get_launch_index_x, ();
	// end inline asm
	// begin inline asm
	call (%r2), _optix_get_launch_index_y, ();
	// end inline asm
	ld.const.u32 	%r3, [params+8];
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	ld.const.u64 	%rd1, [params];
	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r4, 16;
	add.s64 	%rd4, %rd2, %rd3;
	mov.f32 	%f1, 0f3D4CCCCD;
	mov.f32 	%f2, 0f3E99999A;
	mov.f32 	%f3, 0f3F800000;
	st.global.v4.f32 	[%rd4], {%f3, %f2, %f1, %f3};
	ret;

}
	// .globl	__miss__ms
.visible .entry __miss__ms()
{



	ret;

}
	// .globl	__closesthit__ch
.visible .entry __closesthit__ch()
{



	ret;

}

