#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 19 17:32:33 2021
# Process ID: 20216
# Current directory: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.runs/synth_1
# Command line: vivado.exe -log PCIe_SSD_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCIe_SSD_wrapper.tcl
# Log file: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.runs/synth_1/PCIe_SSD_wrapper.vds
# Journal file: D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PCIe_SSD_wrapper.tcl -notrace
