$date
	Wed Sep 17 22:30:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_4_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " carry $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module u1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 + carry $end
$var wire 1 % cin $end
$var wire 1 . sum $end
$upscope $end
$scope module u2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * carry $end
$var wire 1 + cin $end
$var wire 1 1 sum $end
$upscope $end
$scope module u3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) carry $end
$var wire 1 * cin $end
$var wire 1 4 sum $end
$upscope $end
$scope module u4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 " carry $end
$var wire 1 ) cin $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
11
14
17
1+
1*
1)
1"
b1111 !
b1111 (
1.
1-
10
13
16
1,
1/
12
15
1%
b1111 $
b1111 '
b1111 #
b1111 &
#20
04
07
0*
0)
0"
b10 !
b10 (
0.
00
03
06
0/
02
05
0%
b1 $
b1 '
b1 #
b1 &
#30
01
14
17
0+
1*
1)
b1101 !
b1101 (
1.
0-
10
13
0,
1/
12
1%
b110 $
b110 '
b110 #
b110 &
#40
07
0)
b100 !
b100 (
0.
03
02
0%
b10 $
b10 '
b10 #
b10 &
#50
11
04
17
1+
0*
1)
b1011 !
b1011 (
1.
1-
00
13
1,
0/
12
1%
b101 $
b101 '
b101 #
b101 &
#60
14
07
1*
0)
b110 !
b110 (
0.
10
03
1/
02
0%
b11 $
b11 '
b11 #
b11 &
#70
01
04
17
0+
0*
1)
b1001 !
b1001 (
1.
0-
00
13
0,
0/
12
1%
b100 $
b100 '
b100 #
b100 &
#80
07
0)
b0 !
b0 (
0.
03
02
0%
b0 $
b0 '
b0 #
b0 &
#90
1"
1)
1*
1+
01
04
07
b1 !
b1 (
1.
1-
1,
1/
12
15
1%
b1 $
b1 '
b1111 #
b1111 &
