==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 200ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100ffg1156-1'
INFO: [HLS 200-10] Analyzing design file 'NN_CPP/NN.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 101.684 ; gain = 44.996
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.723 ; gain = 45.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 123.223 ; gain = 66.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_w' into 'NN' (NN_CPP/NN.cpp:235) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 127.066 ; gain = 70.379
INFO: [XFORM 203-102] Partitioning array 'x.V' automatically.
INFO: [XFORM 203-101] Partitioning array 'w'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'tanh'  accessed through non-constant indices on dimension 1 (NN_CPP/NN.cpp:261:34), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'tanh'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'read_w' into 'NN' (NN_CPP/NN.cpp:235) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (NN_CPP/NN.cpp:292:1) in function 'NN'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i18P.i7' into 'NN'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i18P.i7' into 'NN'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i18P.i7' into 'NN'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i18P.i7' into 'NN'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 157.297 ; gain = 100.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 159.227 ; gain = 102.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NN'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.779 seconds; current allocated memory: 107.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 108.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NN'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'NN/U0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'NN/U1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'NN/U2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'NN/Y0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'NN/Y1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'NN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'n_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_V_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_18s_15ns_30_1_1' to 'NN_mul_mul_18s_15bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_14ns_30s_30_1_1' to 'NN_mac_muladd_18scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_15ns_30s_30_1_1' to 'NN_mac_muladd_18sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_18s_16ns_30_1_1' to 'NN_mul_mul_18s_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_16ns_30s_30_1_1' to 'NN_mac_muladd_18sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_13ns_30s_30_1_1' to 'NN_mac_muladd_18sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_16ns_18s_34_1_1' to 'NN_mul_mul_16ns_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_15ns_18s_34s_35_1_1' to 'NN_mac_muladd_15nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_15ns_18s_33_1_1' to 'NN_mul_mul_15ns_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_15ns_34s_34_1_1' to 'NN_mac_muladd_18skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_18s_16ns_34_1_1' to 'NN_mul_mul_18s_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_18s_14ns_32_1_1' to 'NN_mul_mul_18s_14mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mul_mul_18s_15ns_33_1_1' to 'NN_mul_mul_18s_15ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_15ns_34s_35_1_1' to 'NN_mac_muladd_18socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_13ns_30ns_30_1_1' to 'NN_mac_muladd_18spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_12ns_30ns_30_1_1' to 'NN_mac_muladd_18sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_11ns_30s_30_1_1' to 'NN_mac_muladd_18srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'NN_mac_muladd_18s_10ns_30s_30_1_1' to 'NN_mac_muladd_18ssc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_15nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18sdEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18sg8j': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18skbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18socq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18spcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18sqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18srcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mac_muladd_18ssc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_15ns_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_16ns_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_18s_14mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_18s_15bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_18s_15ncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_18s_16eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mul_mul_18s_16lbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'NN_mux_1287_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NN'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 111.823 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 167.926 ; gain = 111.238
INFO: [SYSC 207-301] Generating SystemC RTL for NN.
INFO: [VHDL 208-304] Generating VHDL RTL for NN.
INFO: [VLOG 209-307] Generating Verilog RTL for NN.
INFO: [HLS 200-112] Total elapsed time: 26.28 seconds; peak allocated memory: 111.823 MB.
