<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVSubtarget.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVSubtarget.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVSubtarget_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVSubtarget.cpp - RISCV Subtarget Information ------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the RISCV specific subclass of TargetSubtargetInfo.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVCallLowering_8h.html">GISel/RISCVCallLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVLegalizerInfo_8h.html">GISel/RISCVLegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterBankInfo_8h.html">GISel/RISCVRegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVFrameLowering_8h.html">RISCVFrameLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMacroFusion_8h.html">RISCVMacroFusion.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="RISCVSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   26</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;riscv-subtarget&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="RISCVSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">   28</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="RISCVSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">   29</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;RISCVGenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RISCVSubtarget_8cpp.html#a955799b45901b29b4e8a5083e0ffa9bc">EnableSubRegLiveness</a>(<span class="stringliteral">&quot;riscv-enable-subreg-liveness&quot;</span>,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="RISCVSubtarget_8cpp.html#a42776778391debd381be1e7d7f7c0e28">RVVVectorLMULMax</a>(</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="stringliteral">&quot;riscv-v-fixed-length-vector-lmul-max&quot;</span>,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;The maximum LMUL value to use for fixed length vectors. &quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;             <span class="stringliteral">&quot;Fractional LMUL values are not supported.&quot;</span>),</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(8), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RISCVSubtarget_8cpp.html#ad7d730a00dfc468fd85fbd9ad79beecf">RISCVDisableUsingConstantPoolForLargeInts</a>(</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="stringliteral">&quot;riscv-disable-using-constant-pool-for-large-ints&quot;</span>,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable using constant pool for large integers.&quot;</span>),</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="RISCVSubtarget_8cpp.html#aaa81b32972f8b25b63dce576470ee71a">RISCVMaxBuildIntsCost</a>(</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="stringliteral">&quot;riscv-max-build-ints-cost&quot;</span>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;The maximum cost used for building integers.&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0),</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keywordtype">void</span> RISCVSubtarget::anchor() {}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;RISCVSubtarget::initializeSubtargetDependencies(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TuneCPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                                <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName) {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// Determine default and user-specified characteristics</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = <a class="code" href="namespacellvm_1_1ARM.html#a5667e0461a51d2c4887056c3f684c341adf1f3edb9115acb0a1e04209b7a9937b">TT</a>.isArch64Bit();</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">if</span> (CPU.<a class="code" href="classllvm_1_1StringRef.html#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>() || CPU == <span class="stringliteral">&quot;generic&quot;</span>)</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    CPU = Is64Bit ? <span class="stringliteral">&quot;generic-rv64&quot;</span> : <span class="stringliteral">&quot;generic-rv32&quot;</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">if</span> (TuneCPU.<a class="code" href="classllvm_1_1StringRef.html#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>())</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    TuneCPU = CPU;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1RISCVSubtarget.html#ac1eef4715bae7fe3cc35da63667375cc">ParseSubtargetFeatures</a>(CPU, TuneCPU, <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    XLenVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    XLen = 64;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#aaf73f32a2ee0338a1bffa1bc2139c181">RISCVABI::computeTargetABI</a>(TT, getFeatureBits(), ABIName);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">RISCVFeatures::validate</a>(TT, getFeatureBits());</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a6aeedbb2a07de13359931bcfa7ac874b">   76</a></span>&#160;<a class="code" href="classllvm_1_1RISCVSubtarget.html#a6aeedbb2a07de13359931bcfa7ac874b">RISCVSubtarget::RISCVSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TuneCPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName, <span class="keywordtype">unsigned</span> RVVVectorBitsMin,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                               <span class="keywordtype">unsigned</span> RVVVectorBitsMax,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    : <a class="code" href="classRISCVGenSubtargetInfo.html">RISCVGenSubtargetInfo</a>(TT, CPU, TuneCPU, <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>),</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      RVVVectorBitsMin(RVVVectorBitsMin), RVVVectorBitsMax(RVVVectorBitsMax),</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      FrameLowering(</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;          initializeSubtargetDependencies(TT, CPU, TuneCPU, <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>, ABIName)),</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <a class="code" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a>(*<a class="code" href="lib_2Analysis_2README_8txt.html#ad5ccdce1179bbfb942a084b3005f360d">this</a>), RegInfo(getHwMode()), TLInfo(<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, *<a class="code" href="lib_2Analysis_2README_8txt.html#ad5ccdce1179bbfb942a084b3005f360d">this</a>) {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCV.html#aaf3e6f05d9999d2e965b5c91e4718f2e">RISCV::isX18ReservedByDefault</a>(TT))</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    UserReservedRegister.set(RISCV::X18);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1RISCVCallLowering.html">RISCVCallLowering</a>(*<a class="code" href="classllvm_1_1RISCVSubtarget.html#a4deda7cfdd850ff23870541a5991f0fc">getTargetLowering</a>()));</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1RISCVLegalizerInfo.html">RISCVLegalizerInfo</a>(*<span class="keyword">this</span>));</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">auto</span> *RBI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1RISCVRegisterBankInfo.html">RISCVRegisterBankInfo</a>(*<a class="code" href="classllvm_1_1RISCVSubtarget.html#ae6a9afeb2cb6f09a2b3ae38beda73695">getRegisterInfo</a>());</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">RegBankInfo</a>.reset(RBI);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>.reset(<a class="code" href="namespacellvm.html#ae974a6e1e8d36c812c0f9199c88c3d4f">createRISCVInstructionSelector</a>(</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> *<span class="keyword">&gt;</span>(&amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>), *<span class="keyword">this</span>, *RBI));</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a86cde408d11d9915b137c4e8cba0facc">   98</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a86cde408d11d9915b137c4e8cba0facc">RISCVSubtarget::getCallLowering</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">CallLoweringInfo</a>.get();</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a88541540ee7e0ef805182d0046f14c69">  102</a></span>&#160;<a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a88541540ee7e0ef805182d0046f14c69">RISCVSubtarget::getInstructionSelector</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">InstSelector</a>.get();</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a0ffb2584de0f2af385367245d5d1e4ab">  106</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a0ffb2584de0f2af385367245d5d1e4ab">RISCVSubtarget::getLegalizerInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>.get();</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a19872edc1d55ba0d27cb0f084ba3d2b3">  110</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *<a class="code" href="classllvm_1_1RISCVSubtarget.html#a19872edc1d55ba0d27cb0f084ba3d2b3">RISCVSubtarget::getRegBankInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">RegBankInfo</a>.get();</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#aaaa45ce52d82a76626fd2af082a6fa52">  114</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#aaaa45ce52d82a76626fd2af082a6fa52">RISCVSubtarget::useConstantPoolForLargeInts</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="RISCVSubtarget_8cpp.html#ad7d730a00dfc468fd85fbd9ad79beecf">RISCVDisableUsingConstantPoolForLargeInts</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a88dc8b839aabb06854d711317cbbdac8">  118</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a88dc8b839aabb06854d711317cbbdac8">RISCVSubtarget::getMaxBuildIntsCost</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// Loading integer from constant pool needs two instructions (the reason why</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// the minimum cost is 2): an address calculation instruction and a load</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// instruction. Usually, address calculation and instructions used for</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// building integers (addi, slli, etc.) can be done in one cycle, so here we</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// set the default cost to (LoadLatency + 1) if no threshold is provided.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVSubtarget_8cpp.html#aaa81b32972f8b25b63dce576470ee71a">RISCVMaxBuildIntsCost</a> == 0</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;             ? getSchedModel().LoadLatency + 1</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;             : std::max&lt;unsigned&gt;(2, <a class="code" href="RISCVSubtarget_8cpp.html#aaa81b32972f8b25b63dce576470ee71a">RISCVMaxBuildIntsCost</a>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#abc8c58c51b71cc3be9ed385cd5b3023c">  129</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#abc8c58c51b71cc3be9ed385cd5b3023c">RISCVSubtarget::getMaxRVVVectorSizeInBits</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RISCVSubtarget.html#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;         <span class="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</span>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// ZvlLen specifies the minimum required vlen. The upper bound provided by</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// riscv-v-vector-bits-max should be no less than it.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (RVVVectorBitsMax != 0 &amp;&amp; RVVVectorBitsMax &lt; ZvlLen)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;riscv-v-vector-bits-max specified is lower &quot;</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                       <span class="stringliteral">&quot;than the Zvl*b limitation&quot;</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">return</span> RVVVectorBitsMax;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a6751a4e61c691a8135fd00df58004016">  142</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a6751a4e61c691a8135fd00df58004016">RISCVSubtarget::getMinRVVVectorSizeInBits</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RISCVSubtarget.html#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;         <span class="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">if</span> (RVVVectorBitsMin == -1U)</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> ZvlLen;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// ZvlLen specifies the minimum required vlen. The lower bound provided by</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// riscv-v-vector-bits-min should be no less than it.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">if</span> (RVVVectorBitsMin != 0 &amp;&amp; RVVVectorBitsMin &lt; ZvlLen)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;riscv-v-vector-bits-min specified is lower &quot;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                       <span class="stringliteral">&quot;than the Zvl*b limitation&quot;</span>);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">return</span> RVVVectorBitsMin;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a1aca129a5e6a4d7fd2f6b2e70bc6e43f">  158</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a1aca129a5e6a4d7fd2f6b2e70bc6e43f">RISCVSubtarget::getMaxLMULForFixedLengthVectors</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RISCVSubtarget.html#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         <span class="stringliteral">&quot;Tried to get vector length without Zve or V extension support!&quot;</span>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="RISCVSubtarget_8cpp.html#a42776778391debd381be1e7d7f7c0e28">RVVVectorLMULMax</a> &lt;= 8 &amp;&amp;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         llvm::has_single_bit&lt;uint32_t&gt;(<a class="code" href="RISCVSubtarget_8cpp.html#a42776778391debd381be1e7d7f7c0e28">RVVVectorLMULMax</a>) &amp;&amp;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;         <span class="stringliteral">&quot;V extension requires a LMUL to be at most 8 and a power of 2!&quot;</span>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a>(std::clamp&lt;unsigned&gt;(<a class="code" href="RISCVSubtarget_8cpp.html#a42776778391debd381be1e7d7f7c0e28">RVVVectorLMULMax</a>, 1, 8));</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a4ad0f5d235cb1bbabac4b7534c5c264c">  167</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a4ad0f5d235cb1bbabac4b7534c5c264c">RISCVSubtarget::useRVVForFixedLengthVectors</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a9227d5dccc1baf1834e4b98c5b9502e5">hasVInstructions</a>() &amp;&amp; <a class="code" href="classllvm_1_1RISCVSubtarget.html#a6751a4e61c691a8135fd00df58004016">getMinRVVVectorSizeInBits</a>() != 0;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#ae9266d39a98a9bff394ac07b1b68a0d0">  171</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#ae9266d39a98a9bff394ac07b1b68a0d0">RISCVSubtarget::enableSubRegLiveness</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// FIXME: Enable subregister liveness by default for RVV to better handle</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// LMUL&gt;1 and segment load/store.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVSubtarget_8cpp.html#a955799b45901b29b4e8a5083e0ffa9bc">EnableSubRegLiveness</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVSubtarget.html#a3546bf030a001b64a193300486a33fdf">  177</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html#a3546bf030a001b64a193300486a33fdf">RISCVSubtarget::getPostRAMutations</a>(</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; &amp;Mutations)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  Mutations.push_back(<a class="code" href="namespacellvm.html#a456599678a5e6194f5b4eb66b8ad5f5d">createRISCVMacroFusionDAGMutation</a>());</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aRISCVMacroFusion_8h_html"><div class="ttname"><a href="RISCVMacroFusion_8h.html">RISCVMacroFusion.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a3546bf030a001b64a193300486a33fdf"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a3546bf030a001b64a193300486a33fdf">llvm::RISCVSubtarget::getPostRAMutations</a></div><div class="ttdeci">void getPostRAMutations(std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt;&gt; &amp;Mutations) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00177">RISCVSubtarget.cpp:177</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae974a6e1e8d36c812c0f9199c88c3d4f"><div class="ttname"><a href="namespacellvm.html#ae974a6e1e8d36c812c0f9199c88c3d4f">llvm::createRISCVInstructionSelector</a></div><div class="ttdeci">InstructionSelector * createRISCVInstructionSelector(const RISCVTargetMachine &amp;TM, RISCVSubtarget &amp;Subtarget, RISCVRegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstructionSelector_8cpp_source.html#l00098">RISCVInstructionSelector.cpp:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a5667e0461a51d2c4887056c3f684c341adf1f3edb9115acb0a1e04209b7a9937b"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a5667e0461a51d2c4887056c3f684c341adf1f3edb9115acb0a1e04209b7a9937b">llvm::ARM::PredBlockMask::TT</a></div><div class="ttdeci">@ TT</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a4ad0f5d235cb1bbabac4b7534c5c264c"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a4ad0f5d235cb1bbabac4b7534c5c264c">llvm::RISCVSubtarget::useRVVForFixedLengthVectors</a></div><div class="ttdeci">bool useRVVForFixedLengthVectors() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00167">RISCVSubtarget.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_aaf3e6f05d9999d2e965b5c91e4718f2e"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#aaf3e6f05d9999d2e965b5c91e4718f2e">llvm::RISCV::isX18ReservedByDefault</a></div><div class="ttdeci">bool isX18ReservedByDefault(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetParser_8cpp_source.html#l00104">RISCVTargetParser.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a4deda7cfdd850ff23870541a5991f0fc"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a4deda7cfdd850ff23870541a5991f0fc">llvm::RISCVSubtarget::getTargetLowering</a></div><div class="ttdeci">const RISCVTargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00090">RISCVSubtarget.h:90</a></div></div>
<div class="ttc" id="aRISCVLegalizerInfo_8h_html"><div class="ttname"><a href="RISCVLegalizerInfo_8h.html">RISCVLegalizerInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVRegisterBankInfo.html">llvm::RISCVRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterBankInfo_8h_source.html#l00032">RISCVRegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8cpp_html_ad7d730a00dfc468fd85fbd9ad79beecf"><div class="ttname"><a href="RISCVSubtarget_8cpp.html#ad7d730a00dfc468fd85fbd9ad79beecf">RISCVDisableUsingConstantPoolForLargeInts</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; RISCVDisableUsingConstantPoolForLargeInts(&quot;riscv-disable-using-constant-pool-for-large-ints&quot;, cl::desc(&quot;Disable using constant pool for large integers.&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a9227d5dccc1baf1834e4b98c5b9502e5"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a9227d5dccc1baf1834e4b98c5b9502e5">llvm::RISCVSubtarget::hasVInstructions</a></div><div class="ttdeci">bool hasVInstructions() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00144">RISCVSubtarget.h:144</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_ae9266d39a98a9bff394ac07b1b68a0d0"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ae9266d39a98a9bff394ac07b1b68a0d0">llvm::RISCVSubtarget::enableSubRegLiveness</a></div><div class="ttdeci">bool enableSubRegLiveness() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00171">RISCVSubtarget.cpp:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a86cde408d11d9915b137c4e8cba0facc"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a86cde408d11d9915b137c4e8cba0facc">llvm::RISCVSubtarget::getCallLowering</a></div><div class="ttdeci">const CallLowering * getCallLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00098">RISCVSubtarget.cpp:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html">llvm::RISCVTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8h_source.html#l00024">RISCVTargetMachine.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_ad3a2e85935aebd42dd415a8061583a3a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ad3a2e85935aebd42dd415a8061583a3a">llvm::RISCVSubtarget::CallLoweringInfo</a></div><div class="ttdeci">std::unique_ptr&lt; CallLowering &gt; CallLoweringInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00161">RISCVSubtarget.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFeatures_html_a33bd43741ac5adb4b9a36f946b927cda"><div class="ttname"><a href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">llvm::RISCVFeatures::validate</a></div><div class="ttdeci">void validate(const Triple &amp;TT, const FeatureBitset &amp;FeatureBits)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00099">RISCVBaseInfo.cpp:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVCallLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVCallLowering.html">llvm::RISCVCallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVCallLowering_8h_source.html#l00025">RISCVCallLowering.h:25</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_a6ab56a96ea40bb332e1a049c59e67258"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></div><div class="ttdeci">return InstrInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00708">RISCVInsertVSETVLI.cpp:708</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8cpp_html_a955799b45901b29b4e8a5083e0ffa9bc"><div class="ttname"><a href="RISCVSubtarget_8cpp.html#a955799b45901b29b4e8a5083e0ffa9bc">EnableSubRegLiveness</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSubRegLiveness(&quot;riscv-enable-subreg-liveness&quot;, cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00036">Legalizer.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a2dc80c585ad5882da8cae7b5968f7e74"><div class="ttname"><a href="classllvm_1_1StringRef.html#a2dc80c585ad5882da8cae7b5968f7e74">llvm::StringRef::empty</a></div><div class="ttdeci">constexpr bool empty() const</div><div class="ttdoc">empty - Check if the string is empty.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00134">StringRef.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_abc8c58c51b71cc3be9ed385cd5b3023c"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#abc8c58c51b71cc3be9ed385cd5b3023c">llvm::RISCVSubtarget::getMaxRVVVectorSizeInBits</a></div><div class="ttdeci">unsigned getMaxRVVVectorSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00129">RISCVSubtarget.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00434">InstructionSelector.h:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a88dc8b839aabb06854d711317cbbdac8"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a88dc8b839aabb06854d711317cbbdac8">llvm::RISCVSubtarget::getMaxBuildIntsCost</a></div><div class="ttdeci">unsigned getMaxBuildIntsCost() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00118">RISCVSubtarget.cpp:118</a></div></div>
<div class="ttc" id="aRISCVCallLowering_8h_html"><div class="ttname"><a href="RISCVCallLowering_8h.html">RISCVCallLowering.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86AS_html_aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdeci">@ FS</div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00201">X86.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a1aca129a5e6a4d7fd2f6b2e70bc6e43f"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a1aca129a5e6a4d7fd2f6b2e70bc6e43f">llvm::RISCVSubtarget::getMaxLMULForFixedLengthVectors</a></div><div class="ttdeci">unsigned getMaxLMULForFixedLengthVectors() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00158">RISCVSubtarget.cpp:158</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a19872edc1d55ba0d27cb0f084ba3d2b3"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a19872edc1d55ba0d27cb0f084ba3d2b3">llvm::RISCVSubtarget::getRegBankInfo</a></div><div class="ttdeci">const RegisterBankInfo * getRegBankInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00110">RISCVSubtarget.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_html_a456599678a5e6194f5b4eb66b8ad5f5d"><div class="ttname"><a href="namespacellvm.html#a456599678a5e6194f5b4eb66b8ad5f5d">llvm::createRISCVMacroFusionDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createRISCVMacroFusionDAGMutation()</div><div class="ttdoc">Note that you have to add: DAG.addMutation(createRISCVMacroFusionDAGMutation()); to RISCVPassConfig::...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMacroFusion_8cpp_source.html#l00071">RISCVMacroFusion.cpp:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="alib_2Analysis_2README_8txt_html_ad5ccdce1179bbfb942a084b3005f360d"><div class="ttname"><a href="lib_2Analysis_2README_8txt.html#ad5ccdce1179bbfb942a084b3005f360d">this</a></div><div class="ttdeci">Analysis the ScalarEvolution expression for r is this</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Analysis_2README_8txt_source.html#l00008">README.txt:8</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_ae6a9afeb2cb6f09a2b3ae38beda73695"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ae6a9afeb2cb6f09a2b3ae38beda73695">llvm::RISCVSubtarget::getRegisterInfo</a></div><div class="ttdeci">const RISCVRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00087">RISCVSubtarget.h:87</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8cpp_html_a42776778391debd381be1e7d7f7c0e28"><div class="ttname"><a href="RISCVSubtarget_8cpp.html#a42776778391debd381be1e7d7f7c0e28">RVVVectorLMULMax</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; RVVVectorLMULMax(&quot;riscv-v-fixed-length-vector-lmul-max&quot;, cl::desc(&quot;The maximum LMUL value to use for fixed length vectors. &quot; &quot;Fractional LMUL values are not supported.&quot;), cl::init(8), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a682696b4052b64944c95d9eed5c1edf4"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a682696b4052b64944c95d9eed5c1edf4">llvm::RISCVSubtarget::InstSelector</a></div><div class="ttdeci">std::unique_ptr&lt; InstructionSelector &gt; InstSelector</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00162">RISCVSubtarget.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVLegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVLegalizerInfo.html">llvm::RISCVLegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVLegalizerInfo_8h_source.html#l00023">RISCVLegalizerInfo.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae22967d11b695d268992470debfae4b2"><div class="ttname"><a href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a></div><div class="ttdeci">T bit_floor(T Value)</div><div class="ttdoc">Returns the largest integral power of two no greater than Value if Value is nonzero.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00291">bit.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_aaf73f32a2ee0338a1bffa1bc2139c181"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#aaf73f32a2ee0338a1bffa1bc2139c181">llvm::RISCVABI::computeTargetABI</a></div><div class="ttdeci">ABI computeTargetABI(const Triple &amp;TT, FeatureBitset FeatureBits, StringRef ABIName)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00039">RISCVBaseInfo.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a0ffb2584de0f2af385367245d5d1e4ab"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a0ffb2584de0f2af385367245d5d1e4ab">llvm::RISCVSubtarget::getLegalizerInfo</a></div><div class="ttdeci">const LegalizerInfo * getLegalizerInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00106">RISCVSubtarget.cpp:106</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aRISCVFrameLowering_8h_html"><div class="ttname"><a href="RISCVFrameLowering_8h.html">RISCVFrameLowering.h</a></div></div>
<div class="ttc" id="aclassRISCVGenSubtargetInfo_html"><div class="ttname"><a href="classRISCVGenSubtargetInfo.html">RISCVGenSubtargetInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a4e89dceb25d5026d0fd92bab6c45d901"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a4e89dceb25d5026d0fd92bab6c45d901">llvm::RISCVSubtarget::RegBankInfo</a></div><div class="ttdeci">std::unique_ptr&lt; RegisterBankInfo &gt; RegBankInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00164">RISCVSubtarget.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a6aeedbb2a07de13359931bcfa7ac874b"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a6aeedbb2a07de13359931bcfa7ac874b">llvm::RISCVSubtarget::RISCVSubtarget</a></div><div class="ttdeci">RISCVSubtarget(const Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS, StringRef ABIName, unsigned RVVVectorBitsMin, unsigned RVVVectorLMULMax, const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00076">RISCVSubtarget.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_ac1eef4715bae7fe3cc35da63667375cc"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#ac1eef4715bae7fe3cc35da63667375cc">llvm::RISCVSubtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS)</div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l01198">LegalizerInfo.h:1198</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8cpp_html_aaa81b32972f8b25b63dce576470ee71a"><div class="ttname"><a href="RISCVSubtarget_8cpp.html#aaa81b32972f8b25b63dce576470ee71a">RISCVMaxBuildIntsCost</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; RISCVMaxBuildIntsCost(&quot;riscv-max-build-ints-cost&quot;, cl::desc(&quot;The maximum cost used for building integers.&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a6751a4e61c691a8135fd00df58004016"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a6751a4e61c691a8135fd00df58004016">llvm::RISCVSubtarget::getMinRVVVectorSizeInBits</a></div><div class="ttdeci">unsigned getMinRVVVectorSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00142">RISCVSubtarget.cpp:142</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00044">CallLowering.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_aaaa45ce52d82a76626fd2af082a6fa52"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#aaaa45ce52d82a76626fd2af082a6fa52">llvm::RISCVSubtarget::useConstantPoolForLargeInts</a></div><div class="ttdeci">bool useConstantPoolForLargeInts() const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00114">RISCVSubtarget.cpp:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a88541540ee7e0ef805182d0046f14c69"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a88541540ee7e0ef805182d0046f14c69">llvm::RISCVSubtarget::getInstructionSelector</a></div><div class="ttdeci">InstructionSelector * getInstructionSelector() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8cpp_source.html#l00102">RISCVSubtarget.cpp:102</a></div></div>
<div class="ttc" id="aRISCVRegisterBankInfo_8h_html"><div class="ttname"><a href="RISCVRegisterBankInfo_8h.html">RISCVRegisterBankInfo.h</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8h_html"><div class="ttname"><a href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:49 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
