# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" \
"../../../../project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" \
"../../../../project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" \

# Do not sort compile order
nosort
