<DOC>
<DOCNO>
EP-0010599
</DOCNO>
<TEXT>
<DATE>
19800514
</DATE>
<IPC-CLASSIFICATIONS>
H03K-3/037 G11C-19/14 G01R-31/28 <main>H03K-3/037</main> G06F-11/22 H03K-19/20 H03K-3/00 H03K-3/027 G11C-29/00 G11C-19/00 H03K-3/286 H03K-5/15 G01R-31/3185 H03K-19/003 G06F-7/00 H03K-23/00 G11C-19/28 
</IPC-CLASSIFICATIONS>
<TITLE>
shift register latch circuit operable as a d-type edge trigger and counter comprising a plurality of such latch circuits.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation  <sep>
</APPLICANT>
<INVENTOR>
brown david john<sep>walther ronald g<sep>williams thomas walter<sep>wrigglesworth michael denis<sep>brown, david john<sep>walther, ronald g.<sep>williams, thomas walter<sep>wrigglesworth, michael denis<sep>brown, david john9 woodlands waynorth baddesley southampton, so5 9hegb<sep>walther, ronald g.3604 horton street apartment 302raleigh north carolinaus<sep>williams, thomas walter318 sunset streetlongmont colorado 80501us<sep>wrigglesworth, michael denis39 longfield courtpembroke park portsmouth, po1 2tbgb<sep>brown, david john<sep>walther, ronald g.<sep>williams, thomas walter<sep>wrigglesworth, michael denis<sep>brown, david john9 woodlands waynorth baddesley southampton, so5 9hegb<sep>walther, ronald g.3604 horton street apartment 302raleigh north carolinaus<sep>williams, thomas walter318 sunset streetlongmont colorado 80501us<sep>wrigglesworth, michael denis39 longfield courtpembroke park portsmouth, po1 2tbgb<sep>
</INVENTOR>
<ABSTRACT>
a shift register latch circuit consists of a polarity hold  latch (1) connected to a set/reset latch (2).  the latches  can be clocked with separate non-overlapping clock trains  (+a, +b and +c) so that automatically generated test pat足 terns can be applied to a scan input (s) to test the circuit.   this conforms to the so-called level sensitive scan design  (lssd) rules.  during system operation, the shift register  latch circuit operates as a "d" type edge trigger by con足 necting the clock input (+b) of the set/reset latch (2) to the  clock (-c) supplied to the polarity hold latch (1).  by con足 necting a number of shift register latches together a john足 son counter can be formed and by clocking all latches with  a single oscillator, a series of non-overlapping clock trains  can be produced.  implementations of the shift register latch  in and circuits or and or invert circuits are described.  
</ABSTRACT>
</TEXT>
</DOC>
