Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jul  7 17:14:49 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.714    -1310.791                    114                  724       -0.032       -0.032                      1                  724       -0.350       -0.350                       1                   618  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int_1                                    {1.250 6.250}        10.000          100.000         
  clk_int_1                                        {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.594        0.000                      0                  228        0.098        0.000                      0                  228        3.000        0.000                       0                   203  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.768        0.000                      0                   83        0.133        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  ADC2/LTC2195_SPI_inst/spi_clk                          3.623        0.000                      0                   69        0.164        0.000                      0                   69        4.220        0.000                       0                    41  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   3.489        0.000                      0                   32        0.263        0.000                      0                   32        2.100        0.000                       0                    51  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  clk_div_int_1                                          8.723        0.000                      0                    7        0.210        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int_1                                                                                                                                                                                         -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       5.631        0.000                      0                   61        0.254        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    2.479        0.000                      0                    6        2.785        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.392        0.000                      0                    1        0.327        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    1.728        0.000                      0                    8        2.838        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    1.539        0.000                      0                    1        1.208        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    1.481        0.000                      0                    1        1.386        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    3.707        0.000                      0                    1        0.220        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.279        0.000                      0                    1        0.419        0.000                      0                    1  
clk_div_int_1                                    clk                                                    0.383        0.000                      0                   24        2.909        0.000                      0                   24  
rstLEDclk/clk__0                                 clk                                                    2.279        0.000                      0                    1        0.724        0.000                      0                    1  
rst_in                                           clk                                                    0.466        0.000                      0                    8        1.245        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -1.581       -5.876                      5                    6        3.368        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -1.531       -1.531                      1                    1        4.380        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -5.048     -160.100                     60                   61        0.738        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -14.462     -727.241                     61                   61        2.985        0.000                      0                   61  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -2.479       -4.757                      2                    2        4.630        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -2.791       -8.188                      3                    3        5.073        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          0.271        0.000                      0                    1        3.468        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          0.378        0.000                      0                   44        0.349        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                        -12.822     -497.694                     44                   44        3.072        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   0.844        0.000                      0                   32        0.086        0.000                      0                   32  
clk                                              clk_div_int_1                                          1.910        0.000                      0                    1        4.421        0.000                      0                    1  
rst_in                                           clk_div_int_1                                          0.342        0.000                      0                    7        1.453        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       1.857        0.000                      0                    1        1.221        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.743        0.000                      0                    8        1.315        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -3.534       -3.534                      1                    2        3.065        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -3.106       -3.106                      1                   30       -0.032       -0.032                      1                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.891        0.000                      0                   10        1.508        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.842       -0.842                      1                   43        1.371        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -9.749      -19.498                      2                    2       11.686        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                    -0.699       -1.397                      2                    2        4.476        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                    -1.841       -3.683                      2                    2        4.763        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                   -12.455      -12.455                      1                    1       12.901        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                    -2.189       -2.189                      1                    1        4.472        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     0.075        0.000                      0                    1        3.257        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -6.980      -13.960                      2                    2        9.482        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                     -15.714      -15.714                      1                    1       14.699        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                      -5.113       -5.113                      1                    5        2.573        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -7.112      -12.646                      2                    2        8.833        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                      -3.022       -3.022                      1                    6        1.332        0.000                      0                    6  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.199        0.000                      0                    2        1.295        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.770        0.000                      0                    4        1.967        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          0.513        0.000                      0                    2        2.151        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          4.664        0.000                      0                   20        0.102        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                          0.441        0.000                      0                   33        1.505        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                      -6.868       -6.868                      1                    1        9.803        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                       3.530        0.000                      0                    1        2.005        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                       0.455        0.000                      0                    1        3.264        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                      -7.639       -7.639                      1                    1       10.486        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                       3.418        0.000                      0                    1        2.071        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                       0.496        0.000                      0                    1        3.200        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                     -10.342      -10.342                      1                    1       11.512        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                       4.547        0.000                      0                    1        1.262        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                      -0.579       -0.579                      1                    1        3.728        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                             -10.432      -10.432                      1                    1       11.825        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                             -11.566      -11.566                      1                    1       12.900        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                             -12.466      -12.466                      1                    1       12.569        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                              -0.173       -0.173                      1                    3        2.813        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                              -3.267       -8.750                      3                    4        2.003        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.216        0.000                      0                   97        6.357        0.000                      0                   97  
**async_default**                                rst_in                                           clkPS_int_1                                            1.055        0.000                      0                    1        1.156        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 1.918        0.000                      0                    2        2.014        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                -2.843       -2.843                      1                    1        4.532        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                -2.415       -2.415                      1                    5        4.920        0.000                      0                    5  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 2.568        0.000                      0                    1        1.610        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 1.107        0.000                      0                    1        2.906        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                 1.276        0.000                      0                    1        1.852        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                 2.329        0.000                      0                    3        0.221        0.000                      0                    3  
**async_default**                                clk                                              rst_in                                                 2.051        0.000                      0                    2        1.781        0.000                      0                    2  
**async_default**                                rst_in                                           rst_in                                                -0.177       -0.283                      2                   11        0.139        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.428ns (14.247%)  route 2.576ns (85.753%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.274    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/C
                         clock pessimism              0.315    14.270    
                         clock uncertainty           -0.035    14.234    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.867    rstLEDclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.428ns (14.247%)  route 2.576ns (85.753%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.274    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[14]/C
                         clock pessimism              0.315    14.270    
                         clock uncertainty           -0.035    14.234    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.867    rstLEDclk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.428ns (14.247%)  route 2.576ns (85.753%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.274    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[15]/C
                         clock pessimism              0.315    14.270    
                         clock uncertainty           -0.035    14.234    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.867    rstLEDclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.428ns (14.247%)  route 2.576ns (85.753%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.724     7.274    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
                         clock pessimism              0.315    14.270    
                         clock uncertainty           -0.035    14.234    
    SLICE_X55Y148        FDRE (Setup_fdre_C_R)       -0.367    13.867    rstLEDclk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.428ns (14.434%)  route 2.537ns (85.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.235    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.428ns (14.434%)  route 2.537ns (85.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.235    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.428ns (14.434%)  route 2.537ns (85.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.235    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.428ns (14.434%)  route 2.537ns (85.566%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.685     7.235    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.428ns (15.601%)  route 2.315ns (84.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.463     7.013    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.428ns (15.601%)  route 2.315ns (84.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.392     4.270    rstLEDclk/clk_in
    SLICE_X55Y148        FDRE                                         r  rstLEDclk/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.269     4.539 f  rstLEDclk/counter_reg[16]/Q
                         net (fo=2, routed)           0.699     5.237    rstLEDclk/counter_reg_n_0_[16]
    SLICE_X54Y148        LUT4 (Prop_lut4_I0_O)        0.053     5.290 f  rstLEDclk/counter[5]_i_6/O
                         net (fo=1, routed)           0.783     6.074    rstLEDclk/counter[5]_i_6_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I3_O)        0.053     6.127 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.370     6.496    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.549 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.463     7.013    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  6.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/data0[21]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/data0[23]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/data0[22]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/data0[24]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/data0[25]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC2/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.752%)  route 0.098ns (43.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
    SLICE_X13Y33         FDPE                                         r  ADC2/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDPE (Prop_fdpe_C_Q)         0.100     1.881 r  ADC2/counter_f_reg[3]/Q
                         net (fo=7, routed)           0.098     1.979    ADC2/counter_f_reg__0[3]
    SLICE_X12Y33         LUT5 (Prop_lut5_I2_O)        0.028     2.007 r  ADC2/counter_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    ADC2/counter0__0[6]
    SLICE_X12Y33         FDPE                                         r  ADC2/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     2.167    ADC2/clk_in
    SLICE_X12Y33         FDPE                                         r  ADC2/counter_f_reg[6]/C
                         clock pessimism             -0.374     1.792    
    SLICE_X12Y33         FDPE (Hold_fdpe_C_D)         0.087     1.879    ADC2/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/data0[26]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.037%)  route 0.113ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.681     1.782    ADC1/clk_in
    SLICE_X19Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.100     1.882 f  ADC1/FSM_onehot_state_f_reg[9]/Q
                         net (fo=5, routed)           0.113     1.996    ADC1/FSM_onehot_state_f_reg_n_0_[9]
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.028     2.024 r  ADC1/FSM_onehot_state_f[13]_i_1/O
                         net (fo=1, routed)           0.000     2.024    ADC1/FSM_onehot_state_f[13]_i_1_n_0
    SLICE_X18Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    ADC1/clk_in
    SLICE_X18Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.375     1.793    
    SLICE_X18Y36         FDCE (Hold_fdce_C_D)         0.087     1.880    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.601%)  route 0.115ns (47.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.681     1.782    ADC1/clk_in
    SLICE_X19Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.100     1.882 f  ADC1/FSM_onehot_state_f_reg[9]/Q
                         net (fo=5, routed)           0.115     1.998    ADC1/LTC2195_SPI_inst/out[7]
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.028     2.026 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1/O
                         net (fo=1, routed)           0.000     2.026    ADC1/LTC2195_SPI_inst_n_2
    SLICE_X18Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    ADC1/clk_in
    SLICE_X18Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.375     1.793    
    SLICE_X18Y36         FDCE (Hold_fdce_C_D)         0.087     1.880    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ADC2/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.082%)  route 0.118ns (47.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X13Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.100     1.880 f  ADC2/FSM_onehot_state_f_reg[1]/Q
                         net (fo=8, routed)           0.118     1.998    ADC2/FSM_onehot_state_f_reg_n_0_[1]
    SLICE_X12Y32         LUT4 (Prop_lut4_I0_O)        0.028     2.026 r  ADC2/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.026    ADC2/FSM_onehot_state_f[3]_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X12Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.374     1.791    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.087     1.878    ADC2/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X12Y37     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X3Y157     Sweep_inst/current_val_f_reg[29]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X16Y44     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X14Y36     AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X11Y39     AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X18Y38     ADC1/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X17Y37     ADC1/FSM_onehot_state_f_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X12Y37     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X16Y44     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X14Y36     AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y39     AD9783_inst1/spi_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X17Y37     ADC1/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X19Y37     ADC1/FSM_onehot_state_f_reg[8]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X14Y38     AD9783_inst1/FSM_onehot_state_f_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X11Y31     ADC2/spi_data_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X16Y45     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X16Y44     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X16Y44     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X16Y44     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.322ns (6.499%)  route 4.632ns (93.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          1.052    12.415    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.053    12.468 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           3.580    16.048    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X8Y36          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.727    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y36          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              1.099    21.070    
                         clock uncertainty           -0.035    21.035    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.219    20.816    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 0.322ns (6.571%)  route 4.578ns (93.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.814    12.177    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.053    12.230 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.764    15.994    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X8Y37          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y37          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.219    20.817    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         20.817    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.322ns (7.049%)  route 4.246ns (92.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.430    15.661    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.727    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.099    21.070    
                         clock uncertainty           -0.035    21.035    
    SLICE_X9Y35          FDCE (Setup_fdce_C_CE)      -0.244    20.791    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.322ns (7.049%)  route 4.246ns (92.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.430    15.661    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.727    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.099    21.070    
                         clock uncertainty           -0.035    21.035    
    SLICE_X9Y35          FDCE (Setup_fdce_C_CE)      -0.244    20.791    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.322ns (7.112%)  route 4.205ns (92.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y36         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_fdpe_C_Q)         0.269    11.361 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.609    11.970    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.053    12.023 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           3.597    15.620    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              1.099    21.072    
                         clock uncertainty           -0.035    21.037    
    SLICE_X10Y37         FDRE (Setup_fdre_C_CE)      -0.219    20.818    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.818    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.322ns (7.159%)  route 4.176ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.361    15.592    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.244    20.792    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.322ns (7.159%)  route 4.176ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.361    15.592    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.244    20.792    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.322ns (7.159%)  route 4.176ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.361    15.592    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.244    20.792    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.322ns (7.159%)  route 4.176ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.361    15.592    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.244    20.792    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.322ns (7.159%)  route 4.176ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    11.093ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.269    11.362 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.815    12.178    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.053    12.231 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          3.361    15.592    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.099    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.244    20.792    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.792    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.397%)  route 0.103ns (44.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X11Y36         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_fdpe_C_Q)         0.100     4.663 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.103     4.766    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.028     4.794 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.794    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.975     4.574    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.087     4.661    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.097%)  route 0.078ns (34.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684     4.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDPE (Prop_fdpe_C_Q)         0.118     4.683 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=1, routed)           0.078     4.761    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.028     4.789 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.789    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.976     4.576    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.060     4.636    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.636    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.699%)  route 0.146ns (53.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDPE (Prop_fdpe_C_Q)         0.100     4.666 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.146     4.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.028     4.840 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.840    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.955     4.598    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.087     4.685    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.649%)  route 0.146ns (53.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684     4.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.100     4.665 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.146     4.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.028     4.840 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     4.840    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.955     4.597    
    SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.087     4.684    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684     4.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.091     4.656 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.109     4.765    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.987     4.565    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.006     4.571    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.566%)  route 0.153ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684     4.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.100     4.665 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.153     4.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.973     4.580    
    SLICE_X9Y41          FDPE (Hold_fdpe_C_D)         0.044     4.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684     4.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.091     4.656 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/Q
                         net (fo=1, routed)           0.108     4.765    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4_n_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.987     4.565    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.005     4.570    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.671%)  route 0.146ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.100     4.666 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.146     4.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.973     4.580    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.037     4.617    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.812    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685     4.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.118     4.684 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     4.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.028     4.851 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.851    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.987     4.566    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.087     4.653    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.100     4.663 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.141     4.804    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.028     4.832 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.832    AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__4_n_0
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y35          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.986     4.563    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.060     4.623    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y39    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y39    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y35    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y36    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y37    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y37    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y37    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y35    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y36    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y36    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y39    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y39    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y35    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X10Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X9Y41    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X10Y40   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y39    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X10Y38   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y41   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y38   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y38   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y40  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y40  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y37  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y38  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y41  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y39  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y39   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y36  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X11Y36  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y38   AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y38   AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.361ns (5.921%)  route 5.736ns (94.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    17.207    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.095    21.084    
                         clock uncertainty           -0.035    21.049    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    20.830    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.830    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.361ns (5.921%)  route 5.736ns (94.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    17.207    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.095    21.084    
                         clock uncertainty           -0.035    21.049    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    20.830    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.830    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.361ns (5.921%)  route 5.736ns (94.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    17.207    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.095    21.084    
                         clock uncertainty           -0.035    21.049    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    20.830    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.830    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.361ns (5.921%)  route 5.736ns (94.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    17.207    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              1.095    21.084    
                         clock uncertainty           -0.035    21.049    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    20.830    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         20.830    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.361ns (5.993%)  route 5.663ns (94.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.990ns = ( 19.990 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.824    17.134    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.990    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.095    21.085    
                         clock uncertainty           -0.035    21.050    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.219    20.831    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.831    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.361ns (5.993%)  route 5.663ns (94.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.990ns = ( 19.990 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.824    17.134    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.990    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              1.095    21.085    
                         clock uncertainty           -0.035    21.050    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.219    20.831    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         20.831    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.361ns (6.202%)  route 5.460ns (93.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.988ns = ( 19.988 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.620    16.931    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.721    19.988    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.095    21.083    
                         clock uncertainty           -0.035    21.048    
    SLICE_X8Y29          FDCE (Setup_fdce_C_CE)      -0.219    20.829    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.829    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.361ns (6.202%)  route 5.460ns (93.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.988ns = ( 19.988 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.620    16.931    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.721    19.988    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.095    21.083    
                         clock uncertainty           -0.035    21.048    
    SLICE_X8Y29          FDCE (Setup_fdce_C_CE)      -0.219    20.829    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.829    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.361ns (6.202%)  route 5.460ns (93.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.988ns = ( 19.988 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.620    16.931    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.721    19.988    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.095    21.083    
                         clock uncertainty           -0.035    21.048    
    SLICE_X8Y29          FDCE (Setup_fdce_C_CE)      -0.219    20.829    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.829    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.361ns (6.202%)  route 5.460ns (93.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.988ns = ( 19.988 - 10.000 ) 
    Source Clock Delay      (SCD):    11.110ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDPE (Prop_fdpe_C_Q)         0.308    11.418 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.840    12.258    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.053    12.311 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.620    16.931    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.721    19.988    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.095    21.083    
                         clock uncertainty           -0.035    21.048    
    SLICE_X8Y29          FDCE (Setup_fdce_C_CE)      -0.219    20.829    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.829    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  3.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.171ns (68.098%)  route 0.080ns (31.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.107     4.686 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/Q
                         net (fo=1, routed)           0.080     4.766    ADC2/LTC2195_SPI_inst/data_out_reg_c_3_n_0
    SLICE_X10Y31         LUT2 (Prop_lut2_I1_O)        0.064     4.830 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     4.830    ADC2/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.985     4.579    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.087     4.666    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.666    
                         arrival time                           4.830    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.328%)  route 0.144ns (49.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.118     4.698 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/Q
                         net (fo=2, routed)           0.144     4.842    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C_n_0
    SLICE_X10Y33         LUT3 (Prop_lut3_I2_O)        0.028     4.870 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     4.870    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.955     4.611    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.087     4.698    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.698    
                         arrival time                           4.870    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDPE (Prop_fdpe_C_Q)         0.100     4.680 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.129     4.809    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.028     4.837 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     4.837    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.973     4.593    
    SLICE_X9Y33          FDPE (Hold_fdpe_C_D)         0.060     4.653    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           4.837    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.314%)  route 0.139ns (48.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.118     4.698 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=3, routed)           0.139     4.837    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.028     4.865 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     4.865    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.973     4.593    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.087     4.680    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.521%)  route 0.109ns (50.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.107     4.686 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/Q
                         net (fo=1, routed)           0.109     4.795    ADC2/LTC2195_SPI_inst/data_out_reg_c_0_n_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.985     4.579    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.021     4.600    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.711%)  route 0.140ns (52.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.682     4.582    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.100     4.682 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=3, routed)           0.140     4.822    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.028     4.850 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     4.850    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.567    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.985     4.582    
    SLICE_X9Y34          FDCE (Hold_fdce_C_D)         0.060     4.642    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.642    
                         arrival time                           4.850    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.711%)  route 0.140ns (52.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.140     4.817    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.028     4.845 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.845    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.985     4.577    
    SLICE_X11Y29         FDCE (Hold_fdce_C_D)         0.060     4.637    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           4.845    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.277%)  route 0.150ns (50.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.118     4.695 f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.150     4.845    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.028     4.873 r  ADC2/LTC2195_SPI_inst/counter_f[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.873    ADC2/LTC2195_SPI_inst/counter_f[0]_i_1__3_n_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.985     4.577    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.087     4.664    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.256%)  route 0.150ns (50.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680     4.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.118     4.698 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/Q
                         net (fo=2, routed)           0.150     4.849    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C_n_0
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.028     4.877 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000     4.877    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.985     4.580    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.087     4.667    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.118ns (40.755%)  route 0.172ns (59.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679     4.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.118     4.697 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.172     4.869    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[4]
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.955     4.610    
    SLICE_X9Y32          FDPE (Hold_fdpe_C_D)         0.047     4.657    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.869    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7  counter_f_reg[11]_i_3__0/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y29    ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y29    ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y30    ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y29    ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y30    ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X8Y31    ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X9Y32    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X9Y32    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X10Y31   ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y30    ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X8Y30    ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y31    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y29    ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X10Y28   ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y28    ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y30    ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y31    ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X8Y29    ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y31  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y31  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y34  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y34  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y30  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y32   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y32   ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y32   ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y32   ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y32   ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y32   ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y32   ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y32   ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y34  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y34  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y33  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y33  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y34  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y33  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y33  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y34  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y30  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y30   ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y30   ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y32  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y34   ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y34   ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y30  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y33   ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X10Y30  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y28   ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y28   ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y31  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y31  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y33  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y34   ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y34   ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y30   ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.246ns (30.717%)  route 0.555ns (69.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[7]/Q
                         net (fo=1, routed)           0.555     8.776    AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.681    12.266    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.269ns (31.073%)  route 0.597ns (68.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.269     8.245 r  AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           0.597     8.841    AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.569    12.378    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.246ns (33.734%)  route 0.483ns (66.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           0.483     8.523    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.676    12.090    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.246ns (33.790%)  route 0.482ns (66.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    7.960ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.674     7.960    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.246     8.206 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.482     8.688    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    12.442    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism              0.565    13.008    
                         clock uncertainty           -0.072    12.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.681    12.255    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.246ns (35.308%)  route 0.451ns (64.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.967ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.681     7.967    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y217         FDRE (Prop_fdre_C_Q)         0.246     8.213 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           0.451     8.663    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.565    13.011    
                         clock uncertainty           -0.072    12.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.681    12.258    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.269ns (34.997%)  route 0.500ns (65.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 12.454 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.269     8.245 r  AD9783_inst1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.500     8.744    AD9783_inst1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.595    12.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.565    13.020    
                         clock uncertainty           -0.072    12.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.569    12.379    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.269ns (36.014%)  route 0.478ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.269     8.245 r  AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.478     8.722    AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.569    12.378    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.269ns (36.014%)  route 0.478ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.478     8.540    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    12.197    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.022%)  route 0.369ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=1, routed)           0.369     8.408    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.461    12.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.681    12.083    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.246ns (39.414%)  route 0.378ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 12.448 - 5.000 ) 
    Source Clock Delay      (SCD):    7.967ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.681     7.967    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y217         FDRE (Prop_fdre_C_Q)         0.246     8.213 r  AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.378     8.591    AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.589    12.448    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.565    13.014    
                         clock uncertainty           -0.072    12.942    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.676    12.266    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.148%)  route 0.137ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X1Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.137     3.248    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.810%)  route 0.179ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.668     3.000    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.100 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.179     3.279    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     2.975    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.562%)  route 0.181ns (64.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X1Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           0.181     3.292    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.689    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism             -0.617     3.071    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.087     2.984    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.286%)  route 0.183ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.668     3.000    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.100     3.100 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.183     3.284    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.922     3.679    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.061    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     2.974    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.673     3.005    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y217         FDRE (Prop_fdre_C_Q)         0.100     3.105 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           0.184     3.289    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.617     3.065    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D2)       -0.087     2.978    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.047    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.147 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.193     3.340    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.042    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.142 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.193     3.335    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.193     3.224    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.680     3.012    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.100     3.112 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.193     3.305    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.617     3.073    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     2.986    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.677     3.009    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.193     3.302    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     3.688    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     2.983    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y210    AD9783_inst1/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y208    AD9783_inst1/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y218    AD9783_inst1/pins[8].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y222     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y202     AD9783_inst1/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y222     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y217     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y194     AD9783_inst1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y202     AD9783_inst1/data_in_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     AD9783_inst1/data_in_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC2/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        8.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.171ns  (logic 0.269ns (22.968%)  route 0.902ns (77.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.313ns = ( 10.563 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.888    10.563    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.269    10.832 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.902    11.734    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.457    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.125ns  (logic 0.322ns (28.626%)  route 0.803ns (71.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.744ns = ( 19.994 - 11.250 ) 
    Source Clock Delay      (SCD):    9.321ns = ( 10.571 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.269    10.840 r  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.803    11.642    ADC2/state
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.053    11.695 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.695    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.780    19.994    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.550    20.545    
                         clock uncertainty           -0.080    20.465    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.035    20.500    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.500    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.904ns  (logic 0.269ns (29.747%)  route 0.635ns (70.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.313ns = ( 10.563 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.888    10.563    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.269    10.832 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.635    11.467    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.787    20.001    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.548    
                         clock uncertainty           -0.080    20.468    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.451    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.834ns  (logic 0.269ns (32.270%)  route 0.565ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.313ns = ( 10.563 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.888    10.563    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.269    10.832 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.565    11.396    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    20.002    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.549    
                         clock uncertainty           -0.080    20.469    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.452    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.871ns  (logic 0.399ns (45.786%)  route 0.472ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 20.000 - 11.250 ) 
    Source Clock Delay      (SCD):    9.321ns = ( 10.571 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.246    10.817 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.472    11.289    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.153    11.442 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    11.442    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.786    20.000    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.570    20.571    
                         clock uncertainty           -0.080    20.491    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.035    20.526    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.526    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.882ns  (logic 0.414ns (46.922%)  route 0.468ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 20.000 - 11.250 ) 
    Source Clock Delay      (SCD):    9.321ns = ( 10.571 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.246    10.817 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.285    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.168    11.453 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.453    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.786    20.000    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.570    20.571    
                         clock uncertainty           -0.080    20.491    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.063    20.554    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.783ns  (logic 0.322ns (41.132%)  route 0.461ns (58.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 20.000 - 11.250 ) 
    Source Clock Delay      (SCD):    9.321ns = ( 10.571 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.269    10.840 f  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.461    11.300    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.053    11.353 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.353    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.786    20.000    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.570    20.571    
                         clock uncertainty           -0.080    20.491    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.034    20.525    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  9.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.285ns  (logic 0.130ns (45.665%)  route 0.155ns (54.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 5.474 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns = ( 4.767 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     4.867 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.155     5.022    ADC2/state
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.030     5.052 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.052    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.950     5.474    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.706     4.767    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.075     4.842    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.280%)  route 0.155ns (54.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 5.474 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns = ( 4.767 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     4.867 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.155     5.022    ADC2/state
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.028     5.050 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.050    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.950     5.474    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.706     4.767    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.060     4.827    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.827    
                         arrival time                           5.050    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.967%)  route 0.163ns (56.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 5.468 - 1.250 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 4.761 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.706     4.761    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     4.861 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.163     5.024    ADC2/bit_slip
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.028     5.052 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.052    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.944     5.468    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.706     4.761    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.060     4.821    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.900%)  route 0.193ns (60.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 5.474 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns = ( 4.767 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     4.867 r  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.193     5.060    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y33          LUT6 (Prop_lut6_I2_O)        0.028     5.088 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     5.088    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.950     5.474    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.706     4.767    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.060     4.827    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.827    
                         arrival time                           5.088    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.867%)  route 0.287ns (74.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 5.477 - 1.250 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 4.761 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.706     4.761    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     4.861 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.287     5.148    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.953     5.477    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.800    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.867    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.559%)  route 0.343ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 4.761 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.706     4.761    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     4.861 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.343     5.205    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     5.476    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.799    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.866    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.866    
                         arrival time                           5.205    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.570ns  (logic 0.100ns (17.538%)  route 0.470ns (82.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 5.482 - 1.250 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 4.761 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.706     4.761    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     4.861 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.470     5.331    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.958     5.482    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.805    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.872    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int_1
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y33      ADC2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y33      ADC2/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y27      ADC2/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y33      ADC2/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y33      ADC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y33      ADC2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y27      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y27      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y27      ADC2/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y33      ADC2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y27      ADC2/bit_slip_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int_1
  To Clock:  clk_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC2/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.647ns (16.267%)  route 3.330ns (83.733%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.939    11.140    counter
    SLICE_X18Y33         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y33         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.647ns (16.267%)  route 3.330ns (83.733%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.939    11.140    counter
    SLICE_X18Y33         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y33         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.647ns (16.700%)  route 3.227ns (83.300%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.836    11.037    counter
    SLICE_X18Y32         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.647ns (16.700%)  route 3.227ns (83.300%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.836    11.037    counter
    SLICE_X18Y32         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.647ns (16.700%)  route 3.227ns (83.300%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.836    11.037    counter
    SLICE_X18Y32         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.647ns (16.700%)  route 3.227ns (83.300%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 16.598 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.836    11.037    counter
    SLICE_X18Y32         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.725    16.598    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.552    17.150    
                         clock uncertainty           -0.035    17.115    
    SLICE_X18Y32         FDRE (Setup_fdre_C_R)       -0.344    16.771    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         16.771    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.647ns (16.746%)  route 3.217ns (83.254%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.826    11.026    counter
    SLICE_X18Y31         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X18Y31         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.647ns (16.746%)  route 3.217ns (83.254%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.826    11.026    counter
    SLICE_X18Y31         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X18Y31         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.647ns (16.746%)  route 3.217ns (83.254%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.826    11.026    counter
    SLICE_X18Y31         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X18Y31         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.647ns (16.746%)  route 3.217ns (83.254%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.596ns = ( 16.596 - 10.000 ) 
    Source Clock Delay      (SCD):    7.162ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.829     7.162    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.308     7.470 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.723     8.193    counter_reg[7]
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.063     8.256 r  counter[0]_i_24/O
                         net (fo=1, routed)           0.770     9.026    counter[0]_i_24_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.170     9.196 f  counter[0]_i_14/O
                         net (fo=1, routed)           0.547     9.743    counter[0]_i_14_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.053     9.796 f  counter[0]_i_4/O
                         net (fo=2, routed)           0.351    10.147    counter[0]_i_4_n_0
    SLICE_X17Y28         LUT2 (Prop_lut2_I1_O)        0.053    10.200 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.826    11.026    counter
    SLICE_X18Y31         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.723    16.596    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.552    17.148    
                         clock uncertainty           -0.035    17.113    
    SLICE_X18Y31         FDRE (Setup_fdre_C_R)       -0.344    16.769    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  5.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.196ns (56.601%)  route 0.150ns (43.399%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.673     2.703    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.118     2.821 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.150     2.971    counter_reg[0]
    SLICE_X18Y26         LUT1 (Prop_lut1_I0_O)        0.028     2.999 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000     2.999    counter[0]_i_8_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.049 r  counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.049    counter_reg[0]_i_2_n_7
    SLICE_X18Y26         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.910     3.361    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.658     2.703    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.092     2.795    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.193ns (54.696%)  route 0.160ns (45.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.674     2.704    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.118     2.822 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.160     2.982    counter_reg[5]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.057 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.057    counter_reg[4]_i_1_n_6
    SLICE_X18Y27         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.912     3.363    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.659     2.704    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.092     2.796    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.196ns (54.656%)  route 0.163ns (45.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.674     2.704    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.118     2.822 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.163     2.985    counter_reg[4]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.063 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.063    counter_reg[4]_i_1_n_7
    SLICE_X18Y27         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.912     3.363    clk__0
    SLICE_X18Y27         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.659     2.704    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.092     2.796    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.196ns (54.174%)  route 0.166ns (45.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.679     2.709    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.118     2.827 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.166     2.993    counter_reg[24]
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     3.071 r  counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.071    counter_reg[24]_i_1__0_n_7
    SLICE_X18Y32         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.917     3.368    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.659     2.709    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.092     2.801    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.192ns (53.055%)  route 0.170ns (46.945%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.678     2.708    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.118     2.826 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.170     2.996    counter_reg[23]
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     3.070 r  counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.070    counter_reg[20]_i_1__0_n_4
    SLICE_X18Y31         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.916     3.367    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.659     2.708    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092     2.800    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.192ns (52.662%)  route 0.173ns (47.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.673     2.703    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.118     2.821 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.173     2.994    counter_reg[3]
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074     3.068 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.068    counter_reg[0]_i_2_n_4
    SLICE_X18Y26         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.910     3.361    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.658     2.703    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.092     2.795    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.193ns (52.831%)  route 0.172ns (47.169%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.678     2.708    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.118     2.826 r  counter_reg[21]/Q
                         net (fo=3, routed)           0.172     2.998    counter_reg[21]
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.073 r  counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.073    counter_reg[20]_i_1__0_n_6
    SLICE_X18Y31         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.916     3.367    clk__0
    SLICE_X18Y31         FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.659     2.708    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.092     2.800    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.193ns (52.831%)  route 0.172ns (47.169%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.680     2.710    clk__0
    SLICE_X18Y33         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.118     2.828 r  counter_reg[29]/Q
                         net (fo=2, routed)           0.172     3.000    counter_reg[29]
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.075 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.075    counter_reg[28]_i_1_n_6
    SLICE_X18Y33         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.918     3.369    clk__0
    SLICE_X18Y33         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.659     2.710    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.092     2.802    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.193ns (52.751%)  route 0.173ns (47.249%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.679     2.709    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.118     2.827 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.173     3.000    counter_reg[25]
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.075 r  counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.075    counter_reg[24]_i_1__0_n_6
    SLICE_X18Y32         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.917     3.368    clk__0
    SLICE_X18Y32         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.659     2.709    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.092     2.801    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.193ns (52.648%)  route 0.174ns (47.352%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.673     2.703    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.118     2.821 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.174     2.995    counter_reg[1]
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.075     3.070 r  counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.070    counter_reg[0]_i_2_n_6
    SLICE_X18Y26         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.910     3.361    clk__0
    SLICE_X18Y26         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.658     2.703    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.092     2.795    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  rstLEDclk/clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y33   counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y26   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y26   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y27   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y27   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y27   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y27   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y28   counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y26   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y26   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y26   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y27   counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y27   counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y27   counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y27   counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y28   counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y26   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y28   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y28   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y33   counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y30   counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y30   counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y30   counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y30   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y31   counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y31   counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y31   counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y31   counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y32   counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y41     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y30     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y41     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X10Y39     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y37     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X10Y32     ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y41     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y38     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y30     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y41     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X8Y28      ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X8Y42      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X8Y42      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X8Y28      ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.361ns (33.719%)  route 0.710ns (66.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.710    12.110    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.053    12.163 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.163    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    14.402    AD9783_inst1/clk_in
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.607    
                         clock uncertainty           -0.035    14.571    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.071    14.642    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.373ns (34.454%)  route 0.710ns (65.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.710    12.110    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.065    12.175 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.175    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    14.402    AD9783_inst1/clk_in
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.607    
                         clock uncertainty           -0.035    14.571    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.092    14.663    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.361ns (38.881%)  route 0.567ns (61.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.567    11.968    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.053    12.021 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000    12.021    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X14Y36         FDCE (Setup_fdce_C_D)        0.071    14.641    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.361ns (38.965%)  route 0.565ns (61.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.565    11.966    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.053    12.019 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000    12.019    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X14Y36         FDCE (Setup_fdce_C_D)        0.072    14.642    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.373ns (39.661%)  route 0.567ns (60.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.567    11.968    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.065    12.033 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000    12.033    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X14Y36         FDCE (Setup_fdce_C_D)        0.092    14.662    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.361ns (48.491%)  route 0.383ns (51.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    11.092ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.308    11.400 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.383    11.784    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.053    11.837 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000    11.837    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X14Y36         FDCE (Setup_fdce_C_D)        0.073    14.643    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.179%)  route 0.184ns (55.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.184     4.866    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.028     4.894 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__1/O
                         net (fo=1, routed)           0.000     4.894    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.021    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.087     2.108    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.844ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.147ns (36.891%)  route 0.251ns (63.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.251     4.933    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.029     4.962 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.962    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.021    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.096     2.117    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           4.962    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.852ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.732%)  route 0.251ns (63.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.251     4.933    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.028     4.961 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__1/O
                         net (fo=1, routed)           0.000     4.961    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.021    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.087     2.108    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           4.961    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.732%)  route 0.251ns (63.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.251     4.933    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.028     4.961 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__1/O
                         net (fo=1, routed)           0.000     4.961    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    AD9783_inst1/clk_in
    SLICE_X14Y36         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.021    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.087     2.108    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           4.961    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.145ns (31.895%)  route 0.310ns (68.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.310     4.991    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.027     5.018 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.018    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     2.170    AD9783_inst1/clk_in
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     2.022    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.096     2.118    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.910ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.045%)  route 0.310ns (67.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926     3.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.682     4.563    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.118     4.681 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.310     4.991    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.028     5.019 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.019    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     2.170    AD9783_inst1/clk_in
    SLICE_X12Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.022    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.087     2.109    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  2.910    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.224ns  (logic 0.053ns (4.330%)  route 1.171ns (95.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 14.402 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.171    11.199    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.053    11.252 f  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000    11.252    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X14Y37         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    14.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.607    
                         clock uncertainty           -0.035    14.571    
    SLICE_X14Y37         FDCE (Setup_fdce_C_D)        0.072    14.643    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.028ns (5.233%)  route 0.507ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.507     2.408    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.028     2.436 r  AD9783_inst1/spi_trigger_i_1__1/O
                         net (fo=1, routed)           0.000     2.436    AD9783_inst1/spi_trigger_i_1__1_n_0
    SLICE_X14Y37         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     2.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.022    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.087     2.109    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.335ns (20.979%)  route 1.262ns (79.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.828    12.206    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y31         LUT4 (Prop_lut4_I1_O)        0.066    12.272 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.434    12.706    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)       -0.132    14.434    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.375ns (25.092%)  route 1.119ns (74.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.828    12.206    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.053    12.259 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.292    12.551    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I5_O)        0.053    12.604 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.604    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X13Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X13Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X13Y32         FDCE (Setup_fdce_C_D)        0.035    14.603    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.322ns (25.544%)  route 0.939ns (74.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.939    12.317    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.053    12.370 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.370    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X12Y31         FDCE (Setup_fdce_C_D)        0.072    14.638    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.337ns (26.419%)  route 0.939ns (73.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.939    12.317    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.068    12.385 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000    12.385    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X12Y31         FDCE (Setup_fdce_C_D)        0.092    14.658    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.520%)  route 0.733ns (69.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.733    12.111    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.053    12.164 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.164    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X14Y31         FDCE (Setup_fdce_C_D)        0.072    14.638    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.336ns (31.430%)  route 0.733ns (68.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.733    12.111    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.067    12.178 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.178    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X14Y31         FDCE (Setup_fdce_C_D)        0.092    14.658    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.322ns (42.037%)  route 0.444ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.444    11.822    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.053    11.875 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.875    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.034    14.599    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.322ns (42.147%)  route 0.442ns (57.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    11.109ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.269    11.378 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.442    11.820    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.053    11.873 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.873    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.723    14.396    ADC2/clk_in
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.035    14.600    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.983%)  route 0.209ns (62.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.209     4.886    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.028     4.914 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.914    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.915     2.164    ADC2/clk_in
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.016    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060     2.076    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.839ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.870%)  route 0.210ns (62.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.210     4.887    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.028     4.915 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.915    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.915     2.164    ADC2/clk_in
    SLICE_X13Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.016    
    SLICE_X13Y30         FDCE (Hold_fdce_C_D)         0.060     2.076    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.130ns (29.211%)  route 0.315ns (70.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.315     4.992    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.030     5.022 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.022    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.096     2.113    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.892%)  route 0.315ns (71.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.315     4.992    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X14Y31         LUT4 (Prop_lut4_I1_O)        0.028     5.020 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.020    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X14Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.087     2.104    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.022ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.129ns (23.136%)  route 0.429ns (76.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.429     5.106    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.029     5.135 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.135    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.096     2.113    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.030ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.128ns (22.998%)  route 0.429ns (77.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.429     5.106    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.028     5.134 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.134    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.087     2.104    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           5.134    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.144ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.156ns (24.168%)  route 0.489ns (75.832%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.369     5.046    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y31         LUT4 (Prop_lut4_I0_O)        0.028     5.074 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.121     5.195    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I5_O)        0.028     5.223 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.223    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X13Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X13Y32         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X13Y32         FDCE (Hold_fdce_C_D)         0.060     2.078    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.214ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.129ns (19.520%)  route 0.532ns (80.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091     1.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962     3.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677     4.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.100     4.677 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.369     5.046    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X13Y31         LUT4 (Prop_lut4_I1_O)        0.029     5.075 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.163     5.238    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.017    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.007     2.024    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           5.238    
  -------------------------------------------------------------------
                         slack                                  3.214    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        3.080ns  (logic 0.053ns (1.721%)  route 3.027ns (98.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns = ( 9.982 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     9.713    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     9.982 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.027    13.008    ADC2/spi_data_reg_n_0_[7]
    SLICE_X11Y31         LUT6 (Prop_lut6_I5_O)        0.053    13.061 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.061    ADC2/spi_data[7]_i_1_n_0
    SLICE_X11Y31         FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.034    14.600    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.028ns (1.992%)  route 1.378ns (98.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.378     3.258    ADC2/spi_data_reg_n_0_[7]
    SLICE_X11Y31         LUT6 (Prop_lut6_I5_O)        0.028     3.286 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.286    ADC2/spi_data[7]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.060     2.078    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.053ns (1.688%)  route 3.086ns (98.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns = ( 9.984 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     9.984 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.086    13.069    ADC2/spi_data_reg_n_0_[8]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.053    13.122 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.122    ADC2/spi_data[8]_i_1_n_0
    SLICE_X11Y32         FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.035    14.603    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.028ns (1.768%)  route 1.556ns (98.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.556     3.437    ADC2/spi_data_reg_n_0_[8]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.028     3.465 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.465    ADC2/spi_data[8]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     2.167    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.019    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.060     2.079    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  1.386    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        0.912ns  (logic 0.053ns (5.814%)  route 0.859ns (94.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns = ( 9.984 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     9.984 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.859    10.842    ADC2/spi_data_reg_n_0_[9]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.053    10.895 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    10.895    ADC2/spi_data[9]_i_1_n_0
    SLICE_X11Y32         FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.034    14.602    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  3.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.028ns (6.704%)  route 0.390ns (93.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.390     2.271    ADC2/spi_data_reg_n_0_[9]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.028     2.299 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.299    ADC2/spi_data[9]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     2.167    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.019    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.060     2.079    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.340ns  (logic 0.053ns (3.956%)  route 1.287ns (96.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.287    11.309    ADC2/spi_trigger_reg_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.053    11.362 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    11.362    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X12Y32         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X12Y32         FDCE (Setup_fdce_C_D)        0.073    14.641    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  3.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.028ns (4.475%)  route 0.598ns (95.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.598     2.496    ADC2/spi_trigger_reg_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.028     2.524 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.524    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X12Y32         FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X12Y32         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     2.018    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.087     2.105    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.101ns  (logic 0.573ns (18.477%)  route 2.528ns (81.523%))
  Logic Levels:           0  
  Clock Path Skew:        -5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.528    13.673    ADC2/p_38_out
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[3]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC2/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.812ns  (logic 0.573ns (20.376%)  route 2.239ns (79.624%))
  Logic Levels:           0  
  Clock Path Skew:        -5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.239    13.391    ADC2/p_30_out
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[2]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC2/ADC0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.823ns  (logic 0.573ns (20.296%)  route 2.250ns (79.704%))
  Logic Levels:           0  
  Clock Path Skew:        -5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.250    13.395    ADC2/p_39_out
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[1]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC2/ADC0_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.769ns  (logic 0.573ns (20.691%)  route 2.196ns (79.309%))
  Logic Levels:           0  
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 14.074 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.196    13.341    ADC2/p_36_out
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.401    14.074    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[7]/C
                         clock pessimism              0.204    14.279    
                         clock uncertainty           -0.194    14.085    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.045    14.040    ADC2/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.765ns  (logic 0.573ns (20.727%)  route 2.192ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 14.074 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.192    13.336    ADC2/p_37_out
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.401    14.074    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[5]/C
                         clock pessimism              0.204    14.279    
                         clock uncertainty           -0.194    14.085    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.034    14.051    ADC2/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.716ns  (logic 0.573ns (21.099%)  route 2.143ns (78.901%))
  Logic Levels:           0  
  Clock Path Skew:        -5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 14.078 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           2.143    13.294    ADC2/p_31_out
    SLICE_X0Y101         FDRE                                         r  ADC2/ADC0_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.405    14.078    ADC2/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC2/ADC0_out_reg[0]/C
                         clock pessimism              0.204    14.283    
                         clock uncertainty           -0.194    14.089    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)       -0.034    14.055    ADC2/ADC0_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.356ns  (logic 0.573ns (24.316%)  route 1.783ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           1.783    12.935    ADC2/p_25_out
    SLICE_X0Y52          FDRE                                         r  ADC2/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.599    14.272    ADC2/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC2/ADC0_out_reg[12]/C
                         clock pessimism              0.204    14.477    
                         clock uncertainty           -0.194    14.283    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)       -0.034    14.249    ADC2/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.116ns  (logic 0.573ns (27.076%)  route 1.543ns (72.924%))
  Logic Levels:           0  
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           1.543    12.688    ADC2/p_34_out
    SLICE_X0Y51          FDRE                                         r  ADC2/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.599    14.272    ADC2/clk_in
    SLICE_X0Y51          FDRE                                         r  ADC2/ADC0_out_reg[11]/C
                         clock pessimism              0.204    14.477    
                         clock uncertainty           -0.194    14.283    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.034    14.249    ADC2/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.239ns  (logic 0.573ns (25.592%)  route 1.666ns (74.408%))
  Logic Levels:           0  
  Clock Path Skew:        -4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           1.666    12.817    ADC2/p_26_out
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.793    14.466    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.671    
                         clock uncertainty           -0.194    14.477    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.034    14.443    ADC2/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.040ns  (logic 0.573ns (28.093%)  route 1.467ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           1.467    12.618    ADC2/p_28_out
    SLICE_X0Y41          FDRE                                         r  ADC2/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X0Y41          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.194    14.476    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.034    14.442    ADC2/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  1.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     5.198    ADC2/p_7_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.426ns  (logic 0.193ns (45.290%)  route 0.233ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.233     5.196    ADC2/p_2_out
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[2]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.038     2.285    ADC2/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.912ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.235     5.198    ADC2/p_1_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[1]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.914ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.432ns  (logic 0.193ns (44.704%)  route 0.239ns (55.296%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.239     5.202    ADC2/p_4_out
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[4]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.041     2.288    ADC2/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.915ns  (arrival time - required time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.966 r  ADC2/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     5.206    ADC2/p_24_out
    SLICE_X0Y9           FDRE                                         r  ADC2/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     5.203    ADC2/p_0_out
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[0]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.040     2.287    ADC2/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           5.203    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.918ns  (arrival time - required time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.519ns = ( 4.769 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.962 r  ADC2/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     5.202    ADC2/p_32_out
    SLICE_X0Y17          FDRE                                         r  ADC2/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.949     2.198    ADC2/clk_in
    SLICE_X0Y17          FDRE                                         r  ADC2/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.050    
                         clock uncertainty            0.194     2.244    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.040     2.284    ADC2/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.954ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.473ns  (logic 0.193ns (40.771%)  route 0.280ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.280     5.244    ADC2/p_6_out
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[6]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.043     2.290    ADC2/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.958ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.472ns  (logic 0.193ns (40.907%)  route 0.279ns (59.093%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.279     5.242    ADC2/p_3_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[3]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           5.242    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.963ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.287     5.250    ADC2/p_5_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           5.250    
  -------------------------------------------------------------------
                         slack                                  2.963    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.340ns  (logic 0.173ns (7.393%)  route 2.167ns (92.606%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 f  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.530    11.863    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.916 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.916    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.073    14.195    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.054ns (6.055%)  route 0.838ns (93.945%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.594     2.624    rstLEDclk/clk__0_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.652 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.652    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.724    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.373ns  (logic 0.053ns (3.859%)  route 1.320ns (96.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.858    13.348    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.053    13.401 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.462    13.863    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.244    14.329    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.373ns  (logic 0.053ns (3.859%)  route 1.320ns (96.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.858    13.348    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.053    13.401 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.462    13.863    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.244    14.329    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.373ns  (logic 0.053ns (3.859%)  route 1.320ns (96.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.858    13.348    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.053    13.401 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.462    13.863    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.244    14.329    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.373ns  (logic 0.053ns (3.859%)  route 1.320ns (96.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.858    13.348    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.053    13.401 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.462    13.863    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.244    14.329    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.248ns  (logic 0.053ns (4.246%)  route 1.195ns (95.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.953    13.443    AD9783_inst1/rst_in
    SLICE_X13Y36         LUT3 (Prop_lut3_I2_O)        0.053    13.496 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.242    13.738    AD9783_inst1/rst_out1_out
    SLICE_X15Y36         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    AD9783_inst1/clk_in
    SLICE_X15Y36         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.244    14.326    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.062ns  (logic 0.053ns (4.990%)  route 1.009ns (95.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.009    13.498    ADC2/rst_in
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.053    13.551 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.551    ADC2/spi_data[9]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.034    14.602    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.053ns (4.999%)  route 1.007ns (95.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.007    13.496    ADC2/rst_in
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.053    13.549 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.549    ADC2/spi_data[8]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    14.399    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)        0.035    14.603    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.952ns  (logic 0.053ns (5.565%)  route 0.899ns (94.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         0.899    13.389    ADC2/rst_in
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.053    13.442 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.442    ADC2/spi_data[7]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    14.397    ADC2/clk_in
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.602    
                         clock uncertainty           -0.035    14.566    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.034    14.600    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.028ns (5.733%)  route 0.460ns (94.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.460     3.296    ADC2/rst_in
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.028     3.324 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.324    ADC2/spi_data[7]_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     2.166    ADC2/clk_in
    SLICE_X11Y31         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.018    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.060     2.078    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.028ns (5.203%)  route 0.510ns (94.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.510     3.345    ADC2/rst_in
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.028     3.373 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.373    ADC2/spi_data[8]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     2.167    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.019    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.060     2.079    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.028ns (5.194%)  route 0.511ns (94.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.511     3.346    ADC2/rst_in
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.028     3.374 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.374    ADC2/spi_data[9]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     2.167    ADC2/clk_in
    SLICE_X11Y32         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.019    
    SLICE_X11Y32         FDRE (Hold_fdre_C_D)         0.060     2.079    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.028ns (4.596%)  route 0.581ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.483     3.318    AD9783_inst1/rst_in
    SLICE_X13Y36         LUT3 (Prop_lut3_I2_O)        0.028     3.346 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.098     3.444    AD9783_inst1/rst_out1_out
    SLICE_X15Y36         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.920     2.169    AD9783_inst1/clk_in
    SLICE_X15Y36         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     2.021    
    SLICE_X15Y36         FDRE (Hold_fdre_C_CE)        0.010     2.031    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.028ns (4.164%)  route 0.644ns (95.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.449     3.284    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.028     3.312 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.195     3.508    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X11Y39         FDRE (Hold_fdre_C_CE)        0.010     2.035    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.028ns (4.164%)  route 0.644ns (95.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.449     3.284    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.028     3.312 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.195     3.508    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X11Y39         FDRE (Hold_fdre_C_CE)        0.010     2.035    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.028ns (4.164%)  route 0.644ns (95.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.449     3.284    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.028     3.312 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.195     3.508    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X11Y39         FDRE (Hold_fdre_C_CE)        0.010     2.035    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.028ns (4.164%)  route 0.644ns (95.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         0.449     3.284    AD9783_inst1/rst_in
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.028     3.312 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.195     3.508    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X11Y39         FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.025    
    SLICE_X11Y39         FDRE (Hold_fdre_C_CE)        0.010     2.035    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  1.472    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.581ns,  Total Violation       -5.876ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.581ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.773ns  (logic 0.414ns (3.006%)  route 13.359ns (96.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    21.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    21.171 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.429    21.600    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)       -0.126    20.019    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -21.600    
  -------------------------------------------------------------------
                         slack                                 -1.581    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.641ns  (logic 0.414ns (3.035%)  route 13.227ns (96.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    21.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    21.171 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.297    21.469    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Setup_fdpe_C_D)       -0.151    19.993    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -21.469    
  -------------------------------------------------------------------
                         slack                                 -1.475    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.575ns  (logic 0.402ns (2.961%)  route 13.173ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    21.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    21.159 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.243    21.402    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)       -0.034    20.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.109    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.260ns  (logic 0.402ns (3.032%)  route 12.858ns (96.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.858    21.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.053    21.088 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    21.088    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.073    20.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -21.088    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        13.006ns  (logic 0.402ns (3.091%)  route 12.604ns (96.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.604    20.781    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    20.834 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    20.834    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_D)        0.034    20.178    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -20.834    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.760ns  (logic 0.405ns (3.444%)  route 11.355ns (96.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.406     7.397    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053     7.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     7.828    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349     8.177 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)          10.863    19.040    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.056    19.096 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.492    19.588    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y40         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X10Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    20.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.003    
                         arrival time                         -19.588    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.158ns (2.812%)  route 5.460ns (97.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           5.266     8.613    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.030     8.643 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.194     8.836    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y40         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y40         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     5.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.468    
                         arrival time                           8.836    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             4.051ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.156ns (2.477%)  route 6.142ns (97.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.142     9.489    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.028     9.517 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     9.517    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y41          FDPE (Hold_fdpe_C_D)         0.060     5.466    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                           9.517    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.128ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.156ns (2.436%)  route 6.247ns (97.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.247     9.594    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.028     9.622 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     9.622    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.087     5.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           9.622    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.332ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 0.156ns (2.378%)  route 6.404ns (97.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.305     9.651    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.028     9.679 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.099     9.778    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.040     5.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.446    
                         arrival time                           9.778    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.395ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 0.158ns (2.400%)  route 6.424ns (97.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.305     9.651    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.030     9.681 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.119     9.800    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Hold_fdpe_C_D)        -0.001     5.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.405    
                         arrival time                           9.800    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.451ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 0.158ns (2.381%)  route 6.477ns (97.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.137     3.022    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     3.050 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     3.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.128     3.346 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.305     9.651    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.030     9.681 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.172     9.853    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)        -0.004     5.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.402    
                         arrival time                           9.853    
  -------------------------------------------------------------------
                         slack                                  4.451    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.531ns,  Total Violation       -1.531ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.531ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 0.411ns (3.694%)  route 10.716ns (96.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    10.418ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.246     4.968 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.543     9.510    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.158     9.668 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.750    10.418    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         LDCE (EnToQ_ldce_G_Q)        0.349    10.767 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          10.228    20.995    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.062    21.057 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.488    21.545    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)       -0.128    20.014    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.014    
                         arrival time                         -21.545    
  -------------------------------------------------------------------
                         slack                                 -1.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.380ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.160ns (2.963%)  route 5.240ns (97.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.091     1.876 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.113     3.989    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.066     4.055 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.323     4.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         LDCE (EnToQ_ldce_G_Q)        0.128     4.506 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           5.036     9.542    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.032     9.574 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.204     9.778    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.403    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)        -0.006     5.397    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.397    
                         arrival time                           9.778    
  -------------------------------------------------------------------
                         slack                                  4.380    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           60  Failing Endpoints,  Worst Slack       -5.048ns,  Total Violation     -160.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.048ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.773ns  (logic 0.414ns (3.006%)  route 13.359ns (96.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    11.295ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.836    10.864    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    10.917 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    11.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    11.644 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    24.573    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    24.638 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.429    25.067    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)       -0.126    20.019    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                 -5.048    

Slack (VIOLATED) :        -4.943ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.641ns  (logic 0.414ns (3.035%)  route 13.227ns (96.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.295ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.836    10.864    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    10.917 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    11.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    11.644 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    24.573    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    24.638 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.297    24.936    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Setup_fdpe_C_D)       -0.151    19.993    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -24.936    
  -------------------------------------------------------------------
                         slack                                 -4.943    

Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.575ns  (logic 0.402ns (2.961%)  route 13.173ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.295ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.836    10.864    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    10.917 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    11.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    11.644 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    24.573    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    24.626 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.243    24.870    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)       -0.034    20.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.109    
                         arrival time                         -24.870    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.337ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.260ns  (logic 0.402ns (3.032%)  route 12.858ns (96.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    11.295ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.836    10.864    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    10.917 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    11.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    11.644 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.858    24.502    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.053    24.555 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    24.555    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.073    20.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -24.555    
  -------------------------------------------------------------------
                         slack                                 -4.337    

Slack (VIOLATED) :        -4.123ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.006ns  (logic 0.402ns (3.091%)  route 12.604ns (96.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.295ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.836    10.864    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    10.917 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    11.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    11.644 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.604    24.248    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    24.301 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    24.301    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_D)        0.034    20.178    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -24.301    
  -------------------------------------------------------------------
                         slack                                 -4.123    

Slack (VIOLATED) :        -3.916ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        12.520ns  (logic 0.695ns (5.551%)  route 11.825ns (94.449%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    11.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          6.000    11.027    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.053    11.080 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.573    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.922 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.814    22.736    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.068    22.804 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.315    23.119    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.172    23.291 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.445    23.736    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.053    23.789 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.251    24.040    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.053    24.093 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000    24.093    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.035    20.177    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                 -3.916    

Slack (VIOLATED) :        -3.914ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        12.517ns  (logic 0.695ns (5.552%)  route 11.822ns (94.448%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    11.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          6.000    11.027    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.053    11.080 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.573    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.922 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.814    22.736    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.068    22.804 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.315    23.119    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.172    23.291 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.445    23.736    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.053    23.789 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.248    24.037    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.053    24.090 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    24.090    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.034    20.176    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -24.090    
  -------------------------------------------------------------------
                         slack                                 -3.914    

Slack (VIOLATED) :        -3.661ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          6.000    11.027    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.053    11.080 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.573    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.922 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    22.763    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    22.816 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    23.561    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 -3.661    

Slack (VIOLATED) :        -3.661ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          6.000    11.027    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.053    11.080 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.573    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.922 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    22.763    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    22.816 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    23.561    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 -3.661    

Slack (VIOLATED) :        -3.661ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     4.720    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308     5.028 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          6.000    11.027    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.053    11.080 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.573    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    11.922 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    22.763    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    22.816 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    23.561    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -23.561    
  -------------------------------------------------------------------
                         slack                                 -3.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.028ns (0.659%)  route 4.221ns (99.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549     6.150    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.402    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.412    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.028ns (0.659%)  route 4.221ns (99.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549     6.150    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.402    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.412    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.028ns (0.659%)  route 4.221ns (99.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549     6.150    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.402    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.412    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.028ns (0.659%)  route 4.221ns (99.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549     6.150    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.402    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.412    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.028ns (0.644%)  route 4.322ns (99.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     1.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     1.901 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.672     4.573    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.028     4.601 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650     6.251    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.403    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.413    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.413    
                         arrival time                           6.251    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack      -14.462ns,  Total Violation     -727.241ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.462ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.773ns  (logic 0.414ns (3.006%)  route 13.359ns (96.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    15.708ns = ( 20.708 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.788    20.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    20.330 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    20.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    21.057 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    33.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    34.052 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.429    34.481    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Setup_fdce_C_D)       -0.126    20.019    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -34.481    
  -------------------------------------------------------------------
                         slack                                -14.462    

Slack (VIOLATED) :        -14.356ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.641ns  (logic 0.414ns (3.035%)  route 13.227ns (96.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    15.708ns = ( 20.708 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.788    20.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    20.330 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    20.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    21.057 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    33.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.065    34.052 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.297    34.349    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Setup_fdpe_C_D)       -0.151    19.993    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -34.349    
  -------------------------------------------------------------------
                         slack                                -14.356    

Slack (VIOLATED) :        -14.174ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.575ns  (logic 0.402ns (2.961%)  route 13.173ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    15.708ns = ( 20.708 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.788    20.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    20.330 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    20.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    21.057 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.930    33.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    34.040 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.243    34.283    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)       -0.034    20.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.109    
                         arrival time                         -34.283    
  -------------------------------------------------------------------
                         slack                                -14.174    

Slack (VIOLATED) :        -13.750ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.260ns  (logic 0.402ns (3.032%)  route 12.858ns (96.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    15.708ns = ( 20.708 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.788    20.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    20.330 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    20.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    21.057 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.858    33.916    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.053    33.969 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    33.969    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.073    20.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                         -33.969    
  -------------------------------------------------------------------
                         slack                                -13.750    

Slack (VIOLATED) :        -13.537ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.006ns  (logic 0.402ns (3.091%)  route 12.604ns (96.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    15.708ns = ( 20.708 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.788    20.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    20.330 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    20.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         LDCE (EnToQ_ldce_G_Q)        0.349    21.057 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          12.604    33.662    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.053    33.715 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    33.715    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_D)        0.034    20.178    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -33.715    
  -------------------------------------------------------------------
                         slack                                -13.537    

Slack (VIOLATED) :        -13.174ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.520ns  (logic 0.695ns (5.551%)  route 11.825ns (94.449%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    15.830ns = ( 20.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.795    20.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    20.338 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.179 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.814    31.993    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.068    32.061 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.315    32.377    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.172    32.549 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.445    32.994    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.053    33.047 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.251    33.298    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.053    33.351 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1/O
                         net (fo=1, routed)           0.000    33.351    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.035    20.177    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -33.351    
  -------------------------------------------------------------------
                         slack                                -13.174    

Slack (VIOLATED) :        -13.172ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.517ns  (logic 0.695ns (5.552%)  route 11.822ns (94.448%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    15.830ns = ( 20.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.795    20.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    20.338 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.179 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.814    31.993    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.068    32.061 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.315    32.377    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.172    32.549 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.445    32.994    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.053    33.047 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=2, routed)           0.248    33.295    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__1_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.053    33.348 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1/O
                         net (fo=1, routed)           0.000    33.348    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__1_n_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.729    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.034    20.176    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -33.348    
  -------------------------------------------------------------------
                         slack                                -13.172    

Slack (VIOLATED) :        -12.919ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    15.830ns = ( 20.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.795    20.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    20.338 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.179 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    32.021    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    32.074 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    32.819    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -32.819    
  -------------------------------------------------------------------
                         slack                                -12.919    

Slack (VIOLATED) :        -12.919ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    15.830ns = ( 20.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.795    20.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    20.338 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.179 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    32.021    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    32.074 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    32.819    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -32.819    
  -------------------------------------------------------------------
                         slack                                -12.919    

Slack (VIOLATED) :        -12.919ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.988ns  (logic 0.402ns (3.353%)  route 11.586ns (96.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    15.830ns = ( 20.830 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.795    20.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    20.338 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.349    21.179 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.841    32.021    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.053    32.074 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.745    32.819    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y41          FDPE (Setup_fdpe_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -32.819    
  -------------------------------------------------------------------
                         slack                                -12.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.985ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.056ns (1.003%)  route 5.527ns (98.997%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.097     4.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.028     4.960 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.692     6.652    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.028     6.680 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.739     8.419    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X10Y37         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y37         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.403    
    SLICE_X10Y37         FDRE (Hold_fdre_C_CE)        0.030     5.433    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.992ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.056ns (1.002%)  route 5.533ns (98.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.097     4.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.028     4.960 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.715     6.675    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.028     6.703 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__1/O
                         net (fo=1, routed)           1.722     8.425    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X8Y36          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y36          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.402    
    SLICE_X8Y36          FDRE (Hold_fdre_C_CE)        0.030     5.432    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.432    
                         arrival time                           8.425    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.043ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.056ns (0.993%)  route 5.585ns (99.007%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.097     4.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.028     4.960 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.671     6.631    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.028     6.659 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.817     8.476    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X8Y37          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y37          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.403    
    SLICE_X8Y37          FDRE (Hold_fdre_C_CE)        0.030     5.433    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           8.476    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             10.694ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 0.156ns (3.809%)  route 3.940ns (96.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549    16.141    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.402    
                         clock uncertainty            0.035     5.438    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.448    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                          16.141    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.694ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 0.156ns (3.809%)  route 3.940ns (96.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549    16.141    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.402    
                         clock uncertainty            0.035     5.438    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.448    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                          16.141    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.694ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 0.156ns (3.809%)  route 3.940ns (96.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549    16.141    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.402    
                         clock uncertainty            0.035     5.438    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.448    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                          16.141    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.694ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.096ns  (logic 0.156ns (3.809%)  route 3.940ns (96.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.549    16.141    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.921     5.549    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y36          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.402    
                         clock uncertainty            0.035     5.438    
    SLICE_X9Y36          FDCE (Hold_fdce_C_CE)        0.010     5.448    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                          16.141    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.794ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.197ns  (logic 0.156ns (3.717%)  route 4.041ns (96.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650    16.242    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.403    
                         clock uncertainty            0.035     5.439    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.449    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.449    
                         arrival time                          16.242    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.794ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.197ns  (logic 0.156ns (3.717%)  route 4.041ns (96.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650    16.242    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.403    
                         clock uncertainty            0.035     5.439    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.449    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.449    
                         arrival time                          16.242    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.794ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.197ns  (logic 0.156ns (3.717%)  route 4.041ns (96.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    7.045ns = ( 12.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.973    11.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.028    11.836 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.209    12.045    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.128    12.173 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.391    14.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.028    14.593 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__1/O
                         net (fo=12, routed)          1.650    16.242    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.922     5.550    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y37          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.403    
                         clock uncertainty            0.035     5.439    
    SLICE_X9Y37          FDCE (Hold_fdce_C_CE)        0.010     5.449    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.449    
                         arrival time                          16.242    
  -------------------------------------------------------------------
                         slack                                 10.794    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -2.479ns,  Total Violation       -4.757ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.479ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 0.402ns (3.310%)  route 11.743ns (96.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    10.531ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.968     9.949    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    10.002 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529    10.531    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.349    10.880 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.743    22.622    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y32          LUT3 (Prop_lut3_I1_O)        0.053    22.675 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    22.675    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X9Y32          FDPE (Setup_fdpe_C_D)        0.035    20.196    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -22.675    
  -------------------------------------------------------------------
                         slack                                 -2.479    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.980ns  (logic 0.402ns (3.356%)  route 11.578ns (96.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    10.531ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.968     9.949    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    10.002 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529    10.531    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.349    10.880 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.578    22.457    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.053    22.510 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    22.510    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.072    20.233    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -22.510    
  -------------------------------------------------------------------
                         slack                                 -2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.156ns (2.779%)  route 5.457ns (97.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.388     4.268    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.028     4.296 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.227     4.523    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.128     4.651 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.457    10.107    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.028    10.135 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    10.135    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.418    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.087     5.505    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.505    
                         arrival time                          10.135    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.687ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.156ns (2.765%)  route 5.487ns (97.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.388     4.268    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.028     4.296 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.227     4.523    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.128     4.651 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.487    10.137    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y32          LUT3 (Prop_lut3_I1_O)        0.028    10.165 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    10.165    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X9Y32          FDPE (Hold_fdpe_C_D)         0.060     5.478    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.478    
                         arrival time                          10.165    
  -------------------------------------------------------------------
                         slack                                  4.687    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            3  Failing Endpoints,  Worst Slack       -2.791ns,  Total Violation       -8.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.884ns  (logic 0.442ns (3.719%)  route 11.442ns (96.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.993ns = ( 19.993 - 10.000 ) 
    Source Clock Delay      (SCD):    11.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.512    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    10.549 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    11.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    11.529 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.442    22.972    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053    23.025 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    23.025    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.993    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.197    
                         clock uncertainty           -0.035    20.162    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.071    20.233    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -23.025    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.718ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.774ns  (logic 0.442ns (3.754%)  route 11.332ns (96.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    11.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.512    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    10.549 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    11.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    11.529 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.332    22.861    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    22.914 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    22.914    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X9Y33          FDPE (Setup_fdpe_C_D)        0.035    20.196    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                 -2.718    

Slack (VIOLATED) :        -2.678ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 0.442ns (3.755%)  route 11.328ns (96.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    11.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           5.512    10.496    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    10.549 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    11.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    11.529 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.328    22.858    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I1_O)        0.053    22.911 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    22.911    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.071    20.232    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.232    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                 -2.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.073ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.171ns (3.090%)  route 5.363ns (96.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.871     4.752    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.028     4.780 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.265     5.045    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.143     5.188 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.363    10.551    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I1_O)        0.028    10.579 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    10.579    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.419    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.087     5.506    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.136ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.171ns (3.070%)  route 5.399ns (96.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.871     4.752    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.028     4.780 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.265     5.045    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.143     5.188 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.399    10.587    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.028    10.615 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    10.615    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.419    
    SLICE_X9Y33          FDPE (Hold_fdpe_C_D)         0.060     5.479    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.479    
                         arrival time                          10.615    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.159ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.171ns (3.043%)  route 5.449ns (96.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.871     4.752    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.028     4.780 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.265     5.045    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.143     5.188 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           5.449    10.637    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.028    10.665 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    10.665    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     5.419    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.087     5.506    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.506    
                         arrival time                          10.665    
  -------------------------------------------------------------------
                         slack                                  5.159    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.442ns (3.983%)  route 10.656ns (96.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 20.050 - 10.000 ) 
    Source Clock Delay      (SCD):    8.824ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.410     8.394    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.053     8.447 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.377     8.824    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.389     9.213 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)          10.115    19.328    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.053    19.381 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.541    19.922    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783    20.050    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.254    
                         clock uncertainty           -0.035    20.219    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.193    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -19.922    
  -------------------------------------------------------------------
                         slack                                  0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.468ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.171ns (3.210%)  route 5.156ns (96.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.594ns
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.614     3.496    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.028     3.524 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.167     3.691    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.143     3.834 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           4.916     8.750    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.028     8.778 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.240     9.018    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     5.594    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     5.447    
    SLICE_X6Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.549    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           9.018    
  -------------------------------------------------------------------
                         slack                                  3.468    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.572ns  (logic 0.106ns (1.107%)  route 9.466ns (98.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.047ns = ( 20.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.343    12.365    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.053    12.418 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.568    15.987    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.053    16.040 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           3.555    19.595    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.780    20.047    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X4Y28          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    20.251    
                         clock uncertainty           -0.035    20.216    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.244    19.972    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.567ns  (logic 0.106ns (1.108%)  route 9.461ns (98.892%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 20.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.343    12.365    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.053    12.418 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.507    15.925    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    15.978 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           3.611    19.589    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X4Y31          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783    20.050    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X4Y31          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    20.254    
                         clock uncertainty           -0.035    20.219    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.244    19.975    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -19.589    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.503ns  (logic 0.106ns (1.115%)  route 9.397ns (98.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.988ns = ( 19.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.343    12.365    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.053    12.418 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          3.462    15.880    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.053    15.933 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           3.592    19.525    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.721    19.988    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y28         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.192    
                         clock uncertainty           -0.035    20.157    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.219    19.938    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.938    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.558ns  (logic 0.053ns (0.619%)  route 8.505ns (99.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    18.580    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    19.939    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.558ns  (logic 0.053ns (0.619%)  route 8.505ns (99.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    18.580    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    19.939    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.558ns  (logic 0.053ns (0.619%)  route 8.505ns (99.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    18.580    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    19.939    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.558ns  (logic 0.053ns (0.619%)  route 8.505ns (99.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.896    18.580    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.219    19.939    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.485ns  (logic 0.053ns (0.625%)  route 8.432ns (99.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.990ns = ( 19.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.824    18.508    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.990    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.194    
                         clock uncertainty           -0.035    20.159    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.219    19.940    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.485ns  (logic 0.053ns (0.625%)  route 8.432ns (99.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.990ns = ( 19.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.609    13.631    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.053    13.684 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          4.824    18.508    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.990    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    20.194    
                         clock uncertainty           -0.035    20.159    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.219    19.940    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 0.402ns (3.310%)  route 11.743ns (96.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308     5.023 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.901     5.923    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.053     5.976 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529     6.505    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.349     6.854 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.743    18.596    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y32          LUT3 (Prop_lut3_I1_O)        0.053    18.649 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    18.649    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X9Y32          FDPE (Setup_fdpe_C_D)        0.035    20.196    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.028ns (0.719%)  route 3.868ns (99.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220     5.794    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.415    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.445    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.445    
                         arrival time                           5.794    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.028ns (0.696%)  route 3.997ns (99.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.350     5.923    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.417    
    SLICE_X8Y31          FDCE (Hold_fdce_C_CE)        0.030     5.447    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.447    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.028ns (0.696%)  route 3.997ns (99.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.350     5.923    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.417    
    SLICE_X8Y31          FDCE (Hold_fdce_C_CE)        0.030     5.447    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.447    
                         arrival time                           5.923    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.028ns (0.693%)  route 4.010ns (99.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.362     5.936    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.563    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.416    
    SLICE_X8Y30          FDCE (Hold_fdce_C_CE)        0.030     5.446    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.446    
                         arrival time                           5.936    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.028ns (0.693%)  route 4.010ns (99.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     1.898 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.648     3.546    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.362     5.936    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.563    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.416    
    SLICE_X8Y30          FDCE (Hold_fdce_C_CE)        0.030     5.446    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.446    
                         arrival time                           5.936    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           44  Failing Endpoints,  Worst Slack      -12.822ns,  Total Violation     -497.694ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.822ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.204ns  (logic 0.679ns (5.564%)  route 11.525ns (94.436%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.987ns = ( 19.987 - 10.000 ) 
    Source Clock Delay      (SCD):    15.845ns = ( 20.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.813    20.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.053    20.355 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490    20.845    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.349    21.194 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.722    31.916    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.056    31.972 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.246    32.218    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.168    32.386 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_4/O
                         net (fo=1, routed)           0.212    32.598    ADC2/LTC2195_SPI_inst/state_f[2]_i_4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.053    32.651 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.345    32.996    ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.053    33.049 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    33.049    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.720    19.987    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.191    
                         clock uncertainty           -0.035    20.156    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.071    20.227    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.227    
                         arrival time                         -33.049    
  -------------------------------------------------------------------
                         slack                                -12.822    

Slack (VIOLATED) :        -12.819ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.202ns  (logic 0.679ns (5.565%)  route 11.523ns (94.435%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -5.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.987ns = ( 19.987 - 10.000 ) 
    Source Clock Delay      (SCD):    15.845ns = ( 20.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.813    20.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.053    20.355 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490    20.845    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.349    21.194 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.722    31.916    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.056    31.972 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.246    32.218    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.168    32.386 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_4/O
                         net (fo=1, routed)           0.212    32.598    ADC2/LTC2195_SPI_inst/state_f[2]_i_4_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.053    32.651 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.343    32.994    ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.053    33.047 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    33.047    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.720    19.987    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.191    
                         clock uncertainty           -0.035    20.156    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.072    20.228    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.228    
                         arrival time                         -33.047    
  -------------------------------------------------------------------
                         slack                                -12.819    

Slack (VIOLATED) :        -12.746ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.145ns  (logic 0.402ns (3.310%)  route 11.743ns (96.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    15.797ns = ( 20.797 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.726    20.215    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    20.268 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529    20.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.349    21.146 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.743    32.889    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y32          LUT3 (Prop_lut3_I1_O)        0.053    32.942 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    32.942    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X9Y32          FDPE (Setup_fdpe_C_D)        0.035    20.196    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -32.942    
  -------------------------------------------------------------------
                         slack                                -12.746    

Slack (VIOLATED) :        -12.555ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.098ns  (logic 0.442ns (3.983%)  route 10.656ns (96.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.050ns = ( 20.050 - 10.000 ) 
    Source Clock Delay      (SCD):    16.650ns = ( 21.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         8.731    21.220    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.053    21.273 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.377    21.650    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          LDCE (EnToQ_ldce_G_Q)        0.389    22.039 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)          10.115    32.154    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.053    32.207 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.541    32.748    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.783    20.050    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X6Y31          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.254    
                         clock uncertainty           -0.035    20.219    
    SLICE_X6Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.193    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -32.748    
  -------------------------------------------------------------------
                         slack                                -12.555    

Slack (VIOLATED) :        -12.544ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.980ns  (logic 0.402ns (3.356%)  route 11.578ns (96.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    15.797ns = ( 20.797 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.726    20.215    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    20.268 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529    20.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          LDCE (EnToQ_ldce_G_Q)        0.349    21.146 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.578    32.724    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.053    32.777 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    32.777    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)        0.072    20.233    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -32.777    
  -------------------------------------------------------------------
                         slack                                -12.544    

Slack (VIOLATED) :        -12.321ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.884ns  (logic 0.442ns (3.719%)  route 11.442ns (96.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.993ns = ( 19.993 - 10.000 ) 
    Source Clock Delay      (SCD):    15.670ns = ( 20.670 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.536    20.025    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    20.078 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    20.670    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    21.059 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.442    32.501    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053    32.554 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    32.554    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.993    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.197    
                         clock uncertainty           -0.035    20.162    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.071    20.233    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -32.554    
  -------------------------------------------------------------------
                         slack                                -12.321    

Slack (VIOLATED) :        -12.248ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.774ns  (logic 0.442ns (3.754%)  route 11.332ns (96.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    15.670ns = ( 20.670 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.536    20.025    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    20.078 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    20.670    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    21.059 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.332    32.391    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    32.444 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    32.444    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X9Y33          FDPE (Setup_fdpe_C_D)        0.035    20.196    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -32.444    
  -------------------------------------------------------------------
                         slack                                -12.248    

Slack (VIOLATED) :        -12.208ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.770ns  (logic 0.442ns (3.755%)  route 11.328ns (96.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    15.670ns = ( 20.670 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.536    20.025    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    20.078 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    20.670    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         LDCE (EnToQ_ldce_G_Q)        0.389    21.059 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)          11.328    32.387    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I1_O)        0.053    32.440 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    32.440    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.071    20.232    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.232    
                         arrival time                         -32.440    
  -------------------------------------------------------------------
                         slack                                -12.208    

Slack (VIOLATED) :        -12.193ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.541ns  (logic 0.402ns (3.483%)  route 11.139ns (96.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    15.845ns = ( 20.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.813    20.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.053    20.355 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490    20.845    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.349    21.194 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.139    32.333    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.053    32.386 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    32.386    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X11Y29         FDCE (Setup_fdce_C_D)        0.035    20.193    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -32.386    
  -------------------------------------------------------------------
                         slack                                -12.193    

Slack (VIOLATED) :        -12.077ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.382ns  (logic 0.402ns (3.532%)  route 10.980ns (96.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.990ns = ( 19.990 - 10.000 ) 
    Source Clock Delay      (SCD):    15.845ns = ( 20.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         7.813    20.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.053    20.355 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490    20.845    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.349    21.194 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.722    31.916    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I3_O)        0.053    31.969 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.258    32.227    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X12Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.723    19.990    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X12Y30         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    20.194    
                         clock uncertainty           -0.035    20.159    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)       -0.009    20.150    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -32.227    
  -------------------------------------------------------------------
                         slack                                -12.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.072ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.056ns (0.983%)  route 5.639ns (99.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.594ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.068     4.903    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.028     4.931 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.739     6.669    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.028     6.697 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.832     8.530    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X4Y31          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.947     5.594    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X4Y31          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.447    
    SLICE_X4Y31          FDRE (Hold_fdre_C_CE)        0.010     5.457    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.457    
                         arrival time                           8.530    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.077ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.056ns (0.985%)  route 5.630ns (99.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.068     4.903    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.028     4.931 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.747     6.677    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.028     6.705 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           1.816     8.521    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X10Y28         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.914     5.561    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y28         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.414    
    SLICE_X10Y28         FDRE (Hold_fdre_C_CE)        0.030     5.444    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.444    
                         arrival time                           8.521    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.091ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.056ns (0.981%)  route 5.654ns (99.019%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.591ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.068     4.903    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.028     4.931 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.788     6.719    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.028     6.747 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           1.798     8.545    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X4Y28          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.944     5.591    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X4Y28          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.444    
    SLICE_X4Y28          FDRE (Hold_fdre_C_CE)        0.010     5.454    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.454    
                         arrival time                           8.545    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.823ns  (logic 0.156ns (3.234%)  route 4.667ns (96.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.562ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.220    16.879    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.915     5.562    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y29          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.415    
                         clock uncertainty            0.035     5.451    
    SLICE_X8Y29          FDCE (Hold_fdce_C_CE)        0.030     5.481    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                          16.879    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.526ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.953ns  (logic 0.156ns (3.150%)  route 4.797ns (96.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    7.056ns = ( 12.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         3.969    11.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028    11.832 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.224    12.056    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         LDCE (EnToQ_ldce_G_Q)        0.128    12.184 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.447    14.631    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.028    14.659 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          2.350    17.009    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.417    
                         clock uncertainty            0.035     5.453    
    SLICE_X8Y31          FDCE (Hold_fdce_C_CE)        0.030     5.483    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.483    
                         arrival time                          17.009    
  -------------------------------------------------------------------
                         slack                                 11.526    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 0.322ns (4.554%)  route 6.749ns (95.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.513     4.391    ADC2/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC2/ADC0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.269     4.660 f  ADC2/ADC0_out_reg[0]/Q
                         net (fo=2, routed)           6.749    11.409    ADC2/D[0]
    SLICE_X0Y194         LUT1 (Prop_lut1_I0_O)        0.053    11.462 r  ADC2/data_in[18]_i_1/O
                         net (fo=1, routed)           0.000    11.462    AD9783_inst1/D[16]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y194         FDRE (Setup_fdre_C_D)        0.035    12.306    AD9783_inst1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 0.322ns (4.513%)  route 6.813ns (95.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.508     4.386    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.269     4.655 f  ADC2/ADC0_out_reg[7]/Q
                         net (fo=2, routed)           6.813    11.468    ADC2/D[7]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.053    11.521 r  ADC2/data_in[25]_i_1/O
                         net (fo=1, routed)           0.000    11.521    AD9783_inst1/D[23]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 0.269ns (3.869%)  route 6.683ns (96.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.508     4.386    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC2/ADC0_out_reg[7]/Q
                         net (fo=2, routed)           6.683    11.338    AD9783_inst1/D[7]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.020    12.383    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.269ns (3.998%)  route 6.459ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.709     4.587    ADC2/clk_in
    SLICE_X0Y51          FDRE                                         r  ADC2/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC2/ADC0_out_reg[11]/Q
                         net (fo=2, routed)           6.459    11.314    AD9783_inst1/D[11]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)       -0.030    12.361    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.322ns (4.745%)  route 6.463ns (95.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.709     4.587    ADC2/clk_in
    SLICE_X0Y51          FDRE                                         r  ADC2/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.269     4.856 f  ADC2/ADC0_out_reg[11]/Q
                         net (fo=2, routed)           6.463    11.319    ADC2/D[11]
    SLICE_X0Y222         LUT1 (Prop_lut1_I0_O)        0.053    11.372 r  ADC2/data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    11.372    AD9783_inst1/D[27]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)        0.034    12.425    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 0.322ns (4.913%)  route 6.233ns (95.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.898     4.776    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.269     5.045 f  ADC2/ADC0_out_reg[8]/Q
                         net (fo=2, routed)           6.233    11.277    ADC2/D[8]
    SLICE_X0Y217         LUT1 (Prop_lut1_I0_O)        0.053    11.330 r  ADC2/data_in[26]_i_1/O
                         net (fo=1, routed)           0.000    11.330    AD9783_inst1/D[24]
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.519    12.378    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism              0.204    12.583    
                         clock uncertainty           -0.186    12.397    
    SLICE_X0Y217         FDRE (Setup_fdre_C_D)        0.035    12.432    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 0.269ns (3.990%)  route 6.472ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.513     4.391    ADC2/clk_in
    SLICE_X0Y101         FDRE                                         r  ADC2/ADC0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.269     4.660 r  ADC2/ADC0_out_reg[0]/Q
                         net (fo=2, routed)           6.472    11.132    AD9783_inst1/D[0]
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y194         FDRE (Setup_fdre_C_D)       -0.020    12.251    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.269ns (4.248%)  route 6.063ns (95.752%))
  Logic Levels:           0  
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.905     4.783    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.269     5.052 r  ADC2/ADC0_out_reg[10]/Q
                         net (fo=2, routed)           6.063    11.115    AD9783_inst1/D[10]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)       -0.020    12.371    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.269ns (4.252%)  route 6.058ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.898     4.776    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.269     5.045 r  ADC2/ADC0_out_reg[8]/Q
                         net (fo=2, routed)           6.058    11.103    AD9783_inst1/D[8]
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.519    12.378    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.204    12.583    
                         clock uncertainty           -0.186    12.397    
    SLICE_X0Y217         FDRE (Setup_fdre_C_D)       -0.030    12.367    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 0.322ns (5.168%)  route 5.909ns (94.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 12.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.905     4.783    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.269     5.052 f  ADC2/ADC0_out_reg[10]/Q
                         net (fo=2, routed)           5.909    10.961    ADC2/D[10]
    SLICE_X0Y222         LUT1 (Prop_lut1_I0_O)        0.053    11.014 r  ADC2/data_in[28]_i_1/O
                         net (fo=1, routed)           0.000    11.014    AD9783_inst1/D[26]
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.513    12.372    AD9783_inst1/clkD
    SLICE_X0Y222         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism              0.204    12.577    
                         clock uncertainty           -0.186    12.391    
    SLICE_X0Y222         FDRE (Setup_fdre_C_D)        0.035    12.426    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.258ns (6.453%)  route 3.740ns (93.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC2/ADC0_out_reg[3]/Q
                         net (fo=2, routed)           3.740     8.034    ADC2/D[3]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.042     8.076 r  ADC2/data_in[21]_i_1/O
                         net (fo=1, routed)           0.000     8.076    AD9783_inst1/D[19]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.215     7.990    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.990    
                         arrival time                           8.076    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.258ns (5.894%)  route 4.119ns (94.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.401     4.074    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.216     4.290 f  ADC2/ADC0_out_reg[5]/Q
                         net (fo=2, routed)           4.119     8.410    ADC2/D[5]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.042     8.452 r  ADC2/data_in[23]_i_1/O
                         net (fo=1, routed)           0.000     8.452    AD9783_inst1/D[21]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.186     7.957    
    SLICE_X0Y204         FDRE (Hold_fdre_C_D)         0.215     8.172    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.172    
                         arrival time                           8.452    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.216ns (5.191%)  route 3.945ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC2/ADC0_out_reg[1]/Q
                         net (fo=2, routed)           3.945     8.239    AD9783_inst1/D[1]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.158     7.933    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.239    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.216ns (4.974%)  route 4.126ns (95.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.401     4.074    ADC2/clk_in
    SLICE_X0Y112         FDRE                                         r  ADC2/ADC0_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.216     4.290 r  ADC2/ADC0_out_reg[5]/Q
                         net (fo=2, routed)           4.126     8.416    AD9783_inst1/D[5]
    SLICE_X1Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X1Y204         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.186     7.957    
    SLICE_X1Y204         FDRE (Hold_fdre_C_D)         0.152     8.109    AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.109    
                         arrival time                           8.416    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.258ns (5.913%)  route 4.105ns (94.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC2/ADC0_out_reg[1]/Q
                         net (fo=2, routed)           4.105     8.398    ADC2/D[1]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.042     8.440 r  ADC2/data_in[19]_i_1/O
                         net (fo=1, routed)           0.000     8.440    AD9783_inst1/D[17]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.216     7.991    AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.991    
                         arrival time                           8.440    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.128ns (5.135%)  route 2.365ns (94.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.666     1.767    ADC2/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC2/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.100     1.867 f  ADC2/ADC0_out_reg[12]/Q
                         net (fo=2, routed)           2.365     4.232    ADC2/D[12]
    SLICE_X0Y236         LUT1 (Prop_lut1_I0_O)        0.028     4.260 r  ADC2/data_in[30]_i_1/O
                         net (fo=1, routed)           0.000     4.260    AD9783_inst1/D[28]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.899     3.656    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.147     3.508    
                         clock uncertainty            0.186     3.694    
    SLICE_X0Y236         FDRE (Hold_fdre_C_D)         0.060     3.754    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.100ns (4.101%)  route 2.338ns (95.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.713     1.814    ADC2/clk_in
    SLICE_X1Y35          FDRE                                         r  ADC2/ADC0_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 r  ADC2/ADC0_out_reg[9]/Q
                         net (fo=2, routed)           2.338     4.252    AD9783_inst1/D[9]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.897     3.654    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.147     3.506    
                         clock uncertainty            0.186     3.692    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.047     3.739    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.100ns (3.968%)  route 2.420ns (96.032%))
  Logic Levels:           0  
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.666     1.767    ADC2/clk_in
    SLICE_X0Y52          FDRE                                         r  ADC2/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.100     1.867 r  ADC2/ADC0_out_reg[12]/Q
                         net (fo=2, routed)           2.420     4.287    AD9783_inst1/D[12]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.899     3.656    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.147     3.508    
                         clock uncertainty            0.186     3.694    
    SLICE_X0Y236         FDRE (Hold_fdre_C_D)         0.047     3.741    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.128ns (5.032%)  route 2.416ns (94.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.713     1.814    ADC2/clk_in
    SLICE_X1Y35          FDRE                                         r  ADC2/ADC0_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.100     1.914 f  ADC2/ADC0_out_reg[9]/Q
                         net (fo=2, routed)           2.416     4.330    ADC2/D[9]
    SLICE_X0Y216         LUT1 (Prop_lut1_I0_O)        0.028     4.358 r  ADC2/data_in[27]_i_1/O
                         net (fo=1, routed)           0.000     4.358    AD9783_inst1/D[25]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.897     3.654    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
                         clock pessimism             -0.147     3.506    
                         clock uncertainty            0.186     3.692    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.060     3.752    AD9783_inst1/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.100ns (3.849%)  route 2.498ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.612     1.713    ADC2/clk_in
    SLICE_X0Y107         FDRE                                         r  ADC2/ADC0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  ADC2/ADC0_out_reg[3]/Q
                         net (fo=2, routed)           2.498     4.311    AD9783_inst1/D[3]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.804     3.561    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.147     3.413    
                         clock uncertainty            0.186     3.599    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.044     3.643    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.668    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.194ns (30.252%)  route 0.447ns (69.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 4.767 - 1.250 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.124     2.325 f  ADC2/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.224     2.548    ADC2/FR_out_reg_n_0_[2]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.035     2.583 r  ADC2/BS_state_i_2__0/O
                         net (fo=1, routed)           0.224     2.807    ADC2/BS_state_i_2__0_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.035     2.842 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.842    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.915    
                         clock uncertainty           -0.194     4.721    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.031     4.752    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  1.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.421ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.300ns (40.698%)  route 0.437ns (59.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.321ns = ( 10.571 - 1.250 ) 
    Source Clock Delay      (SCD):    4.460ns = ( 14.460 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.787    14.460    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.216    14.676 f  ADC2/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.236    14.912    ADC2/FR_out_reg_n_0_[7]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.042    14.954 r  ADC2/BS_state_i_3__0/O
                         net (fo=1, routed)           0.201    15.155    ADC2/BS_state_i_3__0_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.042    15.197 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    15.197    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.366    
                         clock uncertainty            0.194    10.560    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.216    10.776    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.776    
                         arrival time                          15.197    
  -------------------------------------------------------------------
                         slack                                  4.421    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.000ns (0.000%)  route 0.622ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 4.773 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.622     4.140    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.921    
                         clock uncertainty           -0.194     4.727    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.482    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.000ns (0.000%)  route 0.585ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 4.770 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.585     4.102    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.918    
                         clock uncertainty           -0.194     4.724    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.479    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.000ns (0.000%)  route 0.494ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 4.769 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.494     4.011    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.917    
                         clock uncertainty           -0.194     4.723    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.478    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.035ns (7.745%)  route 0.417ns (92.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 4.767 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.417     3.934    ADC2/rst_in
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.035     3.969 f  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.969    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         f  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.147     4.915    
                         clock uncertainty           -0.194     4.721    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.031     4.752    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.035ns (7.762%)  route 0.416ns (92.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 4.767 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.416     3.933    ADC2/rst_in
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.035     3.968 f  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     3.968    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         f  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.915    
                         clock uncertainty           -0.194     4.721    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.031     4.752    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.041ns (8.953%)  route 0.417ns (91.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 4.767 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.417     3.934    ADC2/rst_in
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.041     3.975 f  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.975    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y33          FDRE                                         f  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.712     4.767    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.147     4.915    
                         clock uncertainty           -0.194     4.721    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.049     4.770    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.770    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.035ns (14.166%)  route 0.212ns (85.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 4.761 - 1.250 ) 
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         0.212     3.729    ADC2/rst_in
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.035     3.764 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.764    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=202, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.706     4.761    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.147     4.909    
                         clock uncertainty           -0.194     4.715    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.031     4.746    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.042ns (11.895%)  route 0.311ns (88.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.313ns = ( 10.563 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.311    12.179    ADC2/rst_in
    SLICE_X0Y27          LUT3 (Prop_lut3_I1_O)        0.042    12.221 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    12.221    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.888    10.563    ADC2/clk_div
    SLICE_X0Y27          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.204    10.358    
                         clock uncertainty            0.194    10.552    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.216    10.768    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.768    
                         arrival time                          12.221    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.659ns  (logic 0.042ns (6.374%)  route 0.617ns (93.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.321ns = ( 10.571 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.617    12.485    ADC2/rst_in
    SLICE_X0Y33          LUT6 (Prop_lut6_I5_O)        0.042    12.527 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    12.527    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.366    
                         clock uncertainty            0.194    10.560    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.216    10.776    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.776    
                         arrival time                          12.527    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.752ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.669ns  (logic 0.050ns (7.475%)  route 0.619ns (92.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.321ns = ( 10.571 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.619    12.487    ADC2/rst_in
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.050    12.537 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.537    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.204    10.366    
                         clock uncertainty            0.194    10.560    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.225    10.785    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.785    
                         arrival time                          12.537    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.661ns  (logic 0.042ns (6.355%)  route 0.619ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.321ns = ( 10.571 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.619    12.487    ADC2/rst_in
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.042    12.529 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.529    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.896    10.571    ADC2/clk_div
    SLICE_X0Y33          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.204    10.366    
                         clock uncertainty            0.194    10.560    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.215    10.775    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.775    
                         arrival time                          12.529    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             2.232ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.749ns  (logic 0.000ns (0.000%)  route 0.749ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 10.572 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.749    12.617    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    f  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.367    
                         clock uncertainty            0.194    10.561    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.385    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.385    
                         arrival time                          12.617    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.372ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.891    12.759    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    f  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899    10.574    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.387    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.387    
                         arrival time                          12.759    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.924    12.792    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    f  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=202, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.392    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.392    
                         arrival time                          12.792    
  -------------------------------------------------------------------
                         slack                                  2.401    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.766ns  (logic 0.053ns (1.916%)  route 2.713ns (98.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.652ns = ( 16.652 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.713    15.202    rst_in
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.053    15.255 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    15.255    rst_in_i_1_n_0
    SLICE_X0Y26          FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.460    17.112    
                         clock uncertainty           -0.035    17.077    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.035    17.112    rst_in_reg
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                  1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.028ns (1.975%)  route 1.390ns (98.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         1.390     4.225    rst_in
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.028     4.253 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     4.253    rst_in_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.421     2.972    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.060     3.032    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  1.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 0.053ns (0.472%)  route 11.167ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.210    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 0.053ns (0.472%)  route 11.167ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.210    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 0.053ns (0.472%)  route 11.167ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.210    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 0.053ns (0.475%)  route 11.111ns (99.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.354    16.155    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -16.155    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.623ns  (logic 0.035ns (2.157%)  route 1.588ns (97.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 14.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     8.919    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926    13.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.713    
                         clock uncertainty           -0.035    14.678    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.095    14.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.623ns  (logic 0.035ns (2.157%)  route 1.588ns (97.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 14.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     8.919    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926    13.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.713    
                         clock uncertainty           -0.035    14.678    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.095    14.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.623ns  (logic 0.035ns (2.157%)  route 1.588ns (97.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 14.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     8.919    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926    13.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.713    
                         clock uncertainty           -0.035    14.678    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.095    14.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.623ns  (logic 0.035ns (2.157%)  route 1.588ns (97.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 14.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.297ns = ( 7.297 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.244     8.919    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926    13.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.685    14.566    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.713    
                         clock uncertainty           -0.035    14.678    
    SLICE_X9Y41          FDPE (Recov_fdpe_C_PRE)     -0.095    14.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.042ns (1.703%)  route 2.425ns (98.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.095ns
    Source Clock Delay      (SCD):    4.620ns = ( 9.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.417    12.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.095    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.891    
                         clock uncertainty            0.035    10.927    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.155    10.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.772    
                         arrival time                          12.087    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.042ns (1.703%)  route 2.425ns (98.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.095ns
    Source Clock Delay      (SCD):    4.620ns = ( 9.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.417    12.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.095    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.891    
                         clock uncertainty            0.035    10.927    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.155    10.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.772    
                         arrival time                          12.087    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.042ns (1.703%)  route 2.425ns (98.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.095ns
    Source Clock Delay      (SCD):    4.620ns = ( 9.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.417    12.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.095    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.891    
                         clock uncertainty            0.035    10.927    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.155    10.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.772    
                         arrival time                          12.087    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.467ns  (logic 0.042ns (1.703%)  route 2.425ns (98.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.095ns
    Source Clock Delay      (SCD):    4.620ns = ( 9.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.417    12.087    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.844    11.095    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.891    
                         clock uncertainty            0.035    10.927    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.155    10.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.772    
                         arrival time                          12.087    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.028ns (0.524%)  route 5.313ns (99.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.647     7.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X8Y41          FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.227    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.028ns (0.521%)  route 5.343ns (99.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.677     7.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.028ns (0.521%)  route 5.343ns (99.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.677     7.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.028ns (0.521%)  route 5.343ns (99.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.677     7.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  1.900    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.534ns,  Total Violation       -3.534ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        18.518ns  (logic 0.158ns (0.853%)  route 18.360ns (99.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.246     4.968 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          14.555    19.522    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.158    19.680 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.805    23.485    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y38         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.192    19.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -23.485    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.781ns  (logic 0.082ns (2.949%)  route 2.699ns (97.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.565ns = ( 14.565 - 10.000 ) 
    Source Clock Delay      (SCD):    2.286ns = ( 7.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.113     7.286 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.510     9.795    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.082     9.877 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.189    10.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y38          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.926    13.819    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.881 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.684    14.565    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.712    
                         clock uncertainty           -0.035    14.677    
    SLICE_X8Y38          FDPE (Recov_fdpe_C_PRE)     -0.102    14.575    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.065ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        4.265ns  (logic 0.126ns (2.955%)  route 4.139ns (97.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    4.601ns = ( 9.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.197     9.601 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.807    13.408    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.126    13.534 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.332    13.866    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y38          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.889    
                         clock uncertainty            0.035    10.925    
    SLICE_X8Y38          FDPE (Remov_fdpe_C_PRE)     -0.124    10.801    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.801    
                         arrival time                          13.866    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             5.905ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 0.066ns (0.703%)  route 9.318ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.091     1.876 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.667     9.543    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.066     9.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.651    11.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y38         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.405    
    SLICE_X10Y38         FDCE (Remov_fdce_C_CLR)     -0.050     5.355    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.355    
                         arrival time                          11.260    
  -------------------------------------------------------------------
                         slack                                  5.905    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.106ns,  Total Violation       -3.106ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.032ns,  Total Violation       -0.032ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.106ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        13.029ns  (logic 0.053ns (0.407%)  route 12.976ns (99.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          9.171    19.199    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.053    19.252 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.805    23.057    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y38         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.192    19.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -23.057    
  -------------------------------------------------------------------
                         slack                                 -3.106    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.462ns  (logic 0.053ns (0.710%)  route 7.409ns (99.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    17.490    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -17.490    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.462ns  (logic 0.053ns (0.710%)  route 7.409ns (99.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    17.490    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -17.490    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.027ns  (logic 0.053ns (0.754%)  route 6.974ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.684    13.711    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.053    13.764 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.290    17.055    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X8Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.192    19.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.017ns  (logic 0.053ns (0.755%)  route 6.964ns (99.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    17.045    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -17.045    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.017ns  (logic 0.053ns (0.755%)  route 6.964ns (99.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    17.045    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -17.045    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.966ns  (logic 0.053ns (0.761%)  route 6.913ns (99.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.994    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.966ns  (logic 0.053ns (0.761%)  route 6.913ns (99.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.994    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.966ns  (logic 0.053ns (0.761%)  route 6.913ns (99.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    16.994    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.994    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.911ns  (logic 0.053ns (0.767%)  route 6.858ns (99.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.354    16.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                  3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.119ns  (logic 0.042ns (3.755%)  route 1.077ns (96.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.745    10.395    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.332    10.769    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y38          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.889    
                         clock uncertainty            0.035    10.925    
    SLICE_X8Y38          FDPE (Remov_fdpe_C_PRE)     -0.124    10.801    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.801    
                         arrival time                          10.769    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             2.353ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.480ns  (logic 0.042ns (1.207%)  route 3.438ns (98.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.345    13.130    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y40          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.130    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.720ns  (logic 0.042ns (1.129%)  route 3.678ns (98.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    13.371    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.371    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.720ns  (logic 0.042ns (1.129%)  route 3.678ns (98.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    13.371    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.371    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.720ns  (logic 0.042ns (1.129%)  route 3.678ns (98.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    13.371    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.371    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.720ns  (logic 0.042ns (1.129%)  route 3.678ns (98.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    13.371    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.371    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.720ns  (logic 0.042ns (1.129%)  route 3.678ns (98.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.094ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.586    13.371    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y39          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.843    11.094    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y39          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.204    10.890    
                         clock uncertainty            0.035    10.926    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.149    10.777    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          13.371    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.678ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.803ns  (logic 0.042ns (1.104%)  route 3.761ns (98.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.669    13.454    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y38          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204    10.889    
                         clock uncertainty            0.035    10.925    
    SLICE_X9Y38          FDCE (Remov_fdce_C_CLR)     -0.149    10.776    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.776    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.803ns  (logic 0.042ns (1.104%)  route 3.761ns (98.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.093ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.669    13.454    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y38          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.842    11.093    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y38          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204    10.889    
                         clock uncertainty            0.035    10.925    
    SLICE_X9Y38          FDCE (Remov_fdce_C_CLR)     -0.149    10.776    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.776    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.037ns  (logic 0.042ns (1.040%)  route 3.995ns (98.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.092ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.092    12.743    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.042    12.785 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.902    13.687    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X10Y36         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.027     9.031    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.251 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.841    11.092    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204    10.888    
                         clock uncertainty            0.035    10.924    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.115    10.809    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                        -10.809    
                         arrival time                          13.687    
  -------------------------------------------------------------------
                         slack                                  2.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 0.322ns (2.421%)  route 12.981ns (97.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          12.582    17.573    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.053    17.626 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.399    18.024    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X8Y39          FDPE (Recov_fdpe_C_PRE)     -0.228    19.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -18.024    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.813ns  (logic 0.322ns (2.726%)  route 11.491ns (97.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    16.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -16.534    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.813ns  (logic 0.322ns (2.726%)  route 11.491ns (97.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    16.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -16.534    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 0.322ns (2.832%)  route 11.046ns (97.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    16.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 0.322ns (2.832%)  route 11.046ns (97.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    16.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 0.322ns (3.107%)  route 10.041ns (96.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           9.526    14.517    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.570 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.514    15.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    19.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 0.322ns (3.107%)  route 10.041ns (96.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           9.526    14.517    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.570 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.514    15.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    19.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 0.322ns (3.107%)  route 10.041ns (96.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           9.526    14.517    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.570 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.514    15.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    19.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 0.322ns (3.107%)  route 10.041ns (96.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           9.526    14.517    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.570 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.514    15.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    19.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.190ns  (logic 0.322ns (3.160%)  route 9.868ns (96.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.578    11.568    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.053    11.621 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.290    14.912    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X8Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.192    19.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -14.912    
  -------------------------------------------------------------------
                         slack                                  5.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.128ns (2.520%)  route 4.951ns (97.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.277     5.162    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.028     5.190 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.674     6.865    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X8Y40          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y40          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.128ns (2.495%)  route 5.002ns (97.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.789     6.675    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     6.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.128ns (2.495%)  route 5.002ns (97.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.789     6.675    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     6.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.128ns (2.495%)  route 5.002ns (97.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.789     6.675    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     6.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.128ns (2.495%)  route 5.002ns (97.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.789     6.675    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     6.703 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.128ns (2.275%)  route 5.497ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815     5.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.682     7.410    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.410    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.128ns (2.275%)  route 5.497ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815     5.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.682     7.410    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.410    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.248ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.128ns (2.200%)  route 5.691ns (97.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815     5.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.876     7.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.604    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.248ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.128ns (2.200%)  route 5.691ns (97.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815     5.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.876     7.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.406    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.050     5.356    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.356    
                         arrival time                           7.604    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             3.032ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.128ns (1.939%)  route 6.472ns (98.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.312     8.197    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.028     8.225 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.160     8.385    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.405    
    SLICE_X8Y39          FDPE (Remov_fdpe_C_PRE)     -0.052     5.353    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.353    
                         arrival time                           8.385    
  -------------------------------------------------------------------
                         slack                                  3.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.842ns,  Total Violation       -0.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.303ns  (logic 0.053ns (0.638%)  route 8.250ns (99.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         4.446    16.935    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.053    16.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.805    20.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X10Y38         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.730    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y38         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.143    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.192    19.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.951    
                         arrival time                         -20.793    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.619ns  (logic 0.053ns (0.801%)  route 6.566ns (99.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    19.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -19.108    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.619ns  (logic 0.053ns (0.801%)  route 6.566ns (99.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.707    19.108    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y42          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y42          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -19.108    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.174ns  (logic 0.053ns (0.858%)  route 6.121ns (99.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    18.664    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -18.664    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.174ns  (logic 0.053ns (0.858%)  route 6.121ns (99.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.262    18.664    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X10Y42         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y42         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -18.664    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.647ns  (logic 0.053ns (0.939%)  route 5.594ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    18.137    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.647ns  (logic 0.053ns (0.939%)  route 5.594ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    18.137    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.647ns  (logic 0.053ns (0.939%)  route 5.594ns (99.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.976ns = ( 19.976 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.410    18.137    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y41         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    19.976    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y41         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.145    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.192    19.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                         -18.137    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.592ns  (logic 0.053ns (0.948%)  route 5.539ns (99.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.354    18.081    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y41          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y41          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.144    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.192    19.952    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.952    
                         arrival time                         -18.081    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.131ns  (logic 0.053ns (1.033%)  route 5.078ns (98.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.995    16.484    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.053    16.537 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.083    17.620    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X10Y36         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.226    14.630 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.420    18.050    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.244 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.728    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X10Y36         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.141    
    SLICE_X10Y36         FDCE (Recov_fdce_C_CLR)     -0.192    19.949    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                  2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.028ns (0.720%)  route 3.861ns (99.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.701     6.536    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.028     6.564 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.160     6.724    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y39          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y39          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.405    
    SLICE_X8Y39          FDPE (Remov_fdpe_C_PRE)     -0.052     5.353    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.353    
                         arrival time                           6.724    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.028ns (0.701%)  route 3.966ns (99.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.754     6.589    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.617 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.028ns (0.701%)  route 3.966ns (99.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.754     6.589    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.617 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.028ns (0.701%)  route 3.966ns (99.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.754     6.589    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.617 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.028ns (0.701%)  route 3.966ns (99.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.754     6.589    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.617 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.212     6.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X9Y42          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y42          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y42          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.028ns (0.693%)  route 4.014ns (99.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.856     6.691    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.028     6.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.158     6.877    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y38          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.924     5.552    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X8Y38          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     5.405    
    SLICE_X8Y38          FDPE (Remov_fdpe_C_PRE)     -0.052     5.353    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.353    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.028ns (0.671%)  route 4.142ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.936     6.771    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.799 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     7.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           7.006    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.028ns (0.671%)  route 4.142ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.936     6.771    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.799 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     7.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           7.006    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.028ns (0.671%)  route 4.142ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.936     6.771    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.799 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     7.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           7.006    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.028ns (0.671%)  route 4.142ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.553ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.936     6.771    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     6.799 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     7.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y41          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.247     4.553    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.628 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.925     5.553    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X9Y41          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     5.406    
    SLICE_X9Y41          FDPE (Remov_fdpe_C_PRE)     -0.072     5.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           7.006    
  -------------------------------------------------------------------
                         slack                                  1.671    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -9.749ns,  Total Violation      -19.498ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.749ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 11.992 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    11.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.370    12.363    
                         clock uncertainty           -0.035    12.327    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    12.072    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                 -9.749    

Slack (VIOLATED) :        -9.749ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 11.992 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216     9.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    11.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    11.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    11.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.370    12.363    
                         clock uncertainty           -0.035    12.327    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    12.072    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         12.072    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                 -9.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 11.885 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666    15.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028    15.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    20.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.411     8.461    
                         clock uncertainty            0.035     8.497    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.428    
                         arrival time                          20.114    
  -------------------------------------------------------------------
                         slack                                 11.686    

Slack (MET) :             11.686ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 11.885 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666    15.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028    15.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    20.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.411     8.461    
                         clock uncertainty            0.035     8.497    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.428    
                         arrival time                          20.114    
  -------------------------------------------------------------------
                         slack                                 11.686    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -0.699ns,  Total Violation       -1.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 21.992 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216    19.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    21.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    21.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    21.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.197    
                         clock uncertainty           -0.035    22.161    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    21.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 21.992 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216    19.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    21.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    21.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    21.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    22.197    
                         clock uncertainty           -0.035    22.161    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    21.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                 -0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.476ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.231ns  (logic 0.028ns (0.449%)  route 6.203ns (99.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.668     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.028     8.598 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.133    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.725    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.656    
                         arrival time                          13.133    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.231ns  (logic 0.028ns (0.449%)  route 6.203ns (99.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.668     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.028     8.598 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.133    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.725    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.656    
                         arrival time                          13.133    
  -------------------------------------------------------------------
                         slack                                  4.476    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -1.841ns,  Total Violation       -3.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 21.992 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216    19.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    21.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    21.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    21.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.197    
                         clock uncertainty           -0.035    22.161    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    21.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 21.992 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.216    19.620 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.007    21.627    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.042    21.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    21.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    22.197    
                         clock uncertainty           -0.035    22.161    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    21.906    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                 -1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.725    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.656    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns = ( 8.873 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.124     7.297 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           1.343     8.640    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.035     8.675 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.725    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.656    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  4.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack      -12.455ns,  Total Violation      -12.455ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.455ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.733ns  (logic 0.158ns (0.727%)  route 21.575ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.170ns = ( 14.170 - 5.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.246     4.968 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          14.555    19.522    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.158    19.680 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.701    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731     9.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.197     9.601 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.807    13.408    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.126    13.534 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    14.170    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.366    14.536    
                         clock uncertainty           -0.035    14.501    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    14.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -26.701    
  -------------------------------------------------------------------
                         slack                                -12.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.901ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.847ns  (logic 0.066ns (0.608%)  route 10.781ns (99.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    1.876ns = ( 11.876 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.091    11.876 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.667    19.543    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.066    19.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    22.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.113     7.286 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.510     9.795    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.082     9.877 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388    10.265    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.409     9.856    
                         clock uncertainty            0.035     9.891    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     9.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.822    
                         arrival time                          22.723    
  -------------------------------------------------------------------
                         slack                                 12.901    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -2.189ns,  Total Violation       -2.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.189ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.245ns  (logic 0.053ns (0.326%)  route 16.192ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.170ns = ( 24.170 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          9.171    19.199    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.053    19.252 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.272    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.197    19.601 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.807    23.408    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.126    23.534 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    24.170    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.374    
                         clock uncertainty           -0.035    24.339    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    24.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         24.084    
                         arrival time                         -26.272    
  -------------------------------------------------------------------
                         slack                                 -2.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.472ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.620ns  (logic 0.028ns (0.367%)  route 7.592ns (99.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.477    11.379    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.028    11.407 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    14.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.113     7.286 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.510     9.795    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.082     9.877 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388    10.265    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147    10.118    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069    10.049    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -10.049    
                         arrival time                          14.521    
  -------------------------------------------------------------------
                         slack                                  4.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.519ns  (logic 0.053ns (0.460%)  route 11.466ns (99.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.170ns = ( 24.170 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         4.446    16.935    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.053    16.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    24.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    19.404    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.197    19.601 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.807    23.408    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.126    23.534 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    24.170    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.374    
                         clock uncertainty           -0.035    24.339    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    24.084    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         24.084    
                         arrival time                         -24.008    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.257ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.471ns  (logic 0.028ns (0.512%)  route 5.443ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.329    10.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.192 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    13.306    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     7.173    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.113     7.286 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.510     9.795    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.082     9.877 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388    10.265    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147    10.118    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069    10.049    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -10.049    
                         arrival time                          13.306    
  -------------------------------------------------------------------
                         slack                                  3.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -6.980ns,  Total Violation      -13.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.980ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 14.927 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    14.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    14.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    14.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    15.132    
                         clock uncertainty           -0.035    15.096    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    14.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                 -6.980    

Slack (VIOLATED) :        -6.980ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 14.927 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    14.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    14.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    14.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    15.132    
                         clock uncertainty           -0.035    15.096    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    14.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                 -6.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.482ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 11.885 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666    15.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028    15.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    20.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147    10.665    
                         clock uncertainty            0.035    10.701    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.632    
                         arrival time                          20.114    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.482ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    1.885ns = ( 11.885 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666    15.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028    15.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    20.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147    10.665    
                         clock uncertainty            0.035    10.701    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -10.632    
                         arrival time                          20.114    
  -------------------------------------------------------------------
                         slack                                  9.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -15.714ns,  Total Violation      -15.714ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.714ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.733ns  (logic 0.158ns (0.727%)  route 21.575ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 11.073 - 5.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.246     4.968 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          14.555    19.522    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.158    19.680 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.701    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.745    10.395    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.042    10.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    11.073    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    11.277    
                         clock uncertainty           -0.035    11.242    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    10.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                         -26.701    
  -------------------------------------------------------------------
                         slack                                -15.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.699ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        10.847ns  (logic 0.066ns (0.608%)  route 10.781ns (99.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 8.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.876ns = ( 11.876 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.091    11.876 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.667    19.543    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.066    19.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    22.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.466     7.782    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.035     7.817 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.058    
                         clock uncertainty            0.035     8.093    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.024    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.024    
                         arrival time                          22.723    
  -------------------------------------------------------------------
                         slack                                 14.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.113ns,  Total Violation       -5.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.113ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.245ns  (logic 0.053ns (0.326%)  route 16.192ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 21.073 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          9.171    19.199    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.053    19.252 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.272    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.745    20.395    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    21.073    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.377    21.450    
                         clock uncertainty           -0.035    21.415    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    21.160    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                         -26.272    
  -------------------------------------------------------------------
                         slack                                 -5.113    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.459ns  (logic 0.053ns (0.425%)  route 12.406ns (99.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.506ns = ( 24.506 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    22.487    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.308    23.959    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    24.506    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.377    24.883    
                         clock uncertainty           -0.035    24.847    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    24.592    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.592    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 24.927 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    24.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    24.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.377    25.305    
                         clock uncertainty           -0.035    25.269    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    25.014    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         25.014    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 24.927 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    24.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    24.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.377    25.305    
                         clock uncertainty           -0.035    25.269    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    25.014    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         25.014    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.701ns  (logic 0.053ns (0.417%)  route 12.648ns (99.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.075ns = ( 25.075 - 15.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.684    13.711    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.053    13.764 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    22.728    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.119    24.769    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.042    24.811 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    25.075    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.377    25.452    
                         clock uncertainty           -0.035    25.417    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    25.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.225    
                         arrival time                         -22.728    
  -------------------------------------------------------------------
                         slack                                  2.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.573ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.139ns  (logic 0.028ns (0.456%)  route 6.111ns (99.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 10.897 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.733     8.634    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.028     8.662 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378    13.040    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.396    10.713    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.035    10.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150    10.897    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.415    10.482    
                         clock uncertainty            0.035    10.517    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050    10.467    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.467    
                         arrival time                          13.040    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.769ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.231ns  (logic 0.028ns (0.449%)  route 6.203ns (99.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.668     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.028     8.598 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.133    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.415    10.397    
                         clock uncertainty            0.035    10.433    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.364    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.364    
                         arrival time                          13.133    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.231ns  (logic 0.028ns (0.449%)  route 6.203ns (99.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.668     8.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.028     8.598 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.133    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.415    10.397    
                         clock uncertainty            0.035    10.433    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.364    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -10.364    
                         arrival time                          13.133    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.984ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.144ns  (logic 0.028ns (0.456%)  route 6.116ns (99.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 10.511 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.739     8.641    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.028     8.669 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.377    13.046    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.841    10.158    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.193 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.318    10.511    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.415    10.096    
                         clock uncertainty            0.035    10.131    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.069    10.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.062    
                         arrival time                          13.046    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             6.765ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.620ns  (logic 0.028ns (0.367%)  route 7.592ns (99.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 8.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.477    11.379    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.028    11.407 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    14.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.466     7.782    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.035     7.817 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.415     7.790    
                         clock uncertainty            0.035     7.825    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.756    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.756    
                         arrival time                          14.521    
  -------------------------------------------------------------------
                         slack                                  6.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -7.112ns,  Total Violation      -12.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 0.322ns (1.915%)  route 16.488ns (98.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.506ns = ( 14.506 - 5.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    21.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.308    13.959    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    14.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    14.506    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    14.710    
                         clock uncertainty           -0.035    14.674    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    14.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -21.532    
  -------------------------------------------------------------------
                         slack                                 -7.112    

Slack (VIOLATED) :        -5.534ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        15.864ns  (logic 0.322ns (2.030%)  route 15.542ns (97.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.075ns = ( 15.075 - 5.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.578    11.568    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.053    11.621 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    20.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.119    14.769    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.042    14.811 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    15.075    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    15.052    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                 -5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.833ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        7.783ns  (logic 0.128ns (1.645%)  route 7.655ns (98.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 10.897 - 5.000 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 11.785 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.277    15.162    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.028    15.190 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378    19.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.396    10.713    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.035    10.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150    10.897    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.750    
                         clock uncertainty            0.035    10.785    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050    10.735    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.735    
                         arrival time                          19.568    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             9.776ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        8.320ns  (logic 0.128ns (1.538%)  route 8.192ns (98.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 10.511 - 5.000 ) 
    Source Clock Delay      (SCD):    1.785ns = ( 11.785 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100    11.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815    15.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028    15.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.377    20.105    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.841    10.158    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.193 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.318    10.511    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.364    
                         clock uncertainty            0.035    10.399    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.069    10.330    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.330    
                         arrival time                          20.105    
  -------------------------------------------------------------------
                         slack                                  9.776    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.022ns,  Total Violation       -3.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.022ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.519ns  (logic 0.053ns (0.460%)  route 11.466ns (99.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 21.073 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         4.446    16.935    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.053    16.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    24.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.745    20.395    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.042    20.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    21.073    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.277    
                         clock uncertainty           -0.035    21.242    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    20.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.987    
                         arrival time                         -24.008    
  -------------------------------------------------------------------
                         slack                                 -3.022    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.616ns  (logic 0.053ns (0.456%)  route 11.563ns (99.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.506ns = ( 24.506 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    24.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.308    23.959    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.001 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    24.506    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.710    
                         clock uncertainty           -0.035    24.674    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    24.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.419    
                         arrival time                         -24.106    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 24.927 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    24.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    24.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    24.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         24.841    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.927ns = ( 24.927 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.912    24.563    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.042    24.605 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    24.927    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    24.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         24.841    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.715ns  (logic 0.053ns (0.495%)  route 10.662ns (99.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.075ns = ( 25.075 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.698    14.187    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.053    14.240 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    23.204    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.119    24.769    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.042    24.811 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    25.075    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.279    
                         clock uncertainty           -0.035    25.244    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    25.052    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.052    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.000ns (0.000%)  route 8.402ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.157ns = ( 25.157 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         8.402    20.892    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729    19.402    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248    19.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.045    24.695    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.042    24.737 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420    25.157    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    25.361    
                         clock uncertainty           -0.035    25.326    
    SLICE_X11Y37         LDCE (Recov_ldce_G_CLR)     -0.255    25.071    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         25.071    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  4.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.247ns  (logic 0.000ns (0.000%)  route 4.247ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns = ( 10.967 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         4.247    12.082    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.363    10.679    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.035    10.714 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.253    10.967    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147    10.820    
    SLICE_X11Y37         LDCE (Remov_ldce_G_CLR)     -0.069    10.751    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -10.751    
                         arrival time                          12.082    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.265ns  (logic 0.028ns (0.532%)  route 5.237ns (99.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 10.897 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.859     8.694    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.028     8.722 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378    13.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.396    10.713    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.035    10.748 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150    10.897    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.750    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050    10.700    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.700    
                         arrival time                          13.100    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.823ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147    10.665    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -10.596    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.823ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.813 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.263    10.580    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.615 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198    10.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147    10.665    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069    10.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -10.596    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             3.363ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.822ns  (logic 0.028ns (0.481%)  route 5.794ns (99.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 10.511 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.417     9.252    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     9.280 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.377    13.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.841    10.158    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.035    10.193 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.318    10.511    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.364    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.069    10.295    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.295    
                         arrival time                          13.658    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             5.317ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.471ns  (logic 0.028ns (0.512%)  route 5.443ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 8.205 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.329    10.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.192 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    13.306    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     7.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.147     7.317 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.466     7.782    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.035     7.817 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.058    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.989    
                         arrival time                          13.306    
  -------------------------------------------------------------------
                         slack                                  5.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        3.108ns  (logic 0.035ns (1.126%)  route 3.073ns (98.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 7.290 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.124     7.290 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.813    10.102    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.035    10.137 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260    10.397    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y31          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y31          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    14.726    
                         clock uncertainty           -0.035    14.691    
    SLICE_X9Y31          FDPE (Recov_fdpe_C_PRE)     -0.095    14.596    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        9.995ns  (logic 0.053ns (0.530%)  route 9.942ns (99.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.993ns = ( 19.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.502    11.484    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.053    11.537 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.439    14.976    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.993    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.197    
                         clock uncertainty           -0.035    20.162    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.255    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -14.976    
  -------------------------------------------------------------------
                         slack                                  4.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.028ns (0.588%)  route 4.738ns (99.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.018     4.899    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.028     4.927 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.719     6.646    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.920     5.567    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X9Y34          FDCE (Remov_fdce_C_CLR)     -0.069     5.351    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           6.646    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        4.698ns  (logic 0.042ns (0.894%)  route 4.656ns (99.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.110ns
    Source Clock Delay      (SCD):    4.613ns = ( 9.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724     9.397    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.216     9.613 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.196    13.809    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.042    13.851 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.460    14.311    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y31          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y31          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X9Y31          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          14.311    
  -------------------------------------------------------------------
                         slack                                  3.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.537ns  (logic 0.035ns (0.990%)  route 3.502ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.291ns = ( 7.291 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.310    10.601    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.035    10.636 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.192    10.827    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680    14.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.147    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X9Y32          FDPE (Recov_fdpe_C_PRE)     -0.095    14.597    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.537ns  (logic 0.035ns (0.990%)  route 3.502ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.291ns = ( 7.291 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.310    10.601    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.035    10.636 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.192    10.827    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680    14.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X9Y32          FDPE (Recov_fdpe_C_PRE)     -0.095    14.597    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 0.053ns (0.482%)  route 10.940ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.367    12.350    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.053    12.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.573    15.976    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 0.053ns (0.482%)  route 10.940ns (99.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.367    12.350    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.053    12.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.573    15.976    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                  3.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.028ns (0.513%)  route 5.426ns (99.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.728     5.609    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.028     5.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.698     7.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     5.418    
    SLICE_X8Y32          FDCE (Remov_fdce_C_CLR)     -0.050     5.368    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -5.368    
                         arrival time                           7.335    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.028ns (0.513%)  route 5.426ns (99.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.728     5.609    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.028     5.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.698     7.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.418    
    SLICE_X8Y32          FDCE (Remov_fdce_C_CLR)     -0.050     5.368    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.368    
                         arrival time                           7.335    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             3.928ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        5.102ns  (logic 0.042ns (0.823%)  route 5.060ns (99.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216     9.615 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.725    14.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.042    14.382 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.335    14.717    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.836    11.112    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.908    
                         clock uncertainty            0.035    10.944    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.155    10.789    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.789    
                         arrival time                          14.717    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        5.102ns  (logic 0.042ns (0.823%)  route 5.060ns (99.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216     9.615 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.725    14.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.042    14.382 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.335    14.717    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.836    11.112    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.908    
                         clock uncertainty            0.035    10.944    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.155    10.789    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.789    
                         arrival time                          14.717    
  -------------------------------------------------------------------
                         slack                                  3.928    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        14.473ns  (logic 0.053ns (0.366%)  route 14.420ns (99.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          11.151    16.134    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    16.187 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.269    19.456    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y33          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -19.456    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        2.181ns  (logic 0.035ns (1.605%)  route 2.146ns (98.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    2.291ns = ( 7.291 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.908     9.199    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.035     9.234 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.238     9.471    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X9Y33          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.681    14.581    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.147    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X9Y33          FDPE (Recov_fdpe_C_PRE)     -0.095    14.598    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        3.325ns  (logic 0.042ns (1.263%)  route 3.283ns (98.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.113ns
    Source Clock Delay      (SCD):    4.615ns = ( 9.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216     9.615 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.870    12.486    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.042    12.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    12.940    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X9Y33          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    11.113    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.909    
                         clock uncertainty            0.035    10.945    
    SLICE_X9Y33          FDPE (Remov_fdpe_C_PRE)     -0.155    10.790    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.790    
                         arrival time                          12.940    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             3.703ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 0.028ns (0.389%)  route 7.163ns (99.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.514     7.395    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.028     7.423 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.649     9.072    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y33          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.919     5.566    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.419    
    SLICE_X8Y33          FDCE (Remov_fdce_C_CLR)     -0.050     5.369    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.369    
                         arrival time                           9.072    
  -------------------------------------------------------------------
                         slack                                  3.703    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.637ns  (logic 0.035ns (1.328%)  route 2.602ns (98.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.614     7.927    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.035     7.962 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.987     9.949    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680    14.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.147    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.079    14.613    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.637ns  (logic 0.035ns (1.328%)  route 2.602ns (98.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.614     7.927    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.035     7.962 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.987     9.949    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.680    14.580    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.147    14.727    
                         clock uncertainty           -0.035    14.692    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.079    14.613    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.527ns  (logic 0.035ns (1.385%)  route 2.492ns (98.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.506     7.818    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.035     7.853 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.986     9.840    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.682    14.582    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.147    14.729    
                         clock uncertainty           -0.035    14.694    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.117    14.577    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.505ns  (logic 0.035ns (1.397%)  route 2.470ns (98.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.567     7.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.035     7.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.903     9.817    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y33          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.681    14.581    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.147    14.728    
                         clock uncertainty           -0.035    14.693    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.079    14.614    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.794ns  (logic 0.035ns (1.951%)  route 1.759ns (98.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 14.577 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.482     9.106    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X11Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.677    14.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.147    14.724    
                         clock uncertainty           -0.035    14.689    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.117    14.572    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.820ns  (logic 0.035ns (1.923%)  route 1.785ns (98.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 14.576 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.508     9.133    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y28          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.676    14.576    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.147    14.723    
                         clock uncertainty           -0.035    14.688    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.079    14.609    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.820ns  (logic 0.035ns (1.923%)  route 1.785ns (98.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 14.576 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.508     9.133    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y28          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.676    14.576    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.147    14.723    
                         clock uncertainty           -0.035    14.688    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.079    14.609    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.673ns  (logic 0.035ns (2.093%)  route 1.638ns (97.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.361     8.985    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.147    14.726    
                         clock uncertainty           -0.035    14.691    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.102    14.589    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.673ns  (logic 0.035ns (2.093%)  route 1.638ns (97.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.361     8.985    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.147    14.726    
                         clock uncertainty           -0.035    14.691    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.102    14.589    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.673ns  (logic 0.035ns (2.093%)  route 1.638ns (97.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.277     8.589    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.035     8.624 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.361     8.985    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684    11.785    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.091    11.876 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.962    13.838    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.900 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.679    14.579    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.147    14.726    
                         clock uncertainty           -0.035    14.691    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.102    14.589    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.272ns  (logic 0.042ns (3.301%)  route 1.230ns (96.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.110ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    10.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.042    10.451 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.469    10.919    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X10Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X10Y30         FDPE (Remov_fdpe_C_PRE)     -0.124    10.818    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.818    
                         arrival time                          10.919    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.264ns  (logic 0.042ns (3.324%)  route 1.222ns (96.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.110ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    10.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.042    10.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.460    10.911    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y31          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y31          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X9Y31          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          10.911    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.307ns  (logic 0.042ns (3.214%)  route 1.265ns (96.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.930    10.578    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.042    10.620 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.335    10.954    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.836    11.112    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.908    
                         clock uncertainty            0.035    10.944    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.155    10.789    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.789    
                         arrival time                          10.954    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.307ns  (logic 0.042ns (3.214%)  route 1.265ns (96.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.930    10.578    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.042    10.620 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.335    10.954    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.836    11.112    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.908    
                         clock uncertainty            0.035    10.944    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.155    10.789    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.789    
                         arrival time                          10.954    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.042ns (3.149%)  route 1.292ns (96.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.113ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.879    10.526    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.042    10.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.413    10.981    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X9Y33          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.837    11.113    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y33          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.909    
                         clock uncertainty            0.035    10.945    
    SLICE_X9Y33          FDPE (Remov_fdpe_C_PRE)     -0.155    10.790    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.790    
                         arrival time                          10.981    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.336ns  (logic 0.042ns (1.798%)  route 2.294ns (98.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.114ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.965    11.612    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.042    11.654 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.329    11.983    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y33         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.838    11.114    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y33         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.204    10.910    
                         clock uncertainty            0.035    10.946    
    SLICE_X10Y33         FDCE (Remov_fdce_C_CLR)     -0.115    10.831    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.831    
                         arrival time                          11.983    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.965    11.612    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.042    11.654 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.600    12.254    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.835    11.111    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.115    10.828    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.828    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.965    11.612    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.042    11.654 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.600    12.254    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.835    11.111    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.115    10.828    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.828    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.965    11.612    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.042    11.654 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.600    12.254    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.835    11.111    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.115    10.828    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                        -10.828    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.042ns (1.611%)  route 2.565ns (98.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.965    11.612    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.042    11.654 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.600    12.254    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.835    11.111    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X10Y31         FDCE (Remov_fdce_C_CLR)     -0.115    10.828    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                        -10.828    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  1.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.039ns  (logic 0.053ns (0.753%)  route 6.986ns (99.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.717    16.206    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.053    16.259 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.269    19.528    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y33          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y33          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -19.528    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.188ns  (logic 0.053ns (1.022%)  route 5.135ns (98.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.562    14.052    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    14.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.573    17.678    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -17.678    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.188ns  (logic 0.053ns (1.022%)  route 5.135ns (98.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.992ns = ( 19.992 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.562    14.052    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    14.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.573    17.678    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X8Y32          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.725    19.992    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y32          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.196    
                         clock uncertainty           -0.035    20.161    
    SLICE_X8Y32          FDCE (Recov_fdce_C_CLR)     -0.192    19.969    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.969    
                         arrival time                         -17.678    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.001ns  (logic 0.053ns (1.060%)  route 4.948ns (98.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.993ns = ( 19.993 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.508    13.998    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    14.051 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.439    17.490    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y34          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.726    19.993    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y34          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.197    
                         clock uncertainty           -0.035    20.162    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.255    19.907    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -17.490    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.866ns  (logic 0.053ns (1.089%)  route 4.813ns (98.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.989ns = ( 19.989 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.972    17.355    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X11Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.722    19.989    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X11Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    20.193    
                         clock uncertainty           -0.035    20.158    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.255    19.903    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         19.903    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.880ns  (logic 0.053ns (1.086%)  route 4.827ns (98.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.987ns = ( 19.987 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.986    17.369    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y28          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.720    19.987    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.191    
                         clock uncertainty           -0.035    20.156    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.192    19.964    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.880ns  (logic 0.053ns (1.086%)  route 4.827ns (98.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.987ns = ( 19.987 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.986    17.369    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X8Y28          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.720    19.987    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y28          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.191    
                         clock uncertainty           -0.035    20.156    
    SLICE_X8Y28          FDCE (Recov_fdce_C_CLR)     -0.192    19.964    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.612ns  (logic 0.053ns (1.149%)  route 4.559ns (98.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.991ns = ( 19.991 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.719    17.102    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.991    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.195    
                         clock uncertainty           -0.035    20.160    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.228    19.932    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.612ns  (logic 0.053ns (1.149%)  route 4.559ns (98.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.991ns = ( 19.991 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.719    17.102    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.991    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    20.195    
                         clock uncertainty           -0.035    20.160    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.228    19.932    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.612ns  (logic 0.053ns (1.149%)  route 4.559ns (98.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.991ns = ( 19.991 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.841    16.330    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.053    16.383 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.719    17.102    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X10Y31         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.197    14.600 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.473    18.073    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.267 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.724    19.991    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y31         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    20.195    
                         clock uncertainty           -0.035    20.160    
    SLICE_X10Y31         FDCE (Recov_fdce_C_CLR)     -0.228    19.932    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                  2.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.028ns (0.697%)  route 3.988ns (99.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.828     6.663    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.028     6.691 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.161     6.851    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.072     5.346    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           6.851    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.028ns (0.697%)  route 3.988ns (99.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.828     6.663    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.028     6.691 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.161     6.851    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X9Y32          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.918     5.565    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y32          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X9Y32          FDPE (Remov_fdpe_C_PRE)     -0.072     5.346    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           6.851    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.028ns (0.671%)  route 4.147ns (99.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.930     6.765    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.028     6.793 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.217     7.010    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y31          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.917     5.564    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X9Y31          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.417    
    SLICE_X9Y31          FDPE (Remov_fdpe_C_PRE)     -0.072     5.345    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.345    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.028ns (0.665%)  route 4.183ns (99.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         3.969     6.804    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.028     6.832 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.214     7.046    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X10Y30         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.113     2.286 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.287     4.572    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.647 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          0.916     5.563    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X10Y30         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.416    
    SLICE_X10Y30         FDPE (Remov_fdpe_C_PRE)     -0.052     5.364    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           7.046    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.831ns  (logic 0.000ns (0.000%)  route 0.831ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.109ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.831    12.699    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    10.905    
                         clock uncertainty            0.035    10.941    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.115    10.826    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.826    
                         arrival time                          12.699    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.831ns  (logic 0.000ns (0.000%)  route 0.831ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.109ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.831    12.699    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204    10.905    
                         clock uncertainty            0.035    10.941    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.115    10.826    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.826    
                         arrival time                          12.699    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.831ns  (logic 0.000ns (0.000%)  route 0.831ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.109ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.831    12.699    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.204    10.905    
                         clock uncertainty            0.035    10.941    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.115    10.826    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.826    
                         arrival time                          12.699    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.831ns  (logic 0.000ns (0.000%)  route 0.831ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.109ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.831    12.699    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y30          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.833    11.109    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y30          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.204    10.905    
                         clock uncertainty            0.035    10.941    
    SLICE_X8Y30          FDCE (Remov_fdce_C_CLR)     -0.115    10.826    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.826    
                         arrival time                          12.699    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.954ns  (logic 0.000ns (0.000%)  route 0.954ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.110ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.954    12.822    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y31          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X8Y31          FDCE (Remov_fdce_C_CLR)     -0.115    10.827    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.827    
                         arrival time                          12.822    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.954ns  (logic 0.000ns (0.000%)  route 0.954ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.110ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         0.954    12.822    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y31          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.843     4.721    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.246     4.967 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.090     9.056    ADC2_n_3
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.276 r  counter_f_reg[11]_i_3__0/O
                         net (fo=40, routed)          1.834    11.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_0
    SLICE_X8Y31          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X8Y31          FDCE (Remov_fdce_C_CLR)     -0.115    10.827    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.827    
                         arrival time                          12.822    
  -------------------------------------------------------------------
                         slack                                  1.996    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -6.868ns,  Total Violation       -6.868ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.868ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.263ns  (logic 0.053ns (0.326%)  route 16.210ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.299ns = ( 14.299 - 5.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.502    11.484    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.053    11.537 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    21.244    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724     9.397    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.216     9.613 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.196    13.809    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.042    13.851 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    14.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.368    14.667    
                         clock uncertainty           -0.035    14.632    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    14.377    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -21.244    
  -------------------------------------------------------------------
                         slack                                 -6.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.803ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        7.886ns  (logic 0.028ns (0.355%)  route 7.858ns (99.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 10.406 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 11.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679    11.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100    11.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.018    14.899    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.028    14.927 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    19.766    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.124     7.290 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.813    10.102    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.035    10.137 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269    10.406    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.409     9.997    
                         clock uncertainty            0.035    10.032    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     9.963    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.963    
                         arrival time                          19.766    
  -------------------------------------------------------------------
                         slack                                  9.803    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        3.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.660ns  (logic 0.053ns (0.497%)  route 10.607ns (99.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.299ns = ( 24.299 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.900    10.922    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    10.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    20.682    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    19.397    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.216    19.613 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.196    23.809    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.042    23.851 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    24.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    24.213    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.213    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.005ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.297ns  (logic 0.028ns (0.529%)  route 5.269ns (99.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 10.406 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.430     7.328    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.028     7.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    12.195    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.124     7.290 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.813    10.102    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.035    10.137 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269    10.406    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.259    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069    10.190    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.190    
                         arrival time                          12.195    
  -------------------------------------------------------------------
                         slack                                  2.005    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.269ns  (logic 0.053ns (0.470%)  route 11.216ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.299ns = ( 24.299 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.508    13.998    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    14.051 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    23.758    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.724    19.397    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.216    19.613 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           4.196    23.809    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.042    23.851 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    24.299    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    24.213    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.213    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                  0.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.619ns  (logic 0.028ns (0.498%)  route 5.591ns (99.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 10.406 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.751     8.586    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.028     8.614 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    13.454    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.124     7.290 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.813    10.102    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.035    10.137 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269    10.406    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147    10.259    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069    10.190    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -10.190    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  3.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -7.639ns,  Total Violation       -7.639ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.639ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 0.053ns (0.300%)  route 17.630ns (99.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 14.886 - 5.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.367    12.350    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.053    12.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    22.666    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216     9.615 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.725    14.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.042    14.382 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    14.886    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.368    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    15.027    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -22.666    
  -------------------------------------------------------------------
                         slack                                 -7.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.486ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        9.134ns  (logic 0.028ns (0.307%)  route 9.106ns (99.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 10.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.881ns = ( 11.881 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680    11.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100    11.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.728    15.609    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.028    15.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    21.015    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.310    10.601    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.035    10.636 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317    10.952    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.409    10.543    
                         clock uncertainty            0.035    10.578    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050    10.528    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.528    
                         arrival time                          21.015    
  -------------------------------------------------------------------
                         slack                                 10.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        3.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.422ns  (logic 0.053ns (0.464%)  route 11.369ns (99.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 24.886 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.106    11.129    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    11.182 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    21.445    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216    19.615 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.725    24.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.042    24.382 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    24.886    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    24.863    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.863    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                  3.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.928ns  (logic 0.028ns (0.472%)  route 5.900ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 10.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.522     7.421    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.028     7.449 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    12.827    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.310    10.601    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.035    10.636 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317    10.952    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.805    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050    10.755    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.755    
                         arrival time                          12.827    
  -------------------------------------------------------------------
                         slack                                  2.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.878ns  (logic 0.053ns (0.446%)  route 11.825ns (99.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.886ns = ( 24.886 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.562    14.052    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    14.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    24.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216    19.615 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.725    24.340    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.042    24.382 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    24.886    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    24.863    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.863    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.200ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.120ns  (logic 0.028ns (0.458%)  route 6.092ns (99.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 10.952 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.714     8.549    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.028     8.577 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    13.955    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.310    10.601    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.035    10.636 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317    10.952    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    10.805    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050    10.755    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.755    
                         arrival time                          13.955    
  -------------------------------------------------------------------
                         slack                                  3.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack      -10.342ns,  Total Violation      -10.342ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.342ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        18.350ns  (logic 0.053ns (0.289%)  route 18.297ns (99.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.850ns = ( 12.850 - 5.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          11.151    16.134    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    16.187 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.333    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216     9.615 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.870    12.486    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.042    12.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    12.850    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.368    13.218    
                         clock uncertainty           -0.035    13.183    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    12.991    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -23.333    
  -------------------------------------------------------------------
                         slack                                -10.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.512ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        8.638ns  (logic 0.028ns (0.324%)  route 8.610ns (99.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 9.431 - 5.000 ) 
    Source Clock Delay      (SCD):    1.881ns = ( 11.881 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680    11.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100    11.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.514    17.395    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.028    17.423 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    20.519    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.908     9.199    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.035     9.234 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     9.431    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.409     9.022    
                         clock uncertainty            0.035     9.057    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     9.007    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.007    
                         arrival time                          20.519    
  -------------------------------------------------------------------
                         slack                                 11.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        4.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.257ns  (logic 0.053ns (0.642%)  route 8.204ns (99.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.850ns = ( 22.850 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.058    11.081    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.053    11.134 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    18.280    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216    19.615 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.870    22.486    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.042    22.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    22.850    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.054    
                         clock uncertainty           -0.035    23.019    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    22.827    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.827    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                  4.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.598ns  (logic 0.028ns (0.778%)  route 3.570ns (99.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 9.431 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.474     7.372    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.028     7.400 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    10.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.908     9.199    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.035     9.234 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     9.431    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.284    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     9.234    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.234    
                         arrival time                          10.496    
  -------------------------------------------------------------------
                         slack                                  1.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.579ns,  Total Violation       -0.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.916ns  (logic 0.053ns (0.486%)  route 10.863ns (99.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.850ns = ( 22.850 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.717    16.206    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.053    16.259 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.405    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.216    19.615 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.870    22.486    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.042    22.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    22.850    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    23.054    
                         clock uncertainty           -0.035    23.019    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    22.827    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.827    
                         arrival time                         -23.405    
  -------------------------------------------------------------------
                         slack                                 -0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.127ns  (logic 0.028ns (0.546%)  route 5.099ns (99.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 9.431 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.003     9.838    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.028     9.866 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    12.962    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.918     7.167    ADC2/clk_in
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.124     7.291 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.908     9.199    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.035     9.234 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     9.431    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.284    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     9.234    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.234    
                         arrival time                          12.962    
  -------------------------------------------------------------------
                         slack                                  3.728    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.432ns,  Total Violation      -10.432ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.432ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.263ns  (logic 0.053ns (0.326%)  route 16.210ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 10.899 - 5.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.502    11.484    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.053    11.537 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    21.244    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    10.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.042    10.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    10.899    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.103    
                         clock uncertainty           -0.035    11.067    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    10.812    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -21.244    
  -------------------------------------------------------------------
                         slack                                -10.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.825ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        7.886ns  (logic 0.028ns (0.355%)  route 7.858ns (99.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 8.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.880ns = ( 11.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679    11.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100    11.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.018    14.899    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.028    14.927 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    19.766    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.506     7.818    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.035     7.853 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269     8.122    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.975    
                         clock uncertainty            0.035     8.010    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     7.941    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.941    
                         arrival time                          19.766    
  -------------------------------------------------------------------
                         slack                                 11.825    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -11.566ns,  Total Violation      -11.566ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.566ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 0.053ns (0.300%)  route 17.630ns (99.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 11.123 - 5.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.367    12.350    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.053    12.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    22.666    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.930    10.578    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.042    10.620 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    11.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.328    
                         clock uncertainty           -0.035    11.292    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    11.100    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                         -22.666    
  -------------------------------------------------------------------
                         slack                                -11.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.900ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        9.134ns  (logic 0.028ns (0.307%)  route 9.106ns (99.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.881ns = ( 11.881 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680    11.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100    11.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.728    15.609    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.028    15.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    21.015    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.612     7.925    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.035     7.960 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317     8.277    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.129    
                         clock uncertainty            0.035     8.165    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050     8.115    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.115    
                         arrival time                          21.015    
  -------------------------------------------------------------------
                         slack                                 12.900    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack      -12.466ns,  Total Violation      -12.466ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.466ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        18.350ns  (logic 0.053ns (0.289%)  route 18.297ns (99.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 10.891 - 5.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          11.151    16.134    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    16.187 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.333    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.879    10.526    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.042    10.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    10.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.095    
                         clock uncertainty           -0.035    11.060    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -23.333    
  -------------------------------------------------------------------
                         slack                                -12.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.569ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        8.638ns  (logic 0.028ns (0.324%)  route 8.610ns (99.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 8.112 - 5.000 ) 
    Source Clock Delay      (SCD):    1.881ns = ( 11.881 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680    11.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100    11.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.514    17.395    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.028    17.423 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    20.519    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.567     7.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.035     7.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     8.112    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.965    
                         clock uncertainty            0.035     8.000    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     7.950    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.950    
                         arrival time                          20.519    
  -------------------------------------------------------------------
                         slack                                 12.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.173ns,  Total Violation       -0.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.422ns  (logic 0.053ns (0.464%)  route 11.369ns (99.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 21.123 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.106    11.129    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    11.182 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    21.445    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.930    20.578    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.042    20.620 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    21.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.375    21.499    
                         clock uncertainty           -0.035    21.463    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    21.271    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.660ns  (logic 0.053ns (0.497%)  route 10.607ns (99.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 20.899 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.900    10.922    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    10.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    20.682    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    20.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.042    20.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.899    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.375    21.274    
                         clock uncertainty           -0.035    21.238    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    20.983    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.983    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.257ns  (logic 0.053ns (0.642%)  route 8.204ns (99.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.891 - 15.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.058    11.081    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.053    11.134 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    18.280    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.879    20.526    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.042    20.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    20.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.375    21.266    
                         clock uncertainty           -0.035    21.231    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    21.039    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.813ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.598ns  (logic 0.028ns (0.778%)  route 3.570ns (99.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 8.112 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.474     7.372    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.028     7.400 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    10.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.567     7.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.035     7.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     8.112    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.414     7.698    
                         clock uncertainty            0.035     7.733    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     7.683    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.683    
                         arrival time                          10.496    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             4.521ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.297ns  (logic 0.028ns (0.529%)  route 5.269ns (99.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 8.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.430     7.328    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.028     7.356 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    12.195    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.506     7.818    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.035     7.853 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269     8.122    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.414     7.708    
                         clock uncertainty            0.035     7.743    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     7.674    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.674    
                         arrival time                          12.195    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.979ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.928ns  (logic 0.028ns (0.472%)  route 5.900ns (99.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 6.898 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     6.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.118     6.898 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.522     7.421    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.028     7.449 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    12.827    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.612     7.925    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.035     7.960 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317     8.277    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.414     7.862    
                         clock uncertainty            0.035     7.898    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050     7.848    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.848    
                         arrival time                          12.827    
  -------------------------------------------------------------------
                         slack                                  4.979    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            3  Failing Endpoints,  Worst Slack       -3.267ns,  Total Violation       -8.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.878ns  (logic 0.053ns (0.446%)  route 11.825ns (99.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 21.123 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.562    14.052    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    14.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    24.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.930    20.578    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.042    20.620 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    21.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.328    
                         clock uncertainty           -0.035    21.292    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    21.100    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.100    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.269ns  (logic 0.053ns (0.470%)  route 11.216ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 20.899 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.508    13.998    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    14.051 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    23.758    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    20.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.042    20.451 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.899    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.103    
                         clock uncertainty           -0.035    21.067    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    20.812    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.812    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.538ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.916ns  (logic 0.053ns (0.486%)  route 10.863ns (99.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.891 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.717    16.206    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.053    16.259 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.405    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.879    20.526    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.042    20.568 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    20.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.095    
                         clock uncertainty           -0.035    21.060    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    20.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.868    
                         arrival time                         -23.405    
  -------------------------------------------------------------------
                         slack                                 -2.538    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.952ns  (logic 0.000ns (0.000%)  route 3.952ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 20.872 - 15.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.952    16.442    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726    19.399    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248    19.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.762    20.409    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.042    20.451 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.421    20.872    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.076    
                         clock uncertainty           -0.035    21.041    
    SLICE_X11Y30         LDCE (Recov_ldce_G_CLR)     -0.255    20.786    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                         -16.442    
  -------------------------------------------------------------------
                         slack                                  4.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.073ns  (logic 0.000ns (0.000%)  route 2.073ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 8.122 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.073     9.908    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.509     7.821    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.035     7.856 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.266     8.122    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.975    
    SLICE_X11Y30         LDCE (Remov_ldce_G_CLR)     -0.069     7.906    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.906    
                         arrival time                           9.908    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             5.047ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.127ns  (logic 0.028ns (0.546%)  route 5.099ns (99.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 8.112 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.003     9.838    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.028     9.866 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    12.962    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.567     7.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.035     7.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     8.112    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.965    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     7.915    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.915    
                         arrival time                          12.962    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.619ns  (logic 0.028ns (0.498%)  route 5.591ns (99.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 8.122 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.751     8.586    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.028     8.614 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    13.454    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.506     7.818    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.035     7.853 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269     8.122    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.975    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     7.906    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.906    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.876ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        6.120ns  (logic 0.028ns (0.458%)  route 6.092ns (99.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.714     8.549    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.028     8.577 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    13.955    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.612     7.925    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.035     7.960 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317     8.277    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.129    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050     8.079    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.079    
                         arrival time                          13.955    
  -------------------------------------------------------------------
                         slack                                  5.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.675ns  (logic 0.000ns (0.000%)  route 1.675ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.675    14.164    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X18Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X18Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.608    
                         clock uncertainty           -0.035    14.572    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.192    14.380    ADC2/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.675ns  (logic 0.000ns (0.000%)  route 1.675ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 14.403 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.675    14.164    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X18Y39         FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.730    14.403    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X18Y39         FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.608    
                         clock uncertainty           -0.035    14.572    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.192    14.380    ADC2/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.671ns  (logic 0.000ns (0.000%)  route 1.671ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.671    14.160    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y43         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y43         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X16Y43         FDCE (Recov_fdce_C_CLR)     -0.192    14.381    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.671ns  (logic 0.000ns (0.000%)  route 1.671ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.671    14.160    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X16Y43         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.731    14.404    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X16Y43         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X16Y43         FDCE (Recov_fdce_C_CLR)     -0.192    14.381    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.568ns  (logic 0.000ns (0.000%)  route 1.568ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.568    14.057    ADC1/rst_in
    SLICE_X19Y37         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    ADC1/clk_in
    SLICE_X19Y37         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X19Y37         FDCE (Recov_fdce_C_CLR)     -0.255    14.315    ADC1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.568ns  (logic 0.000ns (0.000%)  route 1.568ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.568    14.057    ADC1/rst_in
    SLICE_X19Y37         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    ADC1/clk_in
    SLICE_X19Y37         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X19Y37         FDCE (Recov_fdce_C_CLR)     -0.255    14.315    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.568ns  (logic 0.000ns (0.000%)  route 1.568ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.568    14.057    ADC1/rst_in
    SLICE_X19Y37         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    ADC1/clk_in
    SLICE_X19Y37         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X19Y37         FDCE (Recov_fdce_C_CLR)     -0.255    14.315    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.545ns  (logic 0.000ns (0.000%)  route 1.545ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.545    14.035    ADC1/rst_in
    SLICE_X19Y36         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.727    14.400    ADC1/clk_in
    SLICE_X19Y36         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.605    
                         clock uncertainty           -0.035    14.569    
    SLICE_X19Y36         FDCE (Recov_fdce_C_CLR)     -0.255    14.314    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.519ns  (logic 0.000ns (0.000%)  route 1.519ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.519    14.008    ADC1/rst_in
    SLICE_X17Y37         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    ADC1/clk_in
    SLICE_X17Y37         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y37         FDCE (Recov_fdce_C_CLR)     -0.255    14.315    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.519ns  (logic 0.000ns (0.000%)  route 1.519ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.519    14.008    ADC1/rst_in
    SLICE_X17Y37         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.728    14.401    ADC1/clk_in
    SLICE_X17Y37         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.606    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y37         FDCE (Recov_fdce_C_CLR)     -0.255    14.315    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  0.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.357ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.529ns  (logic 0.000ns (0.000%)  route 0.529ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.529     8.364    AD9783_inst1/rst_in
    SLICE_X14Y37         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     2.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.022    
                         clock uncertainty            0.035     2.058    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.050     2.008    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           8.364    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.529ns  (logic 0.000ns (0.000%)  route 0.529ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.529     8.364    AD9783_inst1/rst_in
    SLICE_X14Y37         FDCE                                         f  AD9783_inst1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.921     2.170    AD9783_inst1/clk_in
    SLICE_X14Y37         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.022    
                         clock uncertainty            0.035     2.058    
    SLICE_X14Y37         FDCE (Remov_fdce_C_CLR)     -0.050     2.008    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           8.364    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.390ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X12Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X12Y31         FDCE (Remov_fdce_C_CLR)     -0.050     2.003    ADC2/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X12Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X12Y31         FDCE (Remov_fdce_C_CLR)     -0.050     2.003    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X12Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X12Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X12Y31         FDCE (Remov_fdce_C_CLR)     -0.050     2.003    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.398ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.573ns  (logic 0.000ns (0.000%)  route 0.573ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.573     8.408    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y40         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.924     2.173    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X12Y40         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.147     2.025    
                         clock uncertainty            0.035     2.061    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.050     2.011    ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           8.408    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.408ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.582ns  (logic 0.000ns (0.000%)  route 0.582ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.582     8.417    ADC1/rst_in
    SLICE_X20Y38         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.922     2.171    ADC1/clk_in
    SLICE_X20Y38         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.023    
                         clock uncertainty            0.035     2.059    
    SLICE_X20Y38         FDCE (Remov_fdce_C_CLR)     -0.050     2.009    ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           8.417    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.409ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X13Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.984    ADC2/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X13Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.984    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.557     8.392    ADC2/rst_in
    SLICE_X13Y31         FDCE                                         f  ADC2/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.916     2.165    ADC2/clk_in
    SLICE_X13Y31         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.017    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.984    ADC2/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  6.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.025ns  (logic 0.000ns (0.000%)  route 5.025ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         5.025    17.515    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -17.515    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.000ns (0.000%)  route 2.622ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     2.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     2.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     2.835 r  rst_in_reg/Q
                         net (fo=176, routed)         2.622     5.457    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     4.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     4.107    
                         clock uncertainty            0.194     4.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     4.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  1.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    24.029    
                         clock uncertainty           -0.035    23.994    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    23.739    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        16.831ns  (logic 0.053ns (0.315%)  route 16.778ns (99.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           7.757    12.747    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.800 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    21.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    24.029    
                         clock uncertainty           -0.035    23.994    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    23.739    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -21.821    
  -------------------------------------------------------------------
                         slack                                  1.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.014ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.316ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    10.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.566     8.083    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     8.118 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.169    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.100    
                         arrival time                          10.114    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 0.028ns (0.340%)  route 8.201ns (99.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.316ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.666     5.551    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    10.114    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.566     8.083    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     8.118 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     8.169    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     8.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.100    
                         arrival time                          10.114    
  -------------------------------------------------------------------
                         slack                                  2.014    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -2.843ns,  Total Violation       -2.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        21.733ns  (logic 0.158ns (0.727%)  route 21.575ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.944ns = ( 23.944 - 10.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.246     4.968 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          14.555    19.522    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.158    19.680 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.701    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.398    23.266    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.308 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    23.944    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.148    
                         clock uncertainty           -0.035    24.113    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.858    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.858    
                         arrival time                         -26.701    
  -------------------------------------------------------------------
                         slack                                 -2.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.532ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.847ns  (logic 0.066ns (0.608%)  route 10.781ns (99.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.408ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.091     1.876 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           7.667     9.543    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X10Y38         LUT3 (Prop_lut3_I1_O)        0.066     9.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    12.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.468     7.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.020 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.408    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.261    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.192    
                         arrival time                          12.723    
  -------------------------------------------------------------------
                         slack                                  4.532    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -2.415ns,  Total Violation       -2.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        16.245ns  (logic 0.053ns (0.326%)  route 16.192ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.944ns = ( 23.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          9.171    19.199    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.053    19.252 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    26.272    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.398    23.266    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.308 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    23.944    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    24.148    
                         clock uncertainty           -0.035    24.113    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    23.858    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         23.858    
                         arrival time                         -26.272    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.701ns  (logic 0.053ns (0.417%)  route 12.648ns (99.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.345ns = ( 23.345 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.684    13.711    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.053    13.764 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    22.728    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.171    23.039    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.042    23.081 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    23.345    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.549    
                         clock uncertainty           -0.035    23.513    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    23.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.321    
                         arrival time                         -22.728    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.459ns  (logic 0.053ns (0.425%)  route 12.406ns (99.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.669ns = ( 23.669 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.702    13.730    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.783 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    22.487    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.122    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.164 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    23.669    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.873    
                         clock uncertainty           -0.035    23.838    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    23.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    24.029    
                         clock uncertainty           -0.035    23.994    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    23.739    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        12.577ns  (logic 0.053ns (0.421%)  route 12.524ns (99.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.028ns = ( 10.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.842     9.720    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.308    10.028 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.503    13.531    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.053    13.584 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    22.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    24.029    
                         clock uncertainty           -0.035    23.994    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    23.739    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                  1.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.660ns  (logic 0.042ns (0.394%)  route 10.618ns (99.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.708ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.945    12.596    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.042    12.638 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           7.673    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.788    15.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    15.330 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    15.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    15.504    
                         clock uncertainty            0.035    15.539    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.149    15.390    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -15.390    
                         arrival time                          20.311    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.660ns  (logic 0.042ns (0.394%)  route 10.618ns (99.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.708ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.945    12.596    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.042    12.638 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           7.673    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.788    15.277    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    15.330 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    15.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204    15.504    
                         clock uncertainty            0.035    15.539    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.149    15.390    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -15.390    
                         arrival time                          20.311    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.982ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.532ns  (logic 0.042ns (0.399%)  route 10.490ns (99.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.519ns
    Source Clock Delay      (SCD):    4.650ns = ( 9.650 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.729     9.402    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.248     9.650 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.105    12.756    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    12.798 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           7.385    20.183    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.384    14.873    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.053    14.926 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.593    15.519    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    15.315    
                         clock uncertainty            0.035    15.350    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.149    15.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -15.201    
                         arrival time                          20.183    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.139ns  (logic 0.028ns (0.456%)  route 6.111ns (99.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.733     8.634    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.028     8.662 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378    13.040    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.283     7.800    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.035     7.835 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150     7.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.838    
                         clock uncertainty            0.035     7.873    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050     7.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.823    
                         arrival time                          13.040    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             6.294ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.620ns  (logic 0.028ns (0.367%)  route 7.592ns (99.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.408ns
    Source Clock Delay      (SCD):    1.901ns = ( 6.901 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.682     6.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.118     6.901 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.477    11.379    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.028    11.407 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    14.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.468     7.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.020 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.408    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.261    
                         clock uncertainty            0.035     8.296    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     8.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.227    
                         arrival time                          14.521    
  -------------------------------------------------------------------
                         slack                                  6.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        16.263ns  (logic 0.053ns (0.326%)  route 16.210ns (99.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 23.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.835     4.713    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.269     4.982 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.502    11.484    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.053    11.537 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    21.244    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.540    23.408    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.042    23.450 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    23.898    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.102    
                         clock uncertainty           -0.035    24.067    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    23.812    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                         -21.244    
  -------------------------------------------------------------------
                         slack                                  2.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 0.028ns (0.355%)  route 7.858ns (99.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.372ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.679     1.780    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.018     4.899    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.028     4.927 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839     9.766    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.551     8.068    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.035     8.103 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269     8.372    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.225    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     8.156    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.156    
                         arrival time                           9.766    
  -------------------------------------------------------------------
                         slack                                  1.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 0.053ns (0.300%)  route 17.630ns (99.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.797ns = ( 23.797 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           7.367    12.350    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.053    12.403 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    22.666    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.383    23.251    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.042    23.293 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    23.797    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.001    
                         clock uncertainty           -0.035    23.965    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    23.773    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.773    
                         arrival time                         -22.666    
  -------------------------------------------------------------------
                         slack                                  1.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.906ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 0.028ns (0.307%)  route 9.106ns (99.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.306ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.728     5.609    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.028     5.637 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           5.378    11.015    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.437     7.954    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.035     7.989 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.317     8.306    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.159    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.050     8.109    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.109    
                         arrival time                          11.015    
  -------------------------------------------------------------------
                         slack                                  2.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.852ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        18.350ns  (logic 0.053ns (0.289%)  route 18.297ns (99.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.632ns = ( 24.632 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     4.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.269     4.984 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)          11.151    16.134    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053    16.187 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.333    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         7.400    24.268    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.042    24.310 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    24.632    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    24.836    
                         clock uncertainty           -0.035    24.801    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    24.609    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         24.609    
                         arrival time                         -23.333    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 0.028ns (0.324%)  route 8.610ns (99.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.864ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.680     1.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.100     1.881 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           5.514     7.395    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.028     7.423 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    10.519    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         5.115     8.632    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.035     8.667 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     8.864    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.717    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     8.667    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.667    
                         arrival time                          10.519    
  -------------------------------------------------------------------
                         slack                                  1.852    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.422ns  (logic 0.053ns (0.464%)  route 11.369ns (99.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.797ns = ( 23.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.106    11.129    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    11.182 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    21.445    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.383    23.251    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.042    23.293 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    23.797    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.001    
                         clock uncertainty           -0.035    23.965    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    23.773    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.773    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        10.660ns  (logic 0.053ns (0.497%)  route 10.607ns (99.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 23.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 10.023 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.837     9.715    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.308    10.023 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.900    10.922    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    10.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    20.682    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.540    23.408    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.042    23.450 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    23.898    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    24.102    
                         clock uncertainty           -0.035    24.067    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    23.812    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.812    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.222ns  (logic 0.035ns (0.829%)  route 4.187ns (99.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.439ns = ( 17.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.313ns = ( 7.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.917     7.166    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.147     7.313 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.567     7.880    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.035     7.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.620    11.535    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244    12.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705    12.735    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100    12.835 r  rst_in_reg/Q
                         net (fo=176, routed)         4.409    17.244    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.028    17.272 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.167    17.439    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.147    17.586    
                         clock uncertainty           -0.035    17.551    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.079    17.472    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  5.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.940ns  (logic 0.042ns (0.605%)  route 6.898ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    16.650ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.878    10.525    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.042    10.567 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           6.020    16.587    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         8.731    16.220    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.053    16.273 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.377    16.650    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.204    16.446    
                         clock uncertainty            0.035    16.481    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.115    16.366    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -16.366    
                         arrival time                          16.587    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             3.202ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.034ns  (logic 0.042ns (0.465%)  route 8.992ns (99.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.797ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.761    10.408    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.042    10.450 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           8.231    18.681    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.726    15.215    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.053    15.268 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.529    15.797    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    15.593    
                         clock uncertainty            0.035    15.628    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.149    15.479    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -15.479    
                         arrival time                          18.681    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             4.022ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.760ns  (logic 0.042ns (0.430%)  route 9.718ns (99.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.670ns
    Source Clock Delay      (SCD):    4.647ns = ( 9.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.726     9.399    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.248     9.647 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.933    10.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.042    10.623 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           8.785    19.408    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.536    15.025    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.053    15.078 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.592    15.670    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    15.466    
                         clock uncertainty            0.035    15.501    
    SLICE_X10Y32         LDCE (Remov_ldce_G_CLR)     -0.115    15.386    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -15.386    
                         arrival time                          19.408    
  -------------------------------------------------------------------
                         slack                                  4.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        2.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 0.322ns (1.915%)  route 16.488ns (98.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.669ns = ( 23.669 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.784    12.775    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.053    12.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    21.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.122    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.164 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    23.669    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    23.873    
                         clock uncertainty           -0.035    23.838    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    23.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                         -21.532    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.864ns  (logic 0.322ns (2.030%)  route 15.542ns (97.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.345ns = ( 23.345 - 10.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.844     4.722    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.269     4.991 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.578    11.568    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.053    11.621 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    20.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.171    23.039    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.042    23.081 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    23.345    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.549    
                         clock uncertainty           -0.035    23.513    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    23.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.321    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                  2.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.781ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 0.128ns (1.645%)  route 7.655ns (98.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.277     5.162    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.028     5.190 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378     9.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.283     7.800    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.035     7.835 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150     7.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.838    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050     7.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.788    
                         arrival time                           9.568    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             2.101ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.128ns (1.538%)  route 8.192ns (98.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.221ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.684     1.785    AD9783_inst1/clk_in
    SLICE_X11Y39         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.815     5.700    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y40         LUT3 (Prop_lut3_I1_O)        0.028     5.728 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.377    10.105    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.351     7.868    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     7.903 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.318     8.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.074    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.069     8.005    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.005    
                         arrival time                          10.105    
  -------------------------------------------------------------------
                         slack                                  2.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            2  Failing Endpoints,  Worst Slack       -0.177ns,  Total Violation       -0.283ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.878ns  (logic 0.053ns (0.446%)  route 11.825ns (99.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.797ns = ( 23.797 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.562    14.052    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.053    14.105 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)          10.263    24.367    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.383    23.251    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.042    23.293 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.504    23.797    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X10Y32         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.621    24.418    
                         clock uncertainty           -0.035    24.382    
    SLICE_X10Y32         LDCE (Recov_ldce_G_CLR)     -0.192    24.190    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.616ns  (logic 0.053ns (0.456%)  route 11.563ns (99.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.669ns = ( 23.669 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.859    15.349    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.053    15.402 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           8.704    24.106    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.254    23.122    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.164 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.505    23.669    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.621    24.290    
                         clock uncertainty           -0.035    24.255    
    SLICE_X11Y40         LDCE (Recov_ldce_G_CLR)     -0.255    24.000    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.000    
                         arrival time                         -24.106    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.519ns  (logic 0.053ns (0.460%)  route 11.466ns (99.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.944ns = ( 23.944 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         4.446    16.935    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.053    16.988 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           7.020    24.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.398    23.266    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.042    23.308 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.636    23.944    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.621    24.565    
                         clock uncertainty           -0.035    24.530    
    SLICE_X11Y38         LDCE (Recov_ldce_G_CLR)     -0.255    24.275    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         24.275    
                         arrival time                         -24.008    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.621    24.446    
                         clock uncertainty           -0.035    24.411    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    24.156    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.258ns  (logic 0.053ns (0.471%)  route 11.205ns (99.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.825ns = ( 23.825 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         2.184    14.674    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           9.021    23.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.592    23.460    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.042    23.502 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    23.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.621    24.446    
                         clock uncertainty           -0.035    24.411    
    SLICE_X11Y41         LDCE (Recov_ldce_G_CLR)     -0.255    24.156    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -23.748    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.269ns  (logic 0.053ns (0.470%)  route 11.216ns (99.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.898ns = ( 23.898 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.508    13.998    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.053    14.051 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           9.707    23.758    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.540    23.408    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.042    23.450 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.448    23.898    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.621    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X9Y30          LDCE (Recov_ldce_G_CLR)     -0.255    24.229    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         24.229    
                         arrival time                         -23.758    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.715ns  (logic 0.053ns (0.495%)  route 10.662ns (99.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.345ns = ( 23.345 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.698    14.187    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.053    14.240 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           8.964    23.204    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.171    23.039    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.042    23.081 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    23.345    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.621    23.966    
                         clock uncertainty           -0.035    23.930    
    SLICE_X10Y39         LDCE (Recov_ldce_G_CLR)     -0.192    23.738    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.738    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.916ns  (logic 0.053ns (0.486%)  route 10.863ns (99.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    14.632ns = ( 24.632 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         3.717    16.206    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.053    16.259 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           7.146    23.405    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         7.400    24.268    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.042    24.310 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.322    24.632    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.621    25.253    
                         clock uncertainty           -0.035    25.218    
    SLICE_X8Y34          LDCE (Recov_ldce_G_CLR)     -0.192    25.026    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         25.026    
                         arrival time                         -23.405    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.402ns  (logic 0.000ns (0.000%)  route 8.402ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        7.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.936ns = ( 23.936 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         8.402    20.892    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         6.606    23.474    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.042    23.516 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420    23.936    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.621    24.557    
                         clock uncertainty           -0.035    24.522    
    SLICE_X11Y37         LDCE (Recov_ldce_G_CLR)     -0.255    24.267    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         24.267    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.784ns  (logic 0.000ns (0.000%)  route 1.784ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.857ns = ( 18.857 - 10.000 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 12.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637    10.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887    12.220    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269    12.489 f  rst_in_reg/Q
                         net (fo=176, routed)         1.784    14.274    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y38         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559    14.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    14.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    16.652    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    16.868 r  rst_in_reg/Q
                         net (fo=176, routed)         1.534    18.402    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.042    18.444 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.413    18.857    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X16Y38         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.621    19.478    
                         clock uncertainty           -0.035    19.443    
    SLICE_X16Y38         LDCE (Recov_ldce_G_CLR)     -0.192    19.251    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         19.251    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  4.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.381ns  (logic 0.000ns (0.000%)  route 3.381ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        8.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.845ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         3.381    15.249    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.813    15.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.053    15.355 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.490    15.845    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y30         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621    15.224    
                         clock uncertainty            0.035    15.259    
    SLICE_X11Y30         LDCE (Remov_ldce_G_CLR)     -0.149    15.110    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -15.110    
                         arrival time                          15.249    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             3.897ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.124ns  (logic 0.000ns (0.000%)  route 7.124ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        8.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.830ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         7.124    18.992    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         7.795    15.285    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y37         LUT2 (Prop_lut2_I1_O)        0.053    15.338 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.493    15.830    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y37         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621    15.209    
                         clock uncertainty            0.035    15.245    
    SLICE_X11Y37         LDCE (Remov_ldce_G_CLR)     -0.149    15.096    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -15.096    
                         arrival time                          18.992    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.258ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.523ns  (logic 0.000ns (0.000%)  route 1.523ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.834ns
    Source Clock Delay      (SCD):    6.868ns = ( 11.868 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=202, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.559     9.760    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     9.873 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.779    11.652    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.216    11.868 f  rst_in_reg/Q
                         net (fo=176, routed)         1.523    13.391    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y38         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=202, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.637     5.213    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.887     7.220    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.269     7.489 r  rst_in_reg/Q
                         net (fo=176, routed)         1.806     9.295    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.053     9.348 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.486     9.834    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X16Y38         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.621     9.213    
                         clock uncertainty            0.035     9.248    
    SLICE_X16Y38         LDCE (Remov_ldce_G_CLR)     -0.115     9.133    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -9.133    
                         arrival time                          13.391    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.795ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.127ns  (logic 0.028ns (0.546%)  route 5.099ns (99.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.864ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.003     9.838    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.028     9.866 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.096    12.962    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         5.115     8.632    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X9Y33          LUT3 (Prop_lut3_I2_O)        0.035     8.667 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.197     8.864    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X8Y34          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.682     8.182    
                         clock uncertainty            0.035     8.217    
    SLICE_X8Y34          LDCE (Remov_ldce_G_CLR)     -0.050     8.167    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.167    
                         arrival time                          12.962    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.614ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.471ns  (logic 0.028ns (0.512%)  route 5.443ns (99.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.408ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         2.329    10.164    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.028    10.192 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.114    13.306    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.468     7.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.035     8.020 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.388     8.408    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X11Y38         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.682     7.726    
                         clock uncertainty            0.035     7.761    
    SLICE_X11Y38         LDCE (Remov_ldce_G_CLR)     -0.069     7.692    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.692    
                         arrival time                          13.306    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.797ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.619ns  (logic 0.028ns (0.498%)  route 5.591ns (99.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.372ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.751     8.586    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.028     8.614 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           4.839    13.454    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.551     8.068    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X10Y30         LUT3 (Prop_lut3_I2_O)        0.035     8.103 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.269     8.372    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X9Y30          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.682     7.690    
                         clock uncertainty            0.035     7.725    
    SLICE_X9Y30          LDCE (Remov_ldce_G_CLR)     -0.069     7.656    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.656    
                         arrival time                          13.454    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.812ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.265ns  (logic 0.028ns (0.532%)  route 5.237ns (99.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.985ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         0.859     8.694    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.028     8.722 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           4.378    13.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.283     7.800    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.035     7.835 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150     7.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y39         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.682     7.303    
                         clock uncertainty            0.035     7.338    
    SLICE_X10Y39         LDCE (Remov_ldce_G_CLR)     -0.050     7.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.288    
                         arrival time                          13.100    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.819ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.316ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.566     8.083    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     8.118 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.682     7.634    
                         clock uncertainty            0.035     7.669    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     7.600    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.600    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.584ns  (logic 0.028ns (0.501%)  route 5.556ns (99.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.316ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.021     8.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           4.535    13.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.566     8.083    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     8.118 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     8.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y41         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.682     7.634    
                         clock uncertainty            0.035     7.669    
    SLICE_X11Y41         LDCE (Remov_ldce_G_CLR)     -0.069     7.600    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.600    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             6.152ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.822ns  (logic 0.028ns (0.481%)  route 5.794ns (99.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.221ns
    Source Clock Delay      (SCD):    2.835ns = ( 7.835 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=202, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.244     7.004    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.030 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.705     7.735    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     7.835 f  rst_in_reg/Q
                         net (fo=176, routed)         1.417     9.252    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.028     9.280 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           4.377    13.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=202, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.286     2.421    rstLEDclk/clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.451 r  rstLEDclk/clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.942     3.393    clk__0
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.124     3.517 r  rst_in_reg/Q
                         net (fo=176, routed)         4.351     7.868    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.035     7.903 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.318     8.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y40         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.682     7.539    
                         clock uncertainty            0.035     7.574    
    SLICE_X11Y40         LDCE (Remov_ldce_G_CLR)     -0.069     7.505    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.505    
                         arrival time                          13.658    
  -------------------------------------------------------------------
                         slack                                  6.152    





