# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, FallingEdge, RisingEdge
from cocotb.types.logic import Logic
from cocotb.types.logic_array import LogicArray

from random import randint, shuffle
# @cocotb.test()
# async def test_project(dut):
#     dut._log.info("Start")

#     # Set the clock period to 10 us (100 KHz)
#     clock = Clock(dut.clk, 10, units="us")
#     cocotb.start_soon(clock.start())

#     # Reset
#     dut._log.info("Reset")
#     dut.bus.value = LogicArray("ZZZZZZZZ")
#     dut.load.value = 1
#     dut.enable_output.value = 0
# 
#     dut.load.value = 0

#     dut._log.info("Test project behavior")

#     # Set the input values you want to test
#     dut.bus.value = 128

#     # Wait for two clock cycle to see the output values (one cycle fails)
#     await ClockCycles(dut.clk, 2)

#     # The following assersion is just an example of how to check the output values.
#     # Change it to match the actual expected output of your module:
#     assert dut.regA.value == 128
#     dut.bus.value = LogicArray("ZZZZZZZZ")
#     dut.load.value = 1
#     # Wait for two clock cycle to see the output values (one cycle fails)
#     await ClockCycles(dut.clk, 1)
#     dut.enable_output.value = 1
#     await ClockCycles(dut.clk, 2)
#     assert dut.bus.value == 128 
#     # Keep testing the module by changing the input values, waiting for
#     # one or more clock cycles, and asserting the expected output values.

CLOCK_PERIOD = 10  # 100 MHz

def bus_values(dut):
    dut._log.info(f"Current bus values: input={dut.ui_in.value}, bus={dut.user_project.bus.value}, output={dut.uo_out.value}")
def control_signal_values(dut):
    vals = dut.uio_in.value
    dut._log.info(f"Current control signal values: output bus/n(regA)={vals[0]}, nLa={vals[1]}, nLb={vals[2]}, Ea={vals[3]}, Eu={vals[4]}, sub={vals[5]}, CF={vals[6]}, ZF={vals[7]}")


def setbit(current, bit_index, bit_value):
    modified = current
    modified[bit_index] = bit_value
    return modified

async def init(dut):
    dut._log.info("Initialize clock")
    clock = Clock(dut.clk, CLOCK_PERIOD, units="ns")
    cocotb.start_soon(clock.start())

    dut._log.info("Reset signals")
    bus_values(dut)
    dut.uio_in.value = LogicArray("ZZ000111")
    # dut.uio_in.value[0] = 1 # Output Bus
    # dut.uio_in.value[1] = 1 # RegA, nLa
    # dut.uio_in.value[2] = 1 # RegB, nLb
    # dut.uio_in.value[3] = 0 # RegA output, Ea
    # dut.uio_in.value[4] = 0 # ALU output, Eu
    # dut.uio_in.value[5] = 0 # Sub, sub
    dut.ui_in.value = LogicArray("ZZZZZZZZ") # Bus

    dut._log.info("Wait for control signals to propogate (control signals and bus updates are falling edge)")
    await RisingEdge(dut.clk)
    await FallingEdge(dut.clk) # <- THIS SHIT IS ANNOYING AF 
    control_signal_values(dut)
    bus_values(dut)
    assert (dut.uo_out.value == "zzzzzzzz") and (dut.user_project.bus.value == dut.uo_out.value), f"""Bus load failed: expected {LogicArray("ZZZZZZZZ")}, got bus={dut.user_project.bus.value}, output={dut.uo_out.value}"""


async def enable_regA_output(dut):
    dut._log.info("Flush bus to Hi-Z; Set RegA output to high")
    dut.ui_in.value = LogicArray("ZZZZZZZZ")
    await RisingEdge(dut.clk)
    dut.uio_in.value = setbit(dut.uio_in.value, 3, 1)
    # dut.uio_in.value[3] = 1 # RegA output, Ea
    dut._log.info("Wait for Hi-Z to propogate to bus, and for control signals to update (Falling edge)")
    await FallingEdge(dut.clk)
    control_signal_values(dut)
    assert (dut.uio_in.value[3] == 1) and (dut.user_project.Ea.value == 1), "Ea did not get set"
    assert (dut.uo_out.value != "zzzzzzzz") and (dut.uo_out.value != "xxxxxxxx") and (dut.user_project.regA.value == dut.uo_out.value), f"RegA read failed: got {dut.uo_out.value}"


async def regAB_load_helper(dut, reg, val):
    dut._log.info(f"Set bus to {val}, bin: {val:#010b}")

    dut.ui_in.value = val # Bus

    dut._log.info("Wait for val to propogate to bus, and for control signals to update (Falling edge)")
    if reg.lower() == 'a':
        dut._log.info("Register A loading")
        dut.uio_in.value = setbit(dut.uio_in.value, 1, 0)
        # dut.uio_in.value[1] = 0
        # dut.nLa.value = 0
    elif reg.lower() == 'b':
        dut._log.info("Register B loading")
        dut.uio_in.value = setbit(dut.uio_in.value, 2, 0)
        # dut.uio_in.value[2] = 0
        # dut.nLb.value = 0
    else:
        assert False, f"Unknown register: {reg}"
    await FallingEdge(dut.clk)
    await RisingEdge(dut.clk)
    bus_values(dut)
    control_signal_values(dut)
    assert (dut.uo_out.value == val) and (dut.user_project.bus.value == val), f"Bus load failed: expected {val}, got {dut.uo_out.value}"
    dut._log.info("Wait for val to be latched to the registers")

    dut._log.info("Reset loading signals")
    controlsignal_value = setbit(dut.uio_in.value, 1, 1)
    dut.uio_in.value = setbit(controlsignal_value, 2, 1)
    dut.ui_in.value = LogicArray("ZZZZZZZZ")
    #dut.uio_in.value[1] = 1
    #dut.uio_in.value[2] = 1
    # dut.nLa.value = 1
    # dut.nLa.value = 1

@cocotb.test()
async def accumulator_test_randint(dut):
    dut._log.info("Test the accumulator module loading with a rand int")
    await init(dut)
    test_value = randint(0,255)
    dut._log.info(f"Test load operation with val={test_value}, bin={test_value:#010b}")
    await regAB_load_helper(dut, 'a', test_value)
    dut.uio_in.value = setbit(dut.uio_in.value, 0, 0)
    # dut.uio_in.value[0] = 0 # Output RegA
    await FallingEdge(dut.clk)
    assert (dut.uo_out.value == test_value) and (test_value == dut.user_project.regA.value), f"Accumulator output test: expected {test_value}, got regA={dut.user_project.regA.value} output={dut.uo_out.value}"
    dut._log.info("Accumulator rand int module test completed successfully.")

@cocotb.test()
async def accumulator_test_randint_out(dut):
    dut._log.info("Test the accumulator module loading/reading with a rand int")
    await init(dut)
    
    test_value = randint(0,255)
    dut._log.info(f"Test load operation with val={test_value}")
    await regAB_load_helper(dut, 'a', test_value)
    # Test enable output functionality
    await enable_regA_output(dut)
    assert (dut.uo_out.value == test_value) and (test_value == dut.user_project.regA.value), "Enable output failed: bus did not reflect loaded accumulator value"
    dut._log.info("Accumulator enable output successful")
    dut.uio_in.value = setbit(dut.uio_in.value, 0, 0)
    # dut.uio_in.value[0] = 0 # Output RegA
    await FallingEdge(dut.clk)
    dut._log.info(dut.user_project.regA.value)
    assert (dut.uo_out.value == test_value) and (test_value == dut.user_project.regA.value), f"Accumulator output test: expected {test_value}, got regA={dut.user_project.regA.value} output={dut.uo_out.value}"
    dut._log.info("Accumulator rand int output module test completed successfully.")

@cocotb.test()
async def accumulator_test_shuffled_range(dut):
    dut._log.info("Test the accumulator module loading/reading with a shuffled range of 0-255")
    await init(dut)
    
    test_values = list(range(0,255))
    shuffle(test_values)
    test_values = test_values[:25]
    for test_value in test_values:
        dut._log.info(f"Test load operation with val={test_value}")
        await regAB_load_helper(dut, 'a', test_value)
        # Test enable output functionality
        await enable_regA_output(dut)
        assert (dut.uo_out.value == test_value) and (test_value == dut.user_project.regA.value), "Enable output failed: bus did not reflect loaded accumulator value"
        dut._log.info("Accumulator enable output successful")
        controlsignal_value = setbit(dut.uio_in.value, 0, 0)
        dut.uio_in.value = setbit(controlsignal_value, 3, 0)
        # dut.uio_in.value[0] = 0 # Output RegA
        await RisingEdge(dut.clk)
        dut._log.info(dut.user_project.regA.value)
        assert (dut.uo_out.value == test_value) and (test_value == dut.user_project.regA.value), f"Accumulator output test: expected {test_value}, got regA={dut.user_project.regA.value} output={dut.uo_out.value}"
        dut.uio_in.value = setbit(dut.uio_in.value, 0, 1)
        # dut.uio_in.value[0] = 1 # Output Bus
        await FallingEdge(dut.clk)
    
    dut._log.info("Accumulator shuffled range module test completed successfully.")

async def check_adder_operation(dut, operation, a, b, timeout_ns=200):
    """ Helper function to test addition and subtraction operations of the adder module """
    
    # Set up inputs
    dut.reg_a.value = a
    dut.reg_b.value = b
    dut.sub.value = operation
    dut.enable_output.value = 1

    # Calculate expected result based on the operation
    if operation == 0:
        expected_result = (a + b) & 0xFF  # 8-bit overflow behavior for addition
        operation_name = "Addition"
    elif operation == 1:
        expected_result = (a - b) & 0xFF  # 8-bit underflow behavior for subtraction
        operation_name = "Subtraction"
    else:
        assert False, f"Unknown operation code: {operation}"

    # Start timing
    start_time = cocotb.utils.get_sim_time()

    # Wait for result on the bus
    result_stabilized = False
    while not result_stabilized:
        await RisingEdge(dut.clk)
        if dut.bus.value == expected_result:
            result_stabilized = True
            break
        if cocotb.utils.get_sim_time() - start_time >= timeout_ns:
            assert False, f"Timeout: {operation_name} did not complete within {timeout_ns} ns."

    # End timing
    end_time = cocotb.utils.get_sim_time()
    time_taken = end_time - start_time

    # Verify and log
    result = dut.bus.value
    assert result == expected_result, f"Test failed for {operation_name} with a={a}, b={b}. Expected {expected_result}, got {result}."
    dut._log.info(f"{operation_name} operation successful: a={a}, b={b}, result={result} (Time taken: {time_taken} ns)")
