Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 09:15:54 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_clock_timing_summary_routed.rpt -pb top_stopwatch_clock_timing_summary_routed.pb -rpx top_stopwatch_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button0_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button1_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button2_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.418        0.000                      0                  240        0.177        0.000                      0                  240        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.418        0.000                      0                  240        0.177        0.000                      0                  240        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.087ns (23.755%)  route 3.489ns (76.245%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.164     9.599    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.723    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[14]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.029    15.141    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.087ns (23.755%)  route 3.489ns (76.245%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.164     9.599    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.723    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[18]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.143    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.087ns (23.791%)  route 3.482ns (76.209%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.157     9.592    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.716 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.716    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[15]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[15]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.031    15.143    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.117ns (24.251%)  route 3.489ns (75.749%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.164     9.599    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.154     9.753 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.753    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[19]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.187    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.115ns (24.218%)  route 3.489ns (75.782%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.164     9.599    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.152     9.751 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.751    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[17]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.187    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.115ns (24.255%)  route 3.482ns (75.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.157     9.592    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.152     9.744 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.744    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[16]
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508    14.849    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.075    15.187    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.087ns (24.544%)  route 3.342ns (75.456%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.017     9.452    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.576 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.576    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[11]
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.850    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[11]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.087ns (24.555%)  route 3.340ns (75.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.015     9.450    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.574 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.574    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[10]
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.850    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.029    15.118    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.115ns (25.018%)  route 3.342ns (74.982%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.017     9.452    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.604 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.604    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[12]
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.850    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.115ns (25.029%)  route 3.340ns (74.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y19         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.346     6.913    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[16]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.296     7.209 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.404     7.613    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_5__0_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.737 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.575     8.311    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.435 f  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.015     9.450    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_next
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.602 r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.602    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_next[13]
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.850    U_top_clock/U_clock_datapath/U_clk_div_clock/r_clk_reg_reg_0
    SLICE_X65Y18         FDCE                                         r  U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    U_top_clock/U_clock_datapath/U_clk_div_clock/r_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X61Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/Q
                         net (fo=8, routed)           0.125     1.732    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[1]
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.777    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next__1[4]
    SLICE_X60Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X60Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.599    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.466    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.740    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.049     1.789 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[3]
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]_0
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.107     1.586    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.466    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]_0
    SLICE_X63Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.133     1.740    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.785 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[2]
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]_0
    SLICE_X62Y26         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.092     1.571    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.286%)  route 0.170ns (47.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg_0
    SLICE_X59Y22         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/Q
                         net (fo=2, routed)           0.170     1.778    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/w_mil_tick
    SLICE_X60Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_i_1__3/O
                         net (fo=1, routed)           0.000     1.823    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_next
    SLICE_X60Y19         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg_0
    SLICE_X60Y19         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.604    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.093%)  route 0.100ns (28.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X56Y23         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.587 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.100     1.687    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.098     1.785 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y23         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.822     1.949    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X56Y23         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.121     1.560    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.454%)  route 0.143ns (43.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg_0
    SLICE_X59Y21         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/Q
                         net (fo=13, routed)          0.143     1.752    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[3]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.797    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__4_n_0
    SLICE_X58Y21         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.852     1.979    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg_0
    SLICE_X58Y21         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.091     1.571    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.684%)  route 0.102ns (29.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X56Y23         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.587 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.102     1.689    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.098     1.787 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y23         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.822     1.949    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X56Y23         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.120     1.559    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X60Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.128     1.757    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[0]
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next__1[1]
    SLICE_X61Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X61Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.582     1.465    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X60Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/Q
                         net (fo=6, routed)           0.129     1.758    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[0]
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.803    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next__1[3]
    SLICE_X61Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.849     1.976    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]_0
    SLICE_X61Y23         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     1.570    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[0]_0
    SLICE_X61Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.128     1.592 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/Q
                         net (fo=10, routed)          0.117     1.710    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.098     1.808 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next__0[4]
    SLICE_X61Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.848     1.975    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[0]_0
    SLICE_X61Y24         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092     1.556    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   U_button0_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   U_button0_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   U_button0_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   U_button0_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   U_button0_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   U_button0_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   U_button0_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   U_button0_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_button1_detector/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_button1_detector/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_button1_detector/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_button1_detector/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_button1_detector/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_button1_detector/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clk_div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_clk_div/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_clk_div/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   U_button0_detector/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   U_button0_detector/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_button1_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_button1_detector/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_button1_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_button1_detector/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_button1_detector/r_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_button1_detector/r_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_button1_detector/r_counter_reg[6]/C



