$date
  Thu Dec 28 13:36:39 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fulladder_4bit_tb $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # cin $end
$var reg 4 $ s[3:0] $end
$var reg 1 % cout $end
$scope module uut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( cin $end
$var reg 4 ) s[3:0] $end
$var reg 1 * cout $end
$var reg 1 + c1 $end
$var reg 1 , c2 $end
$var reg 1 - c3 $end
$scope module fa1 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 cin $end
$var reg 1 1 s $end
$var reg 1 2 cout $end
$var reg 1 3 p $end
$var reg 1 4 g $end
$upscope $end
$scope module fa2 $end
$var reg 1 5 a $end
$var reg 1 6 b $end
$var reg 1 7 cin $end
$var reg 1 8 s $end
$var reg 1 9 cout $end
$var reg 1 : p $end
$var reg 1 ; g $end
$upscope $end
$scope module fa3 $end
$var reg 1 < a $end
$var reg 1 = b $end
$var reg 1 > cin $end
$var reg 1 ? s $end
$var reg 1 @ cout $end
$var reg 1 A p $end
$var reg 1 B g $end
$upscope $end
$scope module fa8 $end
$var reg 1 C a $end
$var reg 1 D b $end
$var reg 1 E cin $end
$var reg 1 F s $end
$var reg 1 G cout $end
$var reg 1 H p $end
$var reg 1 I g $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
0#
b0000 $
0%
b0000 &
b0000 '
0(
b0000 )
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
#100000000
b0001 !
b0010 "
b0011 $
b0001 &
b0010 '
b0011 )
1.
11
13
16
18
1:
#200000000
b0101 !
b0101 "
1#
b1011 $
b0101 &
b0101 '
1(
b1011 )
1+
1-
1/
10
11
12
03
14
06
17
0:
1<
1=
1@
1B
1E
1F
#300000000
b1111 !
b1111 "
0#
b1110 $
1%
b1111 &
b1111 '
0(
b1110 )
1*
1,
00
01
15
16
19
1;
1>
1?
1C
1D
1G
1I
#400000000
b1010 !
b0101 "
1#
b0000 $
b1010 &
b0101 '
1(
b0000 )
0.
10
01
13
04
06
08
1:
0;
0<
0?
1A
0B
0D
0F
1H
0I
#500000000
