#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  6 23:01:43 2021
# Process ID: 4088
# Current directory: E:/Project/UART/UART_FPGA/project_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15828 E:\Project\UART\UART_FPGA\project_uart\project_uart.xpr
# Log file: E:/Project/UART/UART_FPGA/project_uart/vivado.log
# Journal file: E:/Project/UART/UART_FPGA/project_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/UART/UART_FPGA/project_uart/project_uart.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Project/UART/UART_FPGA/project_uart/project_uart.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.992 ; gain = 0.000
update_compile_order -fileset sources_1
eexit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 23:20:27 2021...
