{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504884081160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504884081161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 11:21:21 2017 " "Processing started: Fri Sep  8 11:21:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504884081161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504884081161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_1 -c Lab_1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_1 -c Lab_1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504884081162 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504884081370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_1 " "Found entity 1: Lab_1" {  } { { "Lab_1.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/Lab_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504884081460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504884081460 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â lab_1_testbench.v(29) " "Verilog HDL syntax error at lab_1_testbench.v(29) near text â" {  } { { "lab_1_testbench.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1504884081461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" lab_1_testbench.v(29) " "Verilog HDL syntax error at lab_1_testbench.v(29) near text \"â\";  expecting \";\"" {  } { { "lab_1_testbench.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1504884081462 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ lab_1_testbench.v(29) " "Verilog HDL syntax error at lab_1_testbench.v(29) near text €" {  } { { "lab_1_testbench.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1504884081462 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "“ lab_1_testbench.v(29) " "Verilog HDL syntax error at lab_1_testbench.v(29) near text “" {  } { { "lab_1_testbench.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1504884081462 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab_1_testbench lab_1_testbench.v(1) " "Ignored design unit \"lab_1_testbench\" at lab_1_testbench.v(1) due to previous errors" {  } { { "lab_1_testbench.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_1/lab_1_testbench.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1504884081462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1_testbench.v 0 0 " "Found 0 design units, including 0 entities, in source file lab_1_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504884081462 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504884081493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep  8 11:21:21 2017 " "Processing ended: Fri Sep  8 11:21:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504884081493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504884081493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504884081493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504884081493 ""}
