%!
/pdfmark where{pop}
{/globaldict where{pop globaldict}{userdict}ifelse/pdfmark/cleartomark load put}
ifelse
[
/Title(1 Objective)
/Action/GoTo/Dest(section.1)cvn
/OUT pdfmark
[
/Title(2 Pre-lab Assignment)
/Action/GoTo/Dest(section.2)cvn
/OUT pdfmark
[
/Title(3 Directory Organization)
/Action/GoTo/Dest(section.3)cvn
/OUT pdfmark
[
/Title(4 Lab Assignment)
/Count 14
/Action/GoTo/Dest(section.4)cvn
/OUT pdfmark
[
/Title(4.1 Starting Cadence Innovus\256)
/Action/GoTo/Dest(subsection.4.1)cvn
/OUT pdfmark
[
/Title(4.2 Defining the Design Import Configuration)
/Action/GoTo/Dest(subsection.4.2)cvn
/OUT pdfmark
[
/Title(4.3 Importing the Design)
/Action/GoTo/Dest(subsection.4.3)cvn
/OUT pdfmark
[
/Title(4.4 Saving and Restoring the Design)
/Action/GoTo/Dest(subsection.4.4)cvn
/OUT pdfmark
[
/Title(4.5 Floorplanning the Design)
/Count 2
/Action/GoTo/Dest(subsection.4.5)cvn
/OUT pdfmark
[
/Title(4.5.1 Defining the Floorplan Settings)
/Action/GoTo/Dest(subsubsection.4.5.1)cvn
/OUT pdfmark
[
/Title(4.5.2 Placing the Register Block)
/Action/GoTo/Dest(subsubsection.4.5.2)cvn
/OUT pdfmark
[
/Title(4.6 Defining the Power Structure)
/Count 4
/Action/GoTo/Dest(subsection.4.6)cvn
/OUT pdfmark
[
/Title(4.6.1 Logically Connecting all the Power/Ground Nets)
/Action/GoTo/Dest(subsubsection.4.6.1)cvn
/OUT pdfmark
[
/Title(4.6.2 Adding the Power Rings Around the Core)
/Action/GoTo/Dest(subsubsection.4.6.2)cvn
/OUT pdfmark
[
/Title(4.6.3 Adding Power Stripes)
/Action/GoTo/Dest(subsubsection.4.6.3)cvn
/OUT pdfmark
[
/Title(4.6.4 Routing the Power Nets)
/Action/GoTo/Dest(subsubsection.4.6.4)cvn
/OUT pdfmark
[
/Title(4.7 Placing the Standard Cells)
/Action/GoTo/Dest(subsection.4.7)cvn
/OUT pdfmark
[
/Title(4.8 Synthesizing the Clock Tree)
/Action/GoTo/Dest(subsection.4.8)cvn
/OUT pdfmark
[
/Title(4.9 Routing the Design)
/Action/GoTo/Dest(subsection.4.9)cvn
/OUT pdfmark
[
/Title(4.10 Adding the Filler Cells)
/Action/GoTo/Dest(subsection.4.10)cvn
/OUT pdfmark
[
/Title(4.11 Verifying the Design)
/Count 2
/Action/GoTo/Dest(subsection.4.11)cvn
/OUT pdfmark
[
/Title(4.11.1 Verifying the Connectivity)
/Action/GoTo/Dest(subsubsection.4.11.1)cvn
/OUT pdfmark
[
/Title(4.11.2 Verifying the Geometry)
/Action/GoTo/Dest(subsubsection.4.11.2)cvn
/OUT pdfmark
[
/Title(4.12 Generating the Reports)
/Count 3
/Action/GoTo/Dest(subsection.4.12)cvn
/OUT pdfmark
[
/Title(4.12.1 Netlist Statistics)
/Action/GoTo/Dest(subsubsection.4.12.1)cvn
/OUT pdfmark
[
/Title(4.12.2 Reporting the Critical Path)
/Action/GoTo/Dest(subsubsection.4.12.2)cvn
/OUT pdfmark
[
/Title(4.12.3 Reporting the Total Area)
/Action/GoTo/Dest(subsubsection.4.12.3)cvn
/OUT pdfmark
[
/Title(4.13 Exporting the Final Design)
/Count 3
/Action/GoTo/Dest(subsection.4.13)cvn
/OUT pdfmark
[
/Title(4.13.1 Generating the SDF timing file)
/Action/GoTo/Dest(subsubsection.4.13.1)cvn
/OUT pdfmark
[
/Title(4.13.2 Generating the Verilog Gate-level Netlist)
/Action/GoTo/Dest(subsubsection.4.13.2)cvn
/OUT pdfmark
[
/Title(4.13.3 Generating the GDSII File)
/Action/GoTo/Dest(subsubsection.4.13.3)cvn
/OUT pdfmark
[
/Title(4.14 Importing the Final Design into Virtuoso\256)
/Count 1
/Action/GoTo/Dest(subsection.4.14)cvn
/OUT pdfmark
[
/Title(4.14.1 Using a TCL script)
/Action/GoTo/Dest(subsubsection.4.14.1)cvn
/OUT pdfmark
[
/Title(5 Assignment and Checkpoint Summary)
/Action/GoTo/Dest(section.5)cvn
/OUT pdfmark
