// Seed: 2027563165
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3
    , id_8,
    input id_4,
    inout logic id_5,
    input logic id_6,
    input id_7
);
  assign id_8[1] = 1'h0;
endmodule
