strict digraph "" {
	node [label="\N"];
	"472:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132fc650>",
		fillcolor=springgreen,
		label="472:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"472:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fce10>",
		fillcolor=turquoise,
		label="472:BL
counter = counter + 8;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e132fc510>]",
		style=filled,
		typ=Block];
	"472:IF" -> "472:BL"	 [cond="['START']",
		label="(START == 1)",
		lineno=472];
	"468:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fca10>",
		fillcolor=turquoise,
		label="468:BL
counter = 16'h0000;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e132fce50>]",
		style=filled,
		typ=Block];
	"Leaf_466:AL"	 [def_var="['counter']",
		label="Leaf_466:AL"];
	"468:BL" -> "Leaf_466:AL"	 [cond="[]",
		lineno=None];
	"467:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fc150>",
		fillcolor=turquoise,
		label="467:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"468:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132fc8d0>",
		fillcolor=springgreen,
		label="468:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"467:BL" -> "468:IF"	 [cond="[]",
		lineno=None];
	"472:BL" -> "Leaf_466:AL"	 [cond="[]",
		lineno=None];
	"468:IF" -> "472:IF"	 [cond="['RESET']",
		label="!((RESET == 1))",
		lineno=468];
	"468:IF" -> "468:BL"	 [cond="['RESET']",
		label="(RESET == 1)",
		lineno=468];
	"466:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132e9350>",
		clk_sens=False,
		fillcolor=gold,
		label="466:AL",
		sens="['CLK', 'RESET']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'START', 'counter']"];
	"466:AL" -> "467:BL"	 [cond="[]",
		lineno=None];
}
