Analysis & Synthesis report for Lab5
Thu Oct 10 11:13:42 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab5|y_present
 12. State Machine - |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_05c1:auto_generated
 20. Source assignments for nios_system:u0|altera_reset_controller:rst_controller
 21. Source assignments for nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for nios_system:u0|nios_system_cmd_xbar_demux:cmd_xbar_demux
 23. Source assignments for nios_system:u0|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001
 24. Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux
 25. Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_001
 26. Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_002
 27. Source assignments for OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated
 28. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_RAM:ram
 29. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram
 30. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_BRIDGE:bridge
 31. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator
 32. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator
 33. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 34. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:ram_s1_translator
 35. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator
 36. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 37. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 38. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 39. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 40. Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 41. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent
 42. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 43. Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 44. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent
 45. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_addr_router:addr_router|nios_system_addr_router_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_addr_router:addr_router_001|nios_system_addr_router_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router:id_router|nios_system_id_router_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router:id_router_001|nios_system_id_router_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router_002:id_router_002|nios_system_id_router_002_default_decode:the_default_decode
 52. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_traffic_limiter:limiter
 53. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_burst_adapter:burst_adapter
 54. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
 55. Parameter Settings for User Entity Instance: nios_system:u0|altera_reset_controller:rst_controller
 56. Parameter Settings for User Entity Instance: nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 58. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 59. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 60. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 61. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
 62. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 63. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 64. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 65. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 66. Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 67. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter
 68. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter_001
 69. Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component
 71. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 72. altsyncram Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
 74. Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter_001"
 75. Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter"
 76. Port Connectivity Checks: "nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 77. Port Connectivity Checks: "nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 78. Port Connectivity Checks: "nios_system:u0|altera_reset_controller:rst_controller"
 79. Port Connectivity Checks: "nios_system:u0|nios_system_id_router_002:id_router_002|nios_system_id_router_002_default_decode:the_default_decode"
 80. Port Connectivity Checks: "nios_system:u0|nios_system_id_router:id_router|nios_system_id_router_default_decode:the_default_decode"
 81. Port Connectivity Checks: "nios_system:u0|nios_system_addr_router:addr_router|nios_system_addr_router_default_decode:the_default_decode"
 82. Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
 83. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent"
 84. Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 85. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent"
 86. Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
 87. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
 88. Port Connectivity Checks: "nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
 89. Port Connectivity Checks: "nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
 90. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator"
 91. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:ram_s1_translator"
 92. Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
 93. Port Connectivity Checks: "nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator"
 94. Port Connectivity Checks: "nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator"
 95. Port Connectivity Checks: "nios_system:u0|nios_system_CPU:cpu"
 96. Port Connectivity Checks: "nios_system:u0"
 97. SignalTap II Logic Analyzer Settings
 98. Elapsed Time Per Partition
 99. Connections to In-System Debugging Instance "auto_signaltap_0"
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 10 11:13:42 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Lab5                                             ;
; Top-level Entity Name              ; Lab5                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 4,035                                            ;
;     Total combinational functions  ; 2,859                                            ;
;     Dedicated logic registers      ; 2,629                                            ;
; Total registers                    ; 2629                                             ;
; Total pins                         ; 42                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 178,304                                          ;
; Embedded Multiplier 9-bit elements ; 4                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Lab5               ; Lab5               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                            ; Library                          ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------+
; Lab5.vhd                                                                                                ; yes             ; User VHDL File                         ; H:/SeniorYear/ENGR325/Lab/Lab5/Lab5.vhd                                                                 ;                                  ;
; OnChipRAM.vhd                                                                                           ; yes             ; User Wizard-Generated File             ; H:/SeniorYear/ENGR325/Lab/Lab5/OnChipRAM.vhd                                                            ;                                  ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/nios_system.v                                          ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/nios_system.v                                          ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v                     ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v                     ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv                 ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_burst_adapter.sv              ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_burst_adapter.sv              ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv         ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_master_agent.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_master_agent.sv               ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_master_translator.sv          ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv                ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv           ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv            ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv            ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_width_adapter.sv              ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_width_adapter.sv              ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_reset_controller.v                   ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_reset_synchronizer.v                 ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_BRIDGE.v                        ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_BRIDGE.v                        ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU.v                           ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_sysclk.v  ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_tck.v     ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_jtag_debug_module_wrapper.v ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_mult_cell.v                 ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_oci_test_bench.v            ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU_test_bench.v                ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_RAM.v                           ; yes             ; Auto-Found Verilog HDL File            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_RAM.v                           ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_addr_router.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_addr_router.sv                  ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv               ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv           ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv                 ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_id_router.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_id_router.sv                    ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_id_router_002.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_id_router_002.sv                ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_irq_mapper.sv                   ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_irq_mapper.sv                   ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv               ; altera_reserved_qsys_nios_system ;
; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv                 ; altera_reserved_qsys_nios_system ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;                                  ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;                                  ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;                                  ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;                                  ;
; aglobal130.inc                                                                                          ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/aglobal130.inc                                          ;                                  ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;                                  ;
; altrom.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altrom.inc                                              ;                                  ;
; altram.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altram.inc                                              ;                                  ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altdpram.inc                                            ;                                  ;
; db/altsyncram_qed1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_qed1.tdf                                                   ;                                  ;
; db/altsyncram_4ah1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_4ah1.tdf                                                   ;                                  ;
; db/altsyncram_vvg1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_vvg1.tdf                                                   ;                                  ;
; db/altsyncram_00h1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_00h1.tdf                                                   ;                                  ;
; altera_mult_add.tdf                                                                                     ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altera_mult_add.tdf                                     ;                                  ;
; db/altera_mult_add_mpt2.v                                                                               ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altera_mult_add_mpt2.v                                                ;                                  ;
; altera_mult_add_rtl.v                                                                                   ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                   ;                                  ;
; db/altera_mult_add_opt2.v                                                                               ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altera_mult_add_opt2.v                                                ;                                  ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                               ;                                  ;
; db/altsyncram_gs71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_gs71.tdf                                                   ;                                  ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                ;                                  ;
; db/altsyncram_05c1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_05c1.tdf                                                   ;                                  ;
; db/altsyncram_m7c1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_m7c1.tdf                                                   ;                                  ;
; sld_signaltap.vhd                                                                                       ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;                                  ;
; sld_signaltap_impl.vhd                                                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;                                  ;
; sld_ela_control.vhd                                                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;                                  ;
; lpm_shiftreg.tdf                                                                                        ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;                                  ;
; lpm_constant.inc                                                                                        ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;                                  ;
; dffeea.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/dffeea.inc                                              ;                                  ;
; sld_ela_trigger.tdf                                                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                     ;                                  ;
; db/sld_ela_trigger_ubo.tdf                                                                              ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/sld_ela_trigger_ubo.tdf                                               ;                                  ;
; db/sld_reserved_lab5_auto_signaltap_0_1_38ed.v                                                          ; yes             ; Encrypted Auto-Generated Megafunction  ; H:/SeniorYear/ENGR325/Lab/Lab5/db/sld_reserved_lab5_auto_signaltap_0_1_38ed.v                           ;                                  ;
; lpm_compare.tdf                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                         ;                                  ;
; comptree.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/comptree.inc                                            ;                                  ;
; altshift.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altshift.inc                                            ;                                  ;
; db/cmpr_qhk.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_qhk.tdf                                                          ;                                  ;
; db/cmpr_bgk.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_bgk.tdf                                                          ;                                  ;
; db/cmpr_5gk.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_5gk.tdf                                                          ;                                  ;
; sld_mbpmg.vhd                                                                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;                                  ;
; sld_ela_trigger_flow_mgr.vhd                                                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;                                  ;
; sld_buffer_manager.vhd                                                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;                                  ;
; db/altsyncram_is14.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_is14.tdf                                                   ;                                  ;
; db/altsyncram_qgq1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/altsyncram_qgq1.tdf                                                   ;                                  ;
; altdpram.tdf                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altdpram.tdf                                            ;                                  ;
; memmodes.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;                                  ;
; a_hdffe.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;                                  ;
; alt_le_rden_reg.inc                                                                                     ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;                                  ;
; altsyncram.inc                                                                                          ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/altsyncram.inc                                          ;                                  ;
; lpm_mux.tdf                                                                                             ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;                                  ;
; muxlut.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/muxlut.inc                                              ;                                  ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/bypassff.inc                                            ;                                  ;
; db/mux_7oc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/mux_7oc.tdf                                                           ;                                  ;
; lpm_decode.tdf                                                                                          ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;                                  ;
; declut.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/declut.inc                                              ;                                  ;
; lpm_compare.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;                                  ;
; db/decode_rqf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/decode_rqf.tdf                                                        ;                                  ;
; lpm_counter.tdf                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;                                  ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;                                  ;
; cmpconst.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/cmpconst.inc                                            ;                                  ;
; lpm_counter.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;                                  ;
; alt_counter_stratix.inc                                                                                 ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;                                  ;
; db/cntr_2ci.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cntr_2ci.tdf                                                          ;                                  ;
; db/cmpr_acc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_acc.tdf                                                          ;                                  ;
; db/cntr_m4j.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cntr_m4j.tdf                                                          ;                                  ;
; db/cntr_qbi.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cntr_qbi.tdf                                                          ;                                  ;
; db/cmpr_9cc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_9cc.tdf                                                          ;                                  ;
; db/cntr_gui.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cntr_gui.tdf                                                          ;                                  ;
; db/cmpr_5cc.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/cmpr_5cc.tdf                                                          ;                                  ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;                                  ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_hub.vhd                                             ;                                  ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;                                  ;
; lpm_add_sub.tdf                                                                                         ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                         ;                                  ;
; addcore.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/addcore.inc                                             ;                                  ;
; look_add.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/look_add.inc                                            ;                                  ;
; alt_stratix_add_sub.inc                                                                                 ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                 ;                                  ;
; db/add_sub_8ri.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/add_sub_8ri.tdf                                                       ;                                  ;
; lpm_mult.tdf                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;                                  ;
; multcore.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/13sp1/quartus/libraries/megafunctions/multcore.inc                                            ;                                  ;
; db/mult_1l01.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/mult_1l01.tdf                                                         ;                                  ;
; db/mult_1s01.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; H:/SeniorYear/ENGR325/Lab/Lab5/db/mult_1s01.tdf                                                         ;                                  ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,035    ;
;                                             ;          ;
; Total combinational functions               ; 2859     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1441     ;
;     -- 3 input functions                    ; 1056     ;
;     -- <=2 input functions                  ; 362      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2634     ;
;     -- arithmetic mode                      ; 225      ;
;                                             ;          ;
; Total registers                             ; 2629     ;
;     -- Dedicated logic registers            ; 2629     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 42       ;
; Total memory bits                           ; 178304   ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2215     ;
; Total fan-out                               ; 23320    ;
; Average fan-out                             ; 4.02     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Compilation Hierarchy Node                                                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                      ; Library Name                     ;
+--------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; |Lab5                                                                                                  ; 2859 (8)          ; 2629 (4)     ; 178304      ; 4            ; 0       ; 2         ; 42   ; 0            ; |Lab5                                                                                                                                                                                                                                                                                                                                                                                    ; work                             ;
;    |OnChipRAM:OnChipRAM_inst|                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|OnChipRAM:OnChipRAM_inst                                                                                                                                                                                                                                                                                                                                                           ; work                             ;
;       |altsyncram:altsyncram_component|                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                           ; work                             ;
;          |altsyncram_m7c1:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated                                                                                                                                                                                                                                                                                            ; work                             ;
;    |nios_system:u0|                                                                                    ; 2060 (0)          ; 1435 (0)     ; 110720      ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|nios_system:u0                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_nios_system ;
;       |altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 15 (15)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_nios_system ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_nios_system ;
;       |altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|        ; 15 (7)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_nios_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                               ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                               ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_translator:bridge_avalon_slave_translator|                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator                                                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_traffic_limiter:limiter|                                                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                  ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_nios_system ;
;       |altera_merlin_width_adapter:width_adapter|                                                      ; 25 (25)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |altera_reset_controller:rst_controller|                                                         ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_nios_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reserved_qsys_nios_system ;
;       |nios_system_BRIDGE:bridge|                                                                      ; 36 (36)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_BRIDGE:bridge                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |nios_system_CPU:cpu|                                                                            ; 1561 (1165)       ; 1214 (897)   ; 45184       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_nios_system ;
;          |lpm_add_sub:Add8|                                                                            ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                                                ; work                             ;
;             |add_sub_8ri:auto_generated|                                                               ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                                     ; work                             ;
;          |nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_nios_system ;
;             |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                ; work                             ;
;                |altsyncram_qed1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                 ; work                             ;
;          |nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag                                                                                                                                                                                                                                                                                            ; altera_reserved_qsys_nios_system ;
;             |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; work                             ;
;                |altsyncram_4ah1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_4ah1:auto_generated                                                                                                                                                                                                                                   ; work                             ;
;          |nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell                                                                                                                                                                                                                                                                                         ; altera_reserved_qsys_nios_system ;
;             |altera_mult_add:the_altmult_add_part_1|                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                  ; work                             ;
;                |altera_mult_add_mpt2:auto_generated|                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated                                                                                                                                                                                                              ; work                             ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                           ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                     ; work                             ;
;                      |ama_multiplier_function:multiplier_block|                                        ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                            ; work                             ;
;                         |ama_register_function:multiplier_register_block_0|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                          ; work                             ;
;                         |lpm_mult:Mult0|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                             ; work                             ;
;                            |mult_1l01:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1l01:auto_generated                                                                                    ; work                             ;
;             |altera_mult_add:the_altmult_add_part_2|                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                  ; work                             ;
;                |altera_mult_add_opt2:auto_generated|                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated                                                                                                                                                                                                              ; work                             ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                           ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                     ; work                             ;
;                      |ama_multiplier_function:multiplier_block|                                        ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                            ; work                             ;
;                         |ama_register_function:multiplier_register_block_0|                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                          ; work                             ;
;                         |lpm_mult:Mult0|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                             ; work                             ;
;                            |mult_1s01:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1s01:auto_generated                                                                                    ; work                             ;
;          |nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|                                     ; 290 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci                                                                                                                                                                                                                                                                                         ; altera_reserved_qsys_nios_system ;
;             |nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper                                                                                                                                                                                                 ; altera_reserved_qsys_nios_system ;
;                |nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk                                                                                                           ; altera_reserved_qsys_nios_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                      ; work                             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                      ; work                             ;
;                |nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck                                                                                                                 ; altera_reserved_qsys_nios_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                            ; work                             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                            ; work                             ;
;                |sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy                                                                                                                                    ; work                             ;
;             |nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|                    ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg                                                                                                                                                                                                                   ; altera_reserved_qsys_nios_system ;
;             |nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break                                                                                                                                                                                                                     ; altera_reserved_qsys_nios_system ;
;             |nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|                      ; 10 (9)            ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug                                                                                                                                                                                                                     ; altera_reserved_qsys_nios_system ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                 ; work                             ;
;             |nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|                            ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;                |nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram                                                                                                                                                        ; altera_reserved_qsys_nios_system ;
;                   |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                              ; work                             ;
;                      |altsyncram_gs71:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gs71:auto_generated                                                                                               ; work                             ;
;          |nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_nios_system ;
;             |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ; work                             ;
;                |altsyncram_vvg1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated                                                                                                                                                                                                                 ; work                             ;
;          |nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_nios_system ;
;             |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ; work                             ;
;                |altsyncram_00h1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_00h1:auto_generated                                                                                                                                                                                                                 ; work                             ;
;          |nios_system_CPU_test_bench:the_nios_system_CPU_test_bench|                                   ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench                                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_nios_system ;
;       |nios_system_RAM:ram|                                                                            ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_RAM:ram                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_nios_system ;
;          |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                       ; work                             ;
;             |altsyncram_05c1:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_05c1:auto_generated                                                                                                                                                                                                                                                                                        ; work                             ;
;       |nios_system_addr_router:addr_router_001|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_addr_router:addr_router_001                                                                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_nios_system ;
;       |nios_system_addr_router:addr_router|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_nios_system ;
;       |nios_system_cmd_xbar_demux:cmd_xbar_demux|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                   ; altera_reserved_qsys_nios_system ;
;       |nios_system_cmd_xbar_mux:cmd_xbar_mux_001|                                                      ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;          |altera_merlin_arbitrator:arb|                                                                ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_nios_system ;
;       |nios_system_cmd_xbar_mux:cmd_xbar_mux_002|                                                      ; 61 (56)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;          |altera_merlin_arbitrator:arb|                                                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_nios_system ;
;       |nios_system_cmd_xbar_mux:cmd_xbar_mux|                                                          ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_nios_system ;
;          |altera_merlin_arbitrator:arb|                                                                ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_nios_system ;
;       |nios_system_rsp_xbar_demux:rsp_xbar_demux_001|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_nios_system ;
;       |nios_system_rsp_xbar_demux:rsp_xbar_demux_002|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_nios_system ;
;       |nios_system_rsp_xbar_demux:rsp_xbar_demux|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |nios_system_rsp_xbar_mux:rsp_xbar_mux_001|                                                      ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_nios_system ;
;       |nios_system_rsp_xbar_mux:rsp_xbar_mux|                                                          ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_nios_system ;
;    |sld_hub:auto_hub|                                                                                  ; 176 (1)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                   ; work                             ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                   ; 175 (136)         ; 112 (84)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                      ; work                             ;
;          |sld_rom_sr:hub_info_reg|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                              ; work                             ;
;          |sld_shadow_jsm:shadow_jsm|                                                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                            ; work                             ;
;    |sld_signaltap:auto_signaltap_0|                                                                    ; 615 (1)           ; 1078 (124)   ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                     ; work                             ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                          ; 614 (0)           ; 954 (0)      ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                               ; work                             ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                      ; 614 (21)          ; 954 (280)    ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                        ; work                             ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                           ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                         ; work                             ;
;                |lpm_decode:wdecoder|                                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                     ; work                             ;
;                   |decode_rqf:auto_generated|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                                           ; work                             ;
;                |lpm_mux:mux|                                                                           ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                             ; work                             ;
;                   |mux_7oc:auto_generated|                                                             ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                                                                      ; work                             ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                          ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                        ; work                             ;
;                |altsyncram_is14:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated                                                                                                                                                                                         ; work                             ;
;                   |altsyncram_qgq1:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1                                                                                                                                                             ; work                             ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                         ; work                             ;
;             |lpm_shiftreg:status_register|                                                             ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                           ; work                             ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                               ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                             ; work                             ;
;             |sld_ela_control:ela_control|                                                              ; 312 (1)           ; 390 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                            ; work                             ;
;                |lpm_shiftreg:trigger_config_deserialize|                                               ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                    ; work                             ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|            ; 310 (0)           ; 374 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                 ; work                             ;
;                   |sld_ela_trigger_ubo:auto_generated|                                                 ; 310 (0)           ; 374 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated                                                                                                                              ; work                             ;
;                      |sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|                             ; 310 (310)         ; 374 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1                                                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_101|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_102|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_104|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_105|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_107|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_108|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_110|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_111|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_113|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_114|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_116|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_117|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_119|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_11|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_120|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_122|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_123|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_125|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_126|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_128|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_129|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_12|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_131|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_132|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_134|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_135|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_137|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_138|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_140|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_141|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_143|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_144|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_146|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_147|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_149|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_14|                                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_150|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_152|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_153|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_155|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_156|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_158|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_159|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_15|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_161|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_162|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_164|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_165|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_167|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_168|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_170|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_171|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_173|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_174|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_176|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_177|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_179|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_17|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_180|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_182|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_183|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_185|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_186|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_188|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_189|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_18|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_191|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_192|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_194|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_195|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_197|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_198|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_200|                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_201|                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_20|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_21|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_23|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_24|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_26|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_27|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_29|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_2|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_30|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_32|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_33|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_35|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_36|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_38|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_39|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_3|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_41|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_42|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_44|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_45|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_47|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_48|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_50|                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_51|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_53|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_54|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_56|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_57|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_59|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_5|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_60|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_62|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_63|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_65|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_66|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_68|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_69|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_6|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_71|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_72|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_74|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_75|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_77|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_78|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_80|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_81|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_83|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_84|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_86|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_87|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_89|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_8|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_90|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_92|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_93|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_95|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_96|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_98|                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_99|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work                             ;
;                         |lpm_shiftreg:config_shiftreg_9|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; work                             ;
;                         |sld_mbpmg:mbpm_103|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_106|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_109|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_10|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_10                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_112|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_115|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_118|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_121|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_124|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_127|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_130|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_133|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_136|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_139|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_142|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_145|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_148|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_154|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_157|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_160|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_163|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_166|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_169|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_16|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_16                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_172|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_175|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_178|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_181|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_184|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_184                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_187|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_190|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_193|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_196|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_199|                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_199                                                       ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work                             ;
;                         |sld_mbpmg:mbpm_19|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_19                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_1|                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_1                                                         ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work                             ;
;                         |sld_mbpmg:mbpm_22|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_22                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_25|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_28|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_31|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_31                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_34|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_37|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_43|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_46|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_4|                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_4                                                         ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work                             ;
;                         |sld_mbpmg:mbpm_52|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_55|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_58|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_61|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_64|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_67|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_70|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_73|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_76|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_79|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_7|                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_7                                                         ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work                             ;
;                         |sld_mbpmg:mbpm_82|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_85|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_88|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_91|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_94|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                         |sld_mbpmg:mbpm_97|                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work                             ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work                             ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                         ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                              ; work                             ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                      ; work                             ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|         ; 143 (11)          ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                       ; work                             ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                             ; work                             ;
;                   |cntr_2ci:auto_generated|                                                            ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                                                                     ; work                             ;
;                |lpm_counter:read_pointer_counter|                                                      ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                      ; work                             ;
;                   |cntr_m4j:auto_generated|                                                            ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                                                              ; work                             ;
;                |lpm_counter:status_advance_pointer_counter|                                            ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                            ; work                             ;
;                   |cntr_qbi:auto_generated|                                                            ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                                                                    ; work                             ;
;                |lpm_counter:status_read_pointer_counter|                                               ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                               ; work                             ;
;                   |cntr_gui:auto_generated|                                                            ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                                       ; work                             ;
;                |lpm_shiftreg:info_data_shift_out|                                                      ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                      ; work                             ;
;                |lpm_shiftreg:ram_data_shift_out|                                                       ; 62 (62)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                       ; work                             ;
;                |lpm_shiftreg:status_data_shift_out|                                                    ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                    ; work                             ;
;             |sld_rom_sr:crc_rom_sr|                                                                    ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                  ; work                             ;
+--------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                              ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_4ah1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176  ; nios_system_CPU_ic_tag_ram.mif              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gs71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; nios_system_CPU_ociram_default_contents.mif ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; nios_system_CPU_rf_ram_a.mif                ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_00h1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; nios_system_CPU_rf_ram_b.mif                ;
; nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_05c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; nios_system_RAM.hex                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_is14:auto_generated|altsyncram_qgq1:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; 1024         ; 62           ; 1024         ; 62           ; 63488 ; None                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                 ; IP Include File                                                               ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_ubo:auto_generated|sld_reserved_Lab5_auto_signaltap_0_1_38ed:mgl_prim1 ; H:/SeniorYear/ENGR325/Lab/Lab5/db/sld_reserved_lab5_auto_signaltap_0_1_38ed.v ;
; Altera ; RAM: 1-PORT                   ; 13.0    ; N/A          ; N/A          ; |Lab5|OnChipRAM:OnChipRAM_inst                                                                                                                                                                                                                                                                                  ; H:/SeniorYear/ENGR325/Lab/Lab5/OnChipRAM.vhd                                  ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |Lab5|nios_system:u0|nios_system_CPU:cpu                                                                                                                                                                                                                                                                        ; H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/nios_system_CPU.v ;
+--------+-------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Lab5|y_present                                          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; y_present.S4 ; y_present.S3 ; y_present.S2 ; y_present.S1 ;
+--------------+--------------+--------------+--------------+--------------+
; y_present.S1 ; 0            ; 0            ; 0            ; 0            ;
; y_present.S2 ; 0            ; 0            ; 1            ; 1            ;
; y_present.S3 ; 0            ; 1            ; 0            ; 1            ;
; y_present.S4 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|M_ipending_reg_irq2                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|E_control_reg_rddata[1,3..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[23]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; Merged with nios_system:u0|nios_system_CPU:cpu|clr_break_line                                                                                                                                                                                                                             ;
; nios_system:u0|nios_system_CPU:cpu|clr_break_line                                                                                                                                                                                                                             ; Merged with nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                     ;
; nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with nios_system:u0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                       ;
; nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                  ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                        ; Merged with nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                      ;
; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                          ; Merged with nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                          ;
; nios_system:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                          ; Merged with nios_system:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                          ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                     ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                     ; Merged with nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                     ;
; nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                      ; Merged with nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                      ; Merged with nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ;
; nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                       ; Merged with nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; nios_system:u0|nios_system_CPU:cpu|E_logic_op[1]                                                                                                                                                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|E_compare_op[1]                                                                                                                                                                                                                            ;
; nios_system:u0|nios_system_CPU:cpu|E_logic_op[0]                                                                                                                                                                                                                              ; Merged with nios_system:u0|nios_system_CPU:cpu|E_compare_op[0]                                                                                                                                                                                                                            ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                             ; Merged with nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                          ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                                        ; Merged with nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                        ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.011 ; Merged with nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.001 ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                    ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 254                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                   ;
; Total Number of Removed Registers = 21                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND                   ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                      ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                        ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[23],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                        ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                        ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                        ;
; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                    ; Lost Fanouts                   ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                     ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                      ;
; nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND                   ; nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                             ;                                ; nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                        ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                    ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ; Stuck at GND                   ; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                    ; Stuck at GND                   ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                   ;
;                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                    ; Stuck at GND                   ; nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                   ; Stuck at GND                   ; nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2629  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 305   ;
; Number of registers using Asynchronous Clear ; 1665  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1371  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                ; 1156    ;
; nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                       ; 2       ;
; nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                            ; 33      ;
; nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                    ; 15      ;
; nios_system:u0|nios_system_CPU:cpu|M_pipe_flush                                                                                                                                 ; 10      ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; 2       ;
; nios_system:u0|nios_system_CPU:cpu|hbreak_enabled                                                                                                                               ; 38      ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                    ; 1       ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ; 2       ;
; nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; 2       ;
; nios_system:u0|nios_system_CPU:cpu|M_wr_dst_reg                                                                                                                                 ; 67      ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                    ; 1       ;
; nios_system:u0|nios_system_CPU:cpu|ic_tag_clr_valid_bits                                                                                                                        ; 1       ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                    ; 1       ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; 1       ;
; nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_ienable[2] ; 1       ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; 1       ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_BRIDGE:bridge|time_out_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|nios_system:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Lab5|nios_system:u0|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Lab5|nios_system:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|E_src1_prelim[16]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|av_ld_data_aligned_or_div[1]                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|E_src2_prelim[7]                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|E_src2_imm[22]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_BRIDGE:bridge|avalon_readdata[14]                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[31]                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonDReg[3]                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|F_pc[14]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|M_st_data[30]                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|MonAReg[9]                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[2]                                                                                           ;
; 7:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_CPU:cpu|M_pipe_flush_waddr[8]                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab5|nios_system:u0|nios_system_BRIDGE:bridge|write_data[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_addr_router:addr_router|src_channel[1]                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_addr_router:addr_router_001|src_channel[1]                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_CPU:cpu|E_logic_result[27]                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_CPU:cpu|M_wr_data_unfiltered[19]                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_CPU:cpu|D_dst_regnum[3]                                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Lab5|nios_system:u0|nios_system_CPU:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |Lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab5|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_05c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_RAM:ram ;
+----------------+---------------------+------------------------------------------+
; Parameter Name ; Value               ; Type                                     ;
+----------------+---------------------+------------------------------------------+
; INIT_FILE      ; nios_system_RAM.hex ; String                                   ;
+----------------+---------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; nios_system_RAM.hex  ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_05c1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_BRIDGE:bridge ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; AW             ; 18    ; Signed Integer                                               ;
; EAB            ; 1     ; Signed Integer                                               ;
; OW             ; 19    ; Signed Integer                                               ;
; DW             ; 15    ; Signed Integer                                               ;
; BW             ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                     ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 19    ; Signed Integer                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 63    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 75    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 75    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 75    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_addr_router:addr_router|nios_system_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_addr_router:addr_router_001|nios_system_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router:id_router|nios_system_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router:id_router_001|nios_system_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_id_router_002:id_router_002|nios_system_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                    ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                    ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                    ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                    ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                    ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                                    ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 47    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 45    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W      ; 74    ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                          ;
+-------------------------------+-------+---------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 90    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 91    ; Signed Integer                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                                ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                                ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                ;
; PACKING                       ; 1     ; Signed Integer                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                ;
+-------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                    ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                                    ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                                    ;
; IN_PKT_BYTE_CNT_H             ; 47    ; Signed Integer                                                    ;
; IN_PKT_BURSTWRAP_L            ; 48    ; Signed Integer                                                    ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                    ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                    ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 72    ; Signed Integer                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 73    ; Signed Integer                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                                    ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                    ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                    ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                    ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                    ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                    ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_m7c1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                               ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 62                                         ; Untyped        ;
; sld_trigger_bits                                ; 62                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 30951                                      ; Untyped        ;
; sld_node_crc_loword                             ; 47538                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                          ; Signed Integer ;
; sld_sample_depth                                ; 1024                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                       ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                       ; String         ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Lab5_auto_signaltap_0_1_38ed, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 24                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 2                                                            ;
; Entity Instance                           ; nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                           ;
;     -- NUMWORDS_A                         ; 256                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                        ;
+----------------------+-------+----------+------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                   ;
+----------------------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+--------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                    ;
+----------------------+-------+----------+--------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                               ;
+----------------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+---------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                           ;
+------------+-------+----------+---------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                      ;
+------------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_id_router_002:id_router_002|nios_system_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_id_router:id_router|nios_system_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_addr_router:addr_router|nios_system_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                   ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:ram_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                      ;
+--------------------------+--------+----------+----------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                 ;
+--------------------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                ;
+--------------------------+--------+----------+--------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                 ;
+--------------------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                  ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                  ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                  ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                  ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                  ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0|nios_system_CPU:cpu" ;
+--------------+--------+----------+-----------------------------+
; Port         ; Type   ; Severity ; Details                     ;
+--------------+--------+----------+-----------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected      ;
+--------------+--------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:u0"                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; bridge_irq        ; Input  ; Info     ; Stuck at GND                                                                        ;
; bridge_address[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 62                  ; 62               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:06     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                   ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                               ; Details ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+
; ACK_sig                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; y_present.S3                                                                                    ; N/A     ;
; ACK_sig                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; y_present.S3                                                                                    ; N/A     ;
; CLOCK_50                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                        ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[1]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[1]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[2]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[2]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[3]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[3]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[4]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[4]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[5]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[5]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[6]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[6]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[7]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[7]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[8]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|address[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|address[8]                                             ; N/A     ;
; OnChipRAM:OnChipRAM_inst|byteena[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|byte_enable[0]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|byteena[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|byte_enable[0]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|byteena[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|byte_enable[1]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|byteena[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|byte_enable[1]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[0]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[0]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[10]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[10]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[11]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[11]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[12]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[12]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[13]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[13]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[14]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[14]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[15]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[15]                                         ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[1]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[1]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[2]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[2]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[3]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[3]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[4]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[4]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[5]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[5]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[6]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[6]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[7]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[7]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[8]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[8]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[9]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|data[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|write_data[9]                                          ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[0]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[0]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[10] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[10] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[11] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[11] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[12] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[12] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[13] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[13] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[14] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[14] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[15] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[15] ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[1]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[1]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[2]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[2]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[3]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[3]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[4]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[4]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[5]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[5]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[6]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[6]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[7]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[7]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[8]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[8]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[9]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|q[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated|q_a[9]  ; N/A     ;
; OnChipRAM:OnChipRAM_inst|wren       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wren_signal~3                                                                                   ; N/A     ;
; OnChipRAM:OnChipRAM_inst|wren       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wren_signal~3                                                                                   ; N/A     ;
; SRAM_DQ[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                    ; N/A     ;
; SRAM_DQ[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                                                    ; N/A     ;
; SRAM_DQ[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10                                                                                  ; N/A     ;
; SRAM_DQ[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10                                                                                  ; N/A     ;
; SRAM_DQ[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11                                                                                  ; N/A     ;
; SRAM_DQ[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11                                                                                  ; N/A     ;
; SRAM_DQ[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12                                                                                  ; N/A     ;
; SRAM_DQ[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12                                                                                  ; N/A     ;
; SRAM_DQ[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13                                                                                  ; N/A     ;
; SRAM_DQ[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13                                                                                  ; N/A     ;
; SRAM_DQ[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14                                                                                  ; N/A     ;
; SRAM_DQ[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14                                                                                  ; N/A     ;
; SRAM_DQ[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15                                                                                  ; N/A     ;
; SRAM_DQ[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15                                                                                  ; N/A     ;
; SRAM_DQ[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~1                                                                                    ; N/A     ;
; SRAM_DQ[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~1                                                                                    ; N/A     ;
; SRAM_DQ[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~2                                                                                    ; N/A     ;
; SRAM_DQ[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~2                                                                                    ; N/A     ;
; SRAM_DQ[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~3                                                                                    ; N/A     ;
; SRAM_DQ[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~3                                                                                    ; N/A     ;
; SRAM_DQ[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~4                                                                                    ; N/A     ;
; SRAM_DQ[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~4                                                                                    ; N/A     ;
; SRAM_DQ[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~5                                                                                    ; N/A     ;
; SRAM_DQ[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~5                                                                                    ; N/A     ;
; SRAM_DQ[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~6                                                                                    ; N/A     ;
; SRAM_DQ[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~6                                                                                    ; N/A     ;
; SRAM_DQ[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~7                                                                                    ; N/A     ;
; SRAM_DQ[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~7                                                                                    ; N/A     ;
; SRAM_DQ[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8                                                                                    ; N/A     ;
; SRAM_DQ[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8                                                                                    ; N/A     ;
; SRAM_DQ[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9                                                                                    ; N/A     ;
; SRAM_DQ[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9                                                                                    ; N/A     ;
; SRAM_OE_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|rw~_wirecell                                           ; N/A     ;
; SRAM_OE_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|rw~_wirecell                                           ; N/A     ;
; SRAM_WE_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|rw                                                     ; N/A     ;
; SRAM_WE_N                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; nios_system:u0|nios_system_BRIDGE:bridge|rw                                                     ; N/A     ;
+-------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 10 11:12:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "nios_system.qsys"
Info (12250): 2019.10.10.11:12:37 Progress: Loading Documents/nios_system.qsys
Info (12250): 2019.10.10.11:12:37 Progress: Reading input file
Info (12250): 2019.10.10.11:12:37 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2019.10.10.11:12:38 Progress: Parameterizing module clk_0
Info (12250): 2019.10.10.11:12:38 Progress: Adding CPU [altera_nios2_qsys 13.0]
Info (12250): 2019.10.10.11:12:38 Progress: Parameterizing module CPU
Info (12250): 2019.10.10.11:12:38 Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Info (12250): 2019.10.10.11:12:38 Progress: Parameterizing module RAM
Info (12250): 2019.10.10.11:12:38 Progress: Adding BRIDGE [altera_up_avalon_to_external_bus_bridge 13.0]
Info (12250): 2019.10.10.11:12:38 Progress: Parameterizing module BRIDGE
Info (12250): 2019.10.10.11:12:38 Progress: Building connections
Info (12250): 2019.10.10.11:12:39 Progress: Parameterizing connections
Info (12250): 2019.10.10.11:12:39 Progress: Validating
Info (12250): 2019.10.10.11:12:39 Progress: Done reading input file
Info (12250): Nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 9 modules, 36 connections
Info (12250): Merlin_domain_transform: After transform: 18 modules, 93 connections
Info (12250): Merlin_router_transform: After transform: 23 modules, 113 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 24 modules, 118 connections
Info (12250): Merlin_burst_transform: After transform: 25 modules, 122 connections
Info (12250): Reset_adaptation_transform: After transform: 26 modules, 97 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 35 modules, 119 connections
Info (12250): Merlin_width_transform: After transform: 37 modules, 125 connections
Info (12250): Limiter_update_transform: After transform: 37 modules, 126 connections
Info (12250): Merlin_mm_transform: After transform: 37 modules, 126 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 38 modules, 129 connections
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info (12250): CPU: Starting RTL generation for module 'nios_system_CPU'
Info (12250): CPU:   Generation command is [exec C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/dma2/AppData/Local/Temp/alt8179_249240229851988587.dir/0001_CPU_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8179_249240229851988587.dir/0001_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): CPU: # 2019.10.10 11:12:44 (*) Starting Nios II generation
Info (12250): CPU: # 2019.10.10 11:12:44 (*)   Checking for plaintext license.
Info (12250): CPU: # 2019.10.10 11:12:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info (12250): CPU: # 2019.10.10 11:12:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): CPU: # 2019.10.10 11:12:44 (*)   Plaintext license not found.
Info (12250): CPU: # 2019.10.10 11:12:44 (*)   Checking for encrypted license (non-evaluation).
Info (12250): CPU: # 2019.10.10 11:12:45 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info (12250): CPU: # 2019.10.10 11:12:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): CPU: # 2019.10.10 11:12:45 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): CPU: # 2019.10.10 11:12:45 (*)   Elaborating CPU configuration settings
Info (12250): CPU: # 2019.10.10 11:12:45 (*)   Creating all objects for CPU
Info (12250): CPU: # 2019.10.10 11:12:45 (*)     Pipeline frontend
Info (12250): CPU: # 2019.10.10 11:12:47 (*)   Generating RTL from CPU objects
Info (12250): CPU: # 2019.10.10 11:12:49 (*)   Creating encrypted RTL
Info (12250): CPU: # 2019.10.10 11:12:49 (*) Done Nios II generation
Info (12250): CPU: Done RTL generation for module 'nios_system_CPU'
Info (12250): CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info (12250): RAM: Starting RTL generation for module 'nios_system_RAM'
Info (12250): RAM:   Generation command is [exec C:/altera/13sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_RAM --dir=C:/Users/dma2/AppData/Local/Temp/alt8179_249240229851988587.dir/0002_RAM_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8179_249240229851988587.dir/0002_RAM_gen//nios_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM: Done RTL generation for module 'nios_system_RAM'
Info (12250): RAM: "nios_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info (12250): BRIDGE: Starting Generation of Avalon to External Bus Bridge
Info (12250): BRIDGE: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "BRIDGE"
Info (12250): CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info (12250): CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info (12250): CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info (12250): Id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info (12250): Limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Nios_system: Done nios_system" with 22 modules, 64 files, 1347480 bytes
Info (12249): Finished elaborating Qsys system entity "nios_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file lab5.vhd
    Info (12022): Found design unit 1: Lab5-Lab5_rtl
    Info (12023): Found entity 1: Lab5
Info (12021): Found 2 design units, including 1 entities, in source file onchipram.vhd
    Info (12022): Found design unit 1: onchipram-SYN
    Info (12023): Found entity 1: OnChipRAM
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v
    Info (12023): Found entity 1: nios_system
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_bridge.v
    Info (12023): Found entity 1: nios_system_BRIDGE
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/nios_system/submodules/nios_system_cpu.v
    Info (12023): Found entity 1: nios_system_CPU_ic_data_module
    Info (12023): Found entity 2: nios_system_CPU_ic_tag_module
    Info (12023): Found entity 3: nios_system_CPU_register_bank_a_module
    Info (12023): Found entity 4: nios_system_CPU_register_bank_b_module
    Info (12023): Found entity 5: nios_system_CPU_nios2_oci_debug
    Info (12023): Found entity 6: nios_system_CPU_ociram_sp_ram_module
    Info (12023): Found entity 7: nios_system_CPU_nios2_ocimem
    Info (12023): Found entity 8: nios_system_CPU_nios2_avalon_reg
    Info (12023): Found entity 9: nios_system_CPU_nios2_oci_break
    Info (12023): Found entity 10: nios_system_CPU_nios2_oci_xbrk
    Info (12023): Found entity 11: nios_system_CPU_nios2_oci_dbrk
    Info (12023): Found entity 12: nios_system_CPU_nios2_oci_itrace
    Info (12023): Found entity 13: nios_system_CPU_nios2_oci_td_mode
    Info (12023): Found entity 14: nios_system_CPU_nios2_oci_dtrace
    Info (12023): Found entity 15: nios_system_CPU_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: nios_system_CPU_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: nios_system_CPU_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: nios_system_CPU_nios2_oci_fifo
    Info (12023): Found entity 19: nios_system_CPU_nios2_oci_pib
    Info (12023): Found entity 20: nios_system_CPU_nios2_oci_im
    Info (12023): Found entity 21: nios_system_CPU_nios2_performance_monitors
    Info (12023): Found entity 22: nios_system_CPU_nios2_oci
    Info (12023): Found entity 23: nios_system_CPU
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_system_CPU_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_mult_cell.v
    Info (12023): Found entity 1: nios_system_CPU_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_oci_test_bench.v
    Info (12023): Found entity 1: nios_system_CPU_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cpu_test_bench.v
    Info (12023): Found entity 1: nios_system_CPU_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_ram.v
    Info (12023): Found entity 1: nios_system_RAM
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_addr_router.sv
    Info (12023): Found entity 1: nios_system_addr_router_default_decode
    Info (12023): Found entity 2: nios_system_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios_system_cmd_xbar_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_id_router.sv
    Info (12023): Found entity 1: nios_system_id_router_default_decode
    Info (12023): Found entity 2: nios_system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_id_router_002.sv
    Info (12023): Found entity 1: nios_system_id_router_002_default_decode
    Info (12023): Found entity 2: nios_system_id_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios_system_rsp_xbar_mux
Warning (10037): Verilog HDL or VHDL warning at nios_system_CPU.v(1756): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_system_CPU.v(1758): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_system_CPU.v(1914): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios_system_CPU.v(2742): conditional expression evaluates to a constant
Info (12127): Elaborating entity "Lab5" for the top level hierarchy
Info (12128): Elaborating entity "nios_system" for hierarchy "nios_system:u0"
Info (12128): Elaborating entity "nios_system_CPU" for hierarchy "nios_system:u0|nios_system_CPU:cpu"
Info (12128): Elaborating entity "nios_system_CPU_test_bench" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench"
Info (12128): Elaborating entity "nios_system_CPU_ic_data_module" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "nios_system_CPU_ic_tag_module" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios_system_CPU_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ah1.tdf
    Info (12023): Found entity 1: altsyncram_4ah1
Info (12128): Elaborating entity "altsyncram_4ah1" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_4ah1:auto_generated"
Info (12128): Elaborating entity "nios_system_CPU_register_bank_a_module" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios_system_CPU_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvg1.tdf
    Info (12023): Found entity 1: altsyncram_vvg1
Info (12128): Elaborating entity "altsyncram_vvg1" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated"
Info (12128): Elaborating entity "nios_system_CPU_register_bank_b_module" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios_system_CPU_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00h1.tdf
    Info (12023): Found entity 1: altsyncram_00h1
Info (12128): Elaborating entity "altsyncram_00h1" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_00h1:auto_generated"
Info (12128): Elaborating entity "nios_system_CPU_mult_cell" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEII"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v
    Info (12023): Found entity 1: altera_mult_add_mpt2
Info (12128): Elaborating entity "altera_mult_add_mpt2" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone II"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEII"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v
    Info (12023): Found entity 1: altera_mult_add_opt2
Info (12128): Elaborating entity "altera_mult_add_opt2" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone II"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_debug" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_system_CPU_nios2_ocimem" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem"
Info (12128): Elaborating entity "nios_system_CPU_ociram_sp_ram_module" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "nios_system_CPU_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gs71.tdf
    Info (12023): Found entity 1: altsyncram_gs71
Info (12128): Elaborating entity "altsyncram_gs71" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gs71:auto_generated"
Info (12128): Elaborating entity "nios_system_CPU_nios2_avalon_reg" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_break" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_xbrk" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_dbrk" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_itrace" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_dtrace" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_td_mode" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace|nios_system_CPU_nios2_oci_td_mode:nios_system_CPU_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_fifo" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_compute_tm_count" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo|nios_system_CPU_nios2_oci_compute_tm_count:nios_system_CPU_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_fifowp_inc" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo|nios_system_CPU_nios2_oci_fifowp_inc:nios_system_CPU_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_fifocount_inc" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo|nios_system_CPU_nios2_oci_fifocount_inc:nios_system_CPU_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "nios_system_CPU_oci_test_bench" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo|nios_system_CPU_oci_test_bench:the_nios_system_CPU_oci_test_bench"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_pib" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_pib:the_nios_system_CPU_nios2_oci_pib"
Info (12128): Elaborating entity "nios_system_CPU_nios2_oci_im" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im"
Info (12128): Elaborating entity "nios_system_CPU_jtag_debug_module_wrapper" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "nios_system_CPU_jtag_debug_module_tck" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck"
Info (12128): Elaborating entity "nios_system_CPU_jtag_debug_module_sysclk" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy"
Info (12128): Elaborating entity "nios_system_RAM" for hierarchy "nios_system:u0|nios_system_RAM:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_system_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05c1.tdf
    Info (12023): Found entity 1: altsyncram_05c1
Info (12128): Elaborating entity "altsyncram_05c1" for hierarchy "nios_system:u0|nios_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_05c1:auto_generated"
Info (12128): Elaborating entity "nios_system_BRIDGE" for hierarchy "nios_system:u0|nios_system_BRIDGE:bridge"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_system:u0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_system:u0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_system:u0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_system:u0|altera_merlin_slave_translator:ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_system:u0|altera_merlin_slave_translator:bridge_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_system:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_system:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_system:u0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_system:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_system:u0|altera_merlin_slave_agent:bridge_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_system:u0|altera_avalon_sc_fifo:bridge_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "nios_system_addr_router" for hierarchy "nios_system:u0|nios_system_addr_router:addr_router"
Info (12128): Elaborating entity "nios_system_addr_router_default_decode" for hierarchy "nios_system:u0|nios_system_addr_router:addr_router|nios_system_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_system_id_router" for hierarchy "nios_system:u0|nios_system_id_router:id_router"
Info (12128): Elaborating entity "nios_system_id_router_default_decode" for hierarchy "nios_system:u0|nios_system_id_router:id_router|nios_system_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_system_id_router_002" for hierarchy "nios_system:u0|nios_system_id_router_002:id_router_002"
Info (12128): Elaborating entity "nios_system_id_router_002_default_decode" for hierarchy "nios_system:u0|nios_system_id_router_002:id_router_002|nios_system_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nios_system:u0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "nios_system:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "nios_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios_system:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "nios_system_cmd_xbar_demux" for hierarchy "nios_system:u0|nios_system_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "nios_system_cmd_xbar_demux_001" for hierarchy "nios_system:u0|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "nios_system_cmd_xbar_mux" for hierarchy "nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_system:u0|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_system_rsp_xbar_demux" for hierarchy "nios_system:u0|nios_system_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "nios_system_rsp_xbar_mux" for hierarchy "nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_system:u0|nios_system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios_system:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios_system:u0|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "nios_system_irq_mapper" for hierarchy "nios_system:u0|nios_system_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "OnChipRAM" for hierarchy "OnChipRAM:OnChipRAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7c1.tdf
    Info (12023): Found entity 1: altsyncram_m7c1
Info (12128): Elaborating entity "altsyncram_m7c1" for hierarchy "OnChipRAM:OnChipRAM_inst|altsyncram:altsyncram_component|altsyncram_m7c1:auto_generated"
Warning (12020): Port "jdo" on the entity instantiation of "the_nios_system_CPU_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ubo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_ubo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab5_auto_signaltap_0_1_38ed.v
    Info (12023): Found entity 1: sld_reserved_Lab5_auto_signaltap_0_1_38ed
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qhk.tdf
    Info (12023): Found entity 1: cmpr_qhk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bgk.tdf
    Info (12023): Found entity 1: cmpr_bgk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5gk.tdf
    Info (12023): Found entity 1: cmpr_5gk
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_is14.tdf
    Info (12023): Found entity 1: altsyncram_is14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgq1.tdf
    Info (12023): Found entity 1: altsyncram_qgq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info (12023): Found entity 1: cntr_2ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "nios_system:u0|nios_system_CPU:cpu|Add8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf
    Info (12023): Found entity 1: mult_1l01
Info (12130): Elaborated megafunction instantiation "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nios_system:u0|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf
    Info (12023): Found entity 1: mult_1s01
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 91 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file H:/SeniorYear/ENGR325/Lab/Lab5/output_files/Lab5.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4611 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4305 logic cells
    Info (21064): Implemented 255 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Thu Oct 10 11:13:42 2019
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/SeniorYear/ENGR325/Lab/Lab5/output_files/Lab5.map.smsg.


