<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='270' type='bool llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl(unsigned int Size, unsigned int AddrSpace, llvm::Align Alignment, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * IsFast = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='281' u='c' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3LLTEjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='314' u='c' c='_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='395' u='c' c='_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1060' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1371' ll='1467' type='bool llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl(unsigned int Size, unsigned int AddrSpace, llvm::Align Alignment, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * IsFast = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1484' u='c' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8032' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8540' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
