/* (c) HighTec EDV-Systeme GmbH */

/* block "SSC1" of TriCore TC1793 (15 SFRs) */

#ifndef _HAVE_TRICORE_SSC1_ADDRESSES_H_
#define _HAVE_TRICORE_SSC1_ADDRESSES_H_

#define SSC1_CLC_ADDR         0xF0310100     /* "SSC1 Clock Control Register" */
#define SSC1_PISEL_ADDR       0xF0310104     /* "Port Input Select Register" */
#define SSC1_ID_ADDR          0xF0310108     /* "Module Identification Register" */
#define SSC1_FDR_ADDR         0xF031010C     /* "SSC1 Fractional Divider Register" */
#define SSC1_CON_ADDR         0xF0310110     /* "Control Register" */
#define SSC1_BR_ADDR          0xF0310114     /* "Baud Rate Timer Reload Register" */
#define SSC1_SSOC_ADDR        0xF0310118     /* "Slave Select Output Control Register" */
#define SSC1_SSOTC_ADDR       0xF031011C     /* "Slave Select Output Timing Control Register" */
#define SSC1_TB_ADDR          0xF0310120     /* "Transmit Buffer Register" */
#define SSC1_RB_ADDR          0xF0310124     /* "Receive Buffer Register" */
#define SSC1_STAT_ADDR        0xF0310128     /* "Status Register" */
#define SSC1_EFM_ADDR         0xF031012C     /* "Error Flag Modification Register" */
#define SSC1_TSRC_ADDR        0xF03101F4     /* "Transmit Interrupt Service Request Control Register" */
#define SSC1_RSRC_ADDR        0xF03101F8     /* "Receive Interrupt Service Request Control Register" */
#define SSC1_ESRC_ADDR        0xF03101FC     /* "Error Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSC1_ADDRESSES_H_ (block "SSC1") */


