#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Blink_Timer_TimerHW */
#define Blink_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Blink_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Blink_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Blink_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Blink_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Blink_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Blink_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Blink_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Blink_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Blink_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Blink_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Blink_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Blink_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Blink_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Blink_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Blink_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* USBUART_bus_reset */
#define USBUART_bus_reset__ES2_PATCH 0u
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_bus_reset__INTC_MASK 0x80u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 6u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_INTC_PRIOR23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_bus_reset__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Eu)

/* USBUART_arb_int */
#define USBUART_arb_int__ES2_PATCH 0u
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_arb_int__INTC_MASK 0x40u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 6u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_INTC_PRIOR22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_arb_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Cu)

/* USBUART_sof_int */
#define USBUART_sof_int__ES2_PATCH 0u
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define USBUART_sof_int__INTC_MASK 0x20u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 6u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_INTC_PRIOR21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define USBUART_sof_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Au)

/* debounce_clock */
#define debounce_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define debounce_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define debounce_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define debounce_clock__CFG2_SRC_SEL_MASK 0x07u
#define debounce_clock__INDEX 0x00u
#define debounce_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define debounce_clock__PM_ACT_MSK 0x01u
#define debounce_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define debounce_clock__PM_STBY_MSK 0x01u

/* USBUART_dp_int */
#define USBUART_dp_int__ES2_PATCH 0u
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define USBUART_dp_int__INTC_MASK 0x10u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 6u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_INTC_PRIOR12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define USBUART_dp_int__INTC_VECT (CYREG_INTC_VECT_MBASE+0x18u)

/* USBUART_ep_0 */
#define USBUART_ep_0__ES2_PATCH 0u
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define USBUART_ep_0__INTC_MASK 0x01u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 6u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_INTC_PRIOR24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define USBUART_ep_0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x30u)

/* USBUART_ep_1 */
#define USBUART_ep_1__ES2_PATCH 0u
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBUART_ep_1__INTC_MASK 0x04u
#define USBUART_ep_1__INTC_NUMBER 2u
#define USBUART_ep_1__INTC_PRIOR_NUM 6u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBUART_ep_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* USBUART_ep_2 */
#define USBUART_ep_2__ES2_PATCH 0u
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBUART_ep_2__INTC_MASK 0x08u
#define USBUART_ep_2__INTC_NUMBER 3u
#define USBUART_ep_2__INTC_PRIOR_NUM 6u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBUART_ep_2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* USBUART_ep_3 */
#define USBUART_ep_3__ES2_PATCH 0u
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define USBUART_ep_3__INTC_MASK 0x10u
#define USBUART_ep_3__INTC_NUMBER 4u
#define USBUART_ep_3__INTC_PRIOR_NUM 6u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define USBUART_ep_3__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* VbusHigh_IRQ */
#define VbusHigh_IRQ__ES2_PATCH 0u
#define VbusHigh_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define VbusHigh_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define VbusHigh_IRQ__INTC_MASK 0x01u
#define VbusHigh_IRQ__INTC_NUMBER 0u
#define VbusHigh_IRQ__INTC_PRIOR_NUM 7u
#define VbusHigh_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define VbusHigh_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define VbusHigh_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define VbusHigh_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBUART_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_USB__USBIO_CR2 CYREG_USB_USBIO_CR2
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* VbusLow_IRQ */
#define VbusLow_IRQ__ES2_PATCH 0u
#define VbusLow_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define VbusLow_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define VbusLow_IRQ__INTC_MASK 0x02u
#define VbusLow_IRQ__INTC_NUMBER 1u
#define VbusLow_IRQ__INTC_PRIOR_NUM 5u
#define VbusLow_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define VbusLow_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define VbusLow_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define VbusLow_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* EEPROM_LED */
#define EEPROM_LED__0__MASK 0x04u
#define EEPROM_LED__0__PC CYREG_PRT0_PC2
#define EEPROM_LED__0__PORT 0u
#define EEPROM_LED__0__SHIFT 2
#define EEPROM_LED__AG CYREG_PRT0_AG
#define EEPROM_LED__AMUX CYREG_PRT0_AMUX
#define EEPROM_LED__BIE CYREG_PRT0_BIE
#define EEPROM_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define EEPROM_LED__BYP CYREG_PRT0_BYP
#define EEPROM_LED__CTL CYREG_PRT0_CTL
#define EEPROM_LED__DM0 CYREG_PRT0_DM0
#define EEPROM_LED__DM1 CYREG_PRT0_DM1
#define EEPROM_LED__DM2 CYREG_PRT0_DM2
#define EEPROM_LED__DR CYREG_PRT0_DR
#define EEPROM_LED__INP_DIS CYREG_PRT0_INP_DIS
#define EEPROM_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EEPROM_LED__LCD_EN CYREG_PRT0_LCD_EN
#define EEPROM_LED__MASK 0x04u
#define EEPROM_LED__PORT 0u
#define EEPROM_LED__PRT CYREG_PRT0_PRT
#define EEPROM_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EEPROM_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EEPROM_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EEPROM_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EEPROM_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EEPROM_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EEPROM_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EEPROM_LED__PS CYREG_PRT0_PS
#define EEPROM_LED__SHIFT 2
#define EEPROM_LED__SLW CYREG_PRT0_SLW

/* USBUART_Dm */
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU15_SNAP

/* USB_LED */
#define USB_LED__0__MASK 0x02u
#define USB_LED__0__PC CYREG_PRT0_PC1
#define USB_LED__0__PORT 0u
#define USB_LED__0__SHIFT 1
#define USB_LED__AG CYREG_PRT0_AG
#define USB_LED__AMUX CYREG_PRT0_AMUX
#define USB_LED__BIE CYREG_PRT0_BIE
#define USB_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define USB_LED__BYP CYREG_PRT0_BYP
#define USB_LED__CTL CYREG_PRT0_CTL
#define USB_LED__DM0 CYREG_PRT0_DM0
#define USB_LED__DM1 CYREG_PRT0_DM1
#define USB_LED__DM2 CYREG_PRT0_DM2
#define USB_LED__DR CYREG_PRT0_DR
#define USB_LED__INP_DIS CYREG_PRT0_INP_DIS
#define USB_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define USB_LED__LCD_EN CYREG_PRT0_LCD_EN
#define USB_LED__MASK 0x02u
#define USB_LED__PORT 0u
#define USB_LED__PRT CYREG_PRT0_PRT
#define USB_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define USB_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define USB_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define USB_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define USB_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define USB_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define USB_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define USB_LED__PS CYREG_PRT0_PS
#define USB_LED__SHIFT 1
#define USB_LED__SLW CYREG_PRT0_SLW

/* Vbus */
#define Vbus__0__MASK 0x01u
#define Vbus__0__PC CYREG_PRT6_PC0
#define Vbus__0__PORT 6u
#define Vbus__0__SHIFT 0
#define Vbus__AG CYREG_PRT6_AG
#define Vbus__AMUX CYREG_PRT6_AMUX
#define Vbus__BIE CYREG_PRT6_BIE
#define Vbus__BIT_MASK CYREG_PRT6_BIT_MASK
#define Vbus__BYP CYREG_PRT6_BYP
#define Vbus__CTL CYREG_PRT6_CTL
#define Vbus__DM0 CYREG_PRT6_DM0
#define Vbus__DM1 CYREG_PRT6_DM1
#define Vbus__DM2 CYREG_PRT6_DM2
#define Vbus__DR CYREG_PRT6_DR
#define Vbus__INP_DIS CYREG_PRT6_INP_DIS
#define Vbus__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Vbus__LCD_EN CYREG_PRT6_LCD_EN
#define Vbus__MASK 0x01u
#define Vbus__PORT 6u
#define Vbus__PRT CYREG_PRT6_PRT
#define Vbus__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Vbus__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Vbus__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Vbus__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Vbus__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Vbus__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Vbus__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Vbus__PS CYREG_PRT6_PS
#define Vbus__SHIFT 0
#define Vbus__SLW CYREG_PRT6_SLW

/* LED */
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT0_PC0
#define LED__0__PORT 0u
#define LED__0__SHIFT 0
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x01u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 0
#define LED__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
