COMPONENT=blah 
DIRECTORY=/home/awhite/Documents/Projects/fpga_led_display/test_core/ 
FILENAME=filenamehere.v 
DATAWIDTH=9 
ADDRWIDTH=13 
SPRAM=0 
NO_OF_CLOCKS=1 
READ_WRITE_A=1 
ENABLE_WR_PORTA=1 
REGISTER_RD_ADDR_PORTA=1 
REGISTER_OUTPUT_PORTA=1 
RESET_OUTPUT_REG_PORTA=1 
ENABLE_OUTPUT_REG_PORTA=0 
READ_MODE_A=2 
READ_WRITE_B=2 
ENABLE_WR_PORTB=0 
REGISTER_RD_ADDR_PORTB=1 
REGISTER_OUTPUT_PORTB=1 
RESET_OUTPUT_REG_PORTB=1 
ENABLE_OUTPUT_REG_PORTB=0 
READ_MODE_B=1
