// Seed: 2390615633
module module_0 #(
    parameter id_4 = 32'd28
) (
    output tri1 id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire  _id_4;
  logic id_5;
  parameter id_6 = -1;
  parameter id_7 = 1;
  wire [id_4  ==  id_4 : id_4] id_8;
  wire [1 : 1] id_9;
  wire id_10;
  logic id_11;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    output wor id_9,
    input supply1 id_10
    , id_16, id_17,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    output tri0 id_14
);
  always id_1 <= #1 -1'b0;
  module_0 modCall_1 (
      id_14,
      id_11,
      id_5
  );
endmodule
