INFO: [XSIM 43-3496] Using init file passed via -initfile option "/bigsoft/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /bigsoft/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab tb_PROC -initfile=/bigsoft/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini -L xpm -nolog -debug typical -generic_top mutant=0 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-4940] 'ps_link' remains a black box since it has no binding entity [/user/0/.base/lecampt/home/Desktop/aslounes_lecampt/vhd/PROC.vhd:429]
WARNING: [VRFC 10-4940] 'hdmi_simple' remains a black box since it has no binding entity [/user/0/.base/lecampt/home/Desktop/aslounes_lecampt/vhd/PROC.vhd:473]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=8.0...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity work.CPU_PC [cpu_pc_default]
Compiling architecture rtl of entity work.CPU_CSR [\CPU_CSR(interrupt_vector="00000...]
Compiling architecture rtl of entity work.CPU_CND [cpu_cnd_default]
Compiling architecture rtl of entity work.CPU_PO [\CPU_PO(reset_vector="0000000000...]
Compiling architecture rtl of entity work.CPU [\CPU(reset_vector="0000000000000...]
Compiling architecture rtl of entity work.PROC_bus [\PROC_bus(n_slave=6,base=("00000...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=262...
Compiling architecture behavioral of entity work.RAM32 [\RAM32(memory_size=32768,file_na...]
Compiling architecture rtl of entity work.IP_LED [ip_led_default]
Compiling architecture rtl of entity work.IP_PIN [ip_pin_default]
Compiling architecture rtl of entity work.IP_PLIC [ip_plic_default]
Compiling architecture rtl of entity work.IP_CLINT [ip_clint_default]
Compiling architecture structural of entity work.PROC [\PROC(1,15)\]
Compiling architecture bench of entity work.tb_proc
Built simulation snapshot work.tb_PROC

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

start_gui
