

================================================================
== Vitis HLS Report for 'wedgePatch_init'
================================================================
* Date:           Sat Aug  3 00:45:40 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      378|      379|  1.134 us|  1.137 us|  378|  379|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getParallelogramsAndAcceptanceCorners_fu_198  |getParallelogramsAndAcceptanceCorners  |      211|      212|  0.633 us|  0.636 us|  211|  212|     none|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter  |      163|      163|         5|          1|          1|   160|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 0" [patchMaker.cpp:165]   --->   Operation 10 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wp_parameters_addr_1 = getelementptr i32 %wp_parameters, i64 0, i64 2" [patchMaker.cpp:166]   --->   Operation 11 'getelementptr' 'wp_parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%store_ln165 = store i32 0, i5 %wp_parameters_addr" [patchMaker.cpp:165]   --->   Operation 12 'store' 'store_ln165' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%store_ln166 = store i32 0, i5 %wp_parameters_addr_1" [patchMaker.cpp:166]   --->   Operation 13 'store' 'store_ln166' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%wp_parameters_addr_2 = getelementptr i32 %wp_parameters, i64 0, i64 4" [patchMaker.cpp:167]   --->   Operation 14 'getelementptr' 'wp_parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%wp_parameters_addr_3 = getelementptr i32 %wp_parameters, i64 0, i64 6" [patchMaker.cpp:168]   --->   Operation 15 'getelementptr' 'wp_parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%store_ln167 = store i32 0, i5 %wp_parameters_addr_2" [patchMaker.cpp:167]   --->   Operation 16 'store' 'store_ln167' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 17 [1/1] (0.69ns)   --->   "%store_ln168 = store i32 0, i5 %wp_parameters_addr_3" [patchMaker.cpp:168]   --->   Operation 17 'store' 'store_ln168' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln170 = br void" [patchMaker.cpp:170]   --->   Operation 18 'br' 'br_ln170' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln170_1, void %.split4" [patchMaker.cpp:170]   --->   Operation 19 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %select_ln170_1, void %.split4" [patchMaker.cpp:170]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln174_2, void %.split4" [patchMaker.cpp:174]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%a = phi i5 0, void, i5 %select_ln174_1, void %.split4" [patchMaker.cpp:174]   --->   Operation 22 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%b = phi i2 0, void, i2 %add_ln177, void %.split4" [patchMaker.cpp:177]   --->   Operation 23 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln170_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:170]   --->   Operation 24 'add' 'add_ln170_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln170 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:170]   --->   Operation 26 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %.split4, void" [patchMaker.cpp:170]   --->   Operation 27 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln170 = add i3 %i, i3 1" [patchMaker.cpp:170]   --->   Operation 28 'add' 'add_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln174 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:174]   --->   Operation 29 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln170 = select i1 %icmp_ln174, i5 0, i5 %a" [patchMaker.cpp:170]   --->   Operation 30 'select' 'select_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln170_1 = select i1 %icmp_ln174, i3 %add_ln170, i3 %i" [patchMaker.cpp:170]   --->   Operation 31 'select' 'select_ln170_1' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln170)   --->   "%xor_ln170 = xor i1 %icmp_ln174, i1 1" [patchMaker.cpp:170]   --->   Operation 32 'xor' 'xor_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.34ns)   --->   "%icmp_ln177 = icmp_eq  i2 %b, i2 2" [patchMaker.cpp:177]   --->   Operation 33 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln170 = and i1 %icmp_ln177, i1 %xor_ln170" [patchMaker.cpp:170]   --->   Operation 34 'and' 'and_ln170' <Predicate = (!icmp_ln170)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln174 = add i5 %select_ln170, i5 1" [patchMaker.cpp:174]   --->   Operation 35 'add' 'add_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %and_ln170, i1 %icmp_ln174" [patchMaker.cpp:174]   --->   Operation 36 'or' 'or_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174, i2 0, i2 %b" [patchMaker.cpp:174]   --->   Operation 37 'select' 'select_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln174_1 = select i1 %and_ln170, i5 %add_ln174, i5 %select_ln170" [patchMaker.cpp:174]   --->   Operation 38 'select' 'select_ln174_1' <Predicate = (!icmp_ln170)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%add_ln177 = add i2 %select_ln174, i2 1" [patchMaker.cpp:177]   --->   Operation 39 'add' 'add_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln174_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:174]   --->   Operation 40 'add' 'add_ln174_1' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.30ns)   --->   "%select_ln174_2 = select i1 %icmp_ln174, i7 1, i7 %add_ln174_1" [patchMaker.cpp:174]   --->   Operation 41 'select' 'select_ln174_2' <Predicate = (!icmp_ln170)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln170_1, i4 0" [patchMaker.cpp:179]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %tmp" [patchMaker.cpp:174]   --->   Operation 43 'zext' 'zext_ln174' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %select_ln174_1" [patchMaker.cpp:179]   --->   Operation 44 'zext' 'zext_ln179' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln179 = add i8 %zext_ln174, i8 %zext_ln179" [patchMaker.cpp:179]   --->   Operation 45 'add' 'add_ln179' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln179_1)   --->   "%empty_58 = shl i8 %add_ln179, i8 1" [patchMaker.cpp:179]   --->   Operation 46 'shl' 'empty_58' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln179_1)   --->   "%zext_ln179_1 = zext i2 %select_ln174" [patchMaker.cpp:179]   --->   Operation 47 'zext' 'zext_ln179_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln179_1 = add i8 %empty_58, i8 %zext_ln179_1" [patchMaker.cpp:179]   --->   Operation 48 'add' 'add_ln179_1' <Predicate = (!icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i8 %add_ln179_1" [patchMaker.cpp:179]   --->   Operation 49 'zext' 'zext_ln179_2' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%superpointsI_addr = getelementptr i32 %superpointsI, i64 0, i64 %zext_ln179_2" [patchMaker.cpp:179]   --->   Operation 50 'getelementptr' 'superpointsI_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:179]   --->   Operation 51 'load' 'superpointsI_load' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 52 [1/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:179]   --->   Operation 52 'load' 'superpointsI_load' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln179_2" [patchMaker.cpp:179]   --->   Operation 58 'getelementptr' 'wp_superpoints_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [patchMaker.cpp:177]   --->   Operation 59 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.19ns)   --->   "%store_ln179 = store i32 %superpointsI_load, i8 %wp_superpoints_addr" [patchMaker.cpp:179]   --->   Operation 60 'store' 'store_ln179' <Predicate = (!icmp_ln170)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln185 = call void @getParallelogramsAndAcceptanceCorners, i32 %wp_superpoints, i32 %wp_parameters" [patchMaker.cpp:185]   --->   Operation 62 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln185 = call void @getParallelogramsAndAcceptanceCorners, i32 %wp_superpoints, i32 %wp_parameters" [patchMaker.cpp:185]   --->   Operation 63 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [patchMaker.cpp:187]   --->   Operation 64 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wp_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wp_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ superpointsI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wp_parameters_addr   (getelementptr    ) [ 0000000000]
wp_parameters_addr_1 (getelementptr    ) [ 0000000000]
store_ln165          (store            ) [ 0000000000]
store_ln166          (store            ) [ 0000000000]
wp_parameters_addr_2 (getelementptr    ) [ 0000000000]
wp_parameters_addr_3 (getelementptr    ) [ 0000000000]
store_ln167          (store            ) [ 0000000000]
store_ln168          (store            ) [ 0000000000]
br_ln170             (br               ) [ 0011111100]
indvar_flatten13     (phi              ) [ 0001000000]
i                    (phi              ) [ 0001000000]
indvar_flatten       (phi              ) [ 0001000000]
a                    (phi              ) [ 0001000000]
b                    (phi              ) [ 0001000000]
add_ln170_1          (add              ) [ 0011111100]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
icmp_ln170           (icmp             ) [ 0001111100]
br_ln170             (br               ) [ 0000000000]
add_ln170            (add              ) [ 0000000000]
icmp_ln174           (icmp             ) [ 0000000000]
select_ln170         (select           ) [ 0000000000]
select_ln170_1       (select           ) [ 0011111100]
xor_ln170            (xor              ) [ 0000000000]
icmp_ln177           (icmp             ) [ 0000000000]
and_ln170            (and              ) [ 0000000000]
add_ln174            (add              ) [ 0000000000]
or_ln174             (or               ) [ 0000000000]
select_ln174         (select           ) [ 0001100000]
select_ln174_1       (select           ) [ 0011111100]
add_ln177            (add              ) [ 0011111100]
add_ln174_1          (add              ) [ 0000000000]
select_ln174_2       (select           ) [ 0011111100]
tmp                  (bitconcatenate   ) [ 0000000000]
zext_ln174           (zext             ) [ 0000000000]
zext_ln179           (zext             ) [ 0000000000]
add_ln179            (add              ) [ 0000000000]
empty_58             (shl              ) [ 0000000000]
zext_ln179_1         (zext             ) [ 0000000000]
add_ln179_1          (add              ) [ 0001010000]
zext_ln179_2         (zext             ) [ 0001001100]
superpointsI_addr    (getelementptr    ) [ 0001001000]
superpointsI_load    (load             ) [ 0001000100]
specloopname_ln0     (specloopname     ) [ 0000000000]
empty                (speclooptripcount) [ 0000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
specloopname_ln0     (specloopname     ) [ 0000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000]
wp_superpoints_addr  (getelementptr    ) [ 0000000000]
specloopname_ln177   (specloopname     ) [ 0000000000]
store_ln179          (store            ) [ 0000000000]
br_ln0               (br               ) [ 0011111100]
call_ln185           (call             ) [ 0000000000]
ret_ln187            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wp_superpoints">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wp_superpoints"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wp_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wp_parameters"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="superpointsI">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="superpointsI"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getParallelogramsAndAcceptanceCorners"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="wp_parameters_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="wp_parameters_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="5" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 store_ln166/1 store_ln167/2 store_ln168/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="wp_parameters_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="wp_parameters_addr_3_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_parameters_addr_3/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="superpointsI_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="superpointsI_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="superpointsI_load/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="wp_superpoints_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="2"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wp_superpoints_addr/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln179_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvar_flatten13_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten13_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="a_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="b_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="b_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_getParallelogramsAndAcceptanceCorners_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln170_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170_1/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln170_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln170_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln174_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln170_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln170_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln170_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln170/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln177_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln170_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln174_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln174_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln174_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="2" slack="0"/>
<pin id="280" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln174_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln177_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln174_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln174_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln174_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln179_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln179_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_58_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_58/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln179_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln179_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln179_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln170_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln170_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln170_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="360" class="1005" name="select_ln170_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln170_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="select_ln174_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174 "/>
</bind>
</comp>

<comp id="371" class="1005" name="select_ln174_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln174_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln177_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="382" class="1005" name="select_ln174_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln174_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln179_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln179_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="2"/>
<pin id="394" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln179_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="superpointsI_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="superpointsI_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="superpointsI_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="superpointsI_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="96"><net_src comp="70" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="99" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="116"><net_src comp="107" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="147" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="147" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="158" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="169" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="180" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="224" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="218" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="158" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="224" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="191" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="246" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="230" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="224" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="191" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="258" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="264" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="230" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="276" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="169" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="224" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="319" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="354"><net_src comp="206" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="359"><net_src comp="212" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="238" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="369"><net_src comp="276" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="374"><net_src comp="284" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="380"><net_src comp="292" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="385"><net_src comp="304" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="390"><net_src comp="341" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="395"><net_src comp="347" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="400"><net_src comp="117" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="405"><net_src comp="124" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wp_superpoints | {7 }
	Port: wp_parameters | {1 2 8 9 }
 - Input state : 
	Port: wedgePatch_init : wp_superpoints | {8 9 }
	Port: wedgePatch_init : superpointsI | {5 6 }
  - Chain level:
	State 1
		store_ln165 : 1
		store_ln166 : 1
	State 2
		store_ln167 : 1
		store_ln168 : 1
	State 3
		add_ln170_1 : 1
		icmp_ln170 : 1
		br_ln170 : 2
		add_ln170 : 1
		icmp_ln174 : 1
		select_ln170 : 2
		select_ln170_1 : 2
		xor_ln170 : 2
		icmp_ln177 : 1
		and_ln170 : 2
		add_ln174 : 3
		or_ln174 : 2
		select_ln174 : 2
		select_ln174_1 : 2
		add_ln177 : 3
		add_ln174_1 : 1
		select_ln174_2 : 2
	State 4
		zext_ln174 : 1
		add_ln179 : 2
		empty_58 : 3
		add_ln179_1 : 3
	State 5
		superpointsI_addr : 1
		superpointsI_load : 2
	State 6
	State 7
		store_ln179 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_getParallelogramsAndAcceptanceCorners_fu_198 |    0    | 10.4636 |  15270  |  10909  |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                add_ln170_1_fu_206                |    0    |    0    |    0    |    15   |
|          |                 add_ln170_fu_218                 |    0    |    0    |    0    |    10   |
|          |                 add_ln174_fu_264                 |    0    |    0    |    0    |    12   |
|    add   |                 add_ln177_fu_292                 |    0    |    0    |    0    |    9    |
|          |                add_ln174_1_fu_298                |    0    |    0    |    0    |    14   |
|          |                 add_ln179_fu_326                 |    0    |    0    |    0    |    14   |
|          |                add_ln179_1_fu_341                |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln170_fu_212                |    0    |    0    |    0    |    11   |
|   icmp   |                 icmp_ln174_fu_224                |    0    |    0    |    0    |    10   |
|          |                 icmp_ln177_fu_252                |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                select_ln170_fu_230               |    0    |    0    |    0    |    5    |
|          |               select_ln170_1_fu_238              |    0    |    0    |    0    |    3    |
|  select  |                select_ln174_fu_276               |    0    |    0    |    0    |    2    |
|          |               select_ln174_1_fu_284              |    0    |    0    |    0    |    5    |
|          |               select_ln174_2_fu_304              |    0    |    0    |    0    |    7    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln170_fu_246                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln170_fu_258                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln174_fu_270                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_fu_312                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln174_fu_319                |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln179_fu_323                |    0    |    0    |    0    |    0    |
|          |                zext_ln179_1_fu_338               |    0    |    0    |    0    |    0    |
|          |                zext_ln179_2_fu_347               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    shl   |                  empty_58_fu_332                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    0    | 10.4636 |  15270  |  11055  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        a_reg_176        |    5   |
|   add_ln170_1_reg_351   |    8   |
|    add_ln177_reg_377    |    2   |
|   add_ln179_1_reg_387   |    8   |
|        b_reg_187        |    2   |
|        i_reg_154        |    3   |
|    icmp_ln170_reg_356   |    1   |
| indvar_flatten13_reg_143|    8   |
|  indvar_flatten_reg_165 |    7   |
|  select_ln170_1_reg_360 |    3   |
|  select_ln174_1_reg_371 |    5   |
|  select_ln174_2_reg_382 |    7   |
|   select_ln174_reg_366  |    2   |
|superpointsI_addr_reg_397|    8   |
|superpointsI_load_reg_402|   32   |
|   zext_ln179_2_reg_392  |   64   |
+-------------------------+--------+
|          Total          |   165  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   10   |  15270 |  11055 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |  15435 |  11082 |
+-----------+--------+--------+--------+--------+
