#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Oct 22 10:18:27 2018
# Process ID: 19553
# Current directory: /opt/Xilinx/Vivado/2018.1/bin
# Command line: vivado
# Log file: /opt/Xilinx/Vivado/2018.1/bin/vivado.log
# Journal file: /opt/Xilinx/Vivado/2018.1/bin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 6219.609 ; gain = 178.430 ; free physical = 3039 ; free virtual = 4896
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-18:56:09
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0FE56A
set_property PROGRAM.FILE {/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/impl_2/LappdEthernetExample.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/impl_2/LappdEthernetExample.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6820.328 ; gain = 0.000 ; free physical = 2511 ; free virtual = 4333
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_sdk -workspace /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk -hwspec /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk/LappdEthernetExample.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk -hwspec /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk/LappdEthernetExample.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_2
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:iomodule:3.1 - iomodule_0
Successfully read diagram <base_mb> from BD file </home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6915.316 ; gain = 77.910 ; free physical = 1789 ; free virtual = 3670
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_iomodule_0_Reg}]
open_run impl_2
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 7779.133 ; gain = 0.000 ; free physical = 970 ; free virtual = 2852
Restored from archive | CPU: 0.390000 secs | Memory: 8.375755 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 7779.133 ; gain = 0.000 ; free physical = 970 ; free virtual = 2852
Generating merged BMM file for the design top 'LappdEthernetExample'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 7964.289 ; gain = 491.742 ; free physical = 873 ; free virtual = 2756
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8002.055 ; gain = 37.766 ; free physical = 765 ; free virtual = 2648
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 8002.055 ; gain = 37.766 ; free physical = 765 ; free virtual = 2648
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
generate_target all [get_files  /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd]
Wrote  : </home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd> 
VHDL Output written to : /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/synth/base_mb.vhd
VHDL Output written to : /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/sim/base_mb.vhd
VHDL Output written to : /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/iomodule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_2 .
Exporting to file /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/synth/base_mb.hwdef
catch { config_ip_cache -export [get_ips -all base_mb_iomodule_0_0] }
export_ip_user_files -of_objects [get_files /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd]
launch_runs -jobs 4 base_mb_iomodule_0_0_synth_1
[Mon Oct 22 15:48:15 2018] Launched base_mb_iomodule_0_0_synth_1...
Run output will be captured here: /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/base_mb_iomodule_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd] -directory /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files/sim_scripts -ip_user_files_dir /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files -ipstatic_source_dir /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/modelsim} {questa=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/questa} {ies=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/ies} {xcelium=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/xcelium} {vcs=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/vcs} {riviera=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd}
reset_run base_mb_iomodule_0_0_synth_1
generate_target all [get_files  /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'base_mb' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all base_mb_iomodule_0_0] }
export_ip_user_files -of_objects [get_files /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd]
launch_runs -jobs 4 base_mb_iomodule_0_0_synth_1
[Mon Oct 22 15:49:12 2018] Launched base_mb_iomodule_0_0_synth_1...
Run output will be captured here: /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/base_mb_iomodule_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.srcs/sources_1/bd/base_mb/base_mb.bd] -directory /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files/sim_scripts -ip_user_files_dir /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files -ipstatic_source_dir /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/modelsim} {questa=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/questa} {ies=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/ies} {xcelium=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/xcelium} {vcs=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/vcs} {riviera=/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Oct 22 15:58:04 2018] Launched synth_1...
Run output will be captured here: /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/synth_1/runme.log
[Mon Oct 22 15:58:04 2018] Launched impl_2...
Run output will be captured here: /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/twili/xilinx_projects/A.20-Mux/A.20-Mux.runs/impl_2/LappdEthernetExample.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8349.035 ; gain = 0.000 ; free physical = 1983 ; free virtual = 2937
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
write_hwdef -force  -file /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk/LappdEthernetExample.hdf
launch_sdk -workspace /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk -hwspec /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk/LappdEthernetExample.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk -hwspec /home/twili/xilinx_projects/A.20-Mux/A.20-Mux.sdk/LappdEthernetExample.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project /home/twili/xilinx_projects/A.20-Mux-soft.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-19553-olorin' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'clk_wiz_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'clk_wiz_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'fifo18x16_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'fifo18x16_synth_1'...
WARNING: [Coretcl 2-105] Run 'fifo8x64_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'fifo8x64_synth_1'...
WARNING: [Coretcl 2-105] Run 'GtpA7GbE_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'GtpA7GbE_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_microblaze_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_microblaze_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_rst_clk_wiz_1_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_rst_clk_wiz_1_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_dlmb_v10_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_dlmb_v10_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_ilmb_v10_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_ilmb_v10_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_dlmb_bram_if_cntlr_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_dlmb_bram_if_cntlr_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_ilmb_bram_if_cntlr_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_ilmb_bram_if_cntlr_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_data_fifo_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_dwidth_converter_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_dwidth_converter_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_dwidth_converter_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_dwidth_converter_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_data_fifo_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_iomodule_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_iomodule_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_switch_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_switch_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_axis_data_fifo_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'base_mb_lmb_bram_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'base_mb_lmb_bram_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_2'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fifo18x16_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fifo8x64_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GtpA7GbE_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_rst_clk_wiz_1_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_dwidth_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_dwidth_converter_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_iomodule_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_switch_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_axis_data_fifo_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'base_mb_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GtpA7GbE'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GtpA7GbE'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_data_fifo_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_data_fifo_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_data_fifo_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_data_fifo_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_dwidth_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_dwidth_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_dwidth_converter_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_dwidth_converter_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_axis_switch_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_axis_switch_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_iomodule_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_iomodule_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'base_mb_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'base_mb_rst_clk_wiz_1_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo18x16'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo18x16'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fifo8x64'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fifo8x64'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
