From bbd77d1ad86923f3d137148b6d9678f8292779a6 Mon Sep 17 00:00:00 2001
From: Alex Dorchak <halfdome@fluke.com>
Date: Wed, 21 Jun 2017 08:58:30 -0700
Subject: [PATCH 46/46] Nighthawk device tree syntax fix.-9

---
 arch/arm/boot/dts/Nighthawk_soc.dts | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/arch/arm/boot/dts/Nighthawk_soc.dts b/arch/arm/boot/dts/Nighthawk_soc.dts
index 8797572..a64369e 100644
--- a/arch/arm/boot/dts/Nighthawk_soc.dts
+++ b/arch/arm/boot/dts/Nighthawk_soc.dts
@@ -40,12 +40,20 @@
 			clock-output-names = "clk_0-clk";
 		}; //end clk_0 (clk_0)
 
+        cfg_s2f_usr0_clk: cfg_s2f_usr0_clk {
+            compatible = "altr,socfpga-perip-clk";
+            reg = <0x0000005c>;
+            clocks = <&main_pll>;
+            #clock-cells = <0>;
+        }; //end cfg_s2f_usr0_clk (cfg_s2f_usr0_clk)
+
 		Nighthawk_FPGA_IO_HPS_CLK: Nighthawk_FPGA_IO_HPS_CLK {
 			compatible = "fixed-clock";
 			#clock-cells = <0>;
 			clock-frequency = <60000000>;	/* 60.00 MHz */
 			clock-output-names = "Nighthawk_FPGA_IO_HPS_CLK-clk";
 		}; //end Nighthawk_FPGA_IO_HPS_CLK (Nighthawk_FPGA_IO_HPS_CLK)
+
         h2f_user0_clock: h2f_user0_clock {
             compatible = "altr,socfpga-gate-clk";
             clocks = <&cfg_s2f_usr0_clk>;
-- 
1.8.4.5

