// Seed: 3446912022
module module_0 (
    output logic id_0
);
  always id_0 <= 1;
  wire id_2;
  supply1 id_3;
  generate
    begin : LABEL_0
      final id_0 <= 1'b0;
      wire id_4;
    end
    reg  id_5;
    tri1 id_6 = id_6;
    assign id_3 = 1;
  endgenerate
  always id_5 <= 1;
  reg id_7;
  assign id_3 = !1'b0;
  id_8(
      (id_6) ? id_5 : id_7
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output wor void id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    output logic id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output wor id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wire id_20,
    input wand id_21,
    output wire id_22,
    input tri0 id_23,
    input wand id_24
);
  tri1 id_26 = 1;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_7 = 0;
  initial id_11 <= id_20 !== 1;
endmodule
