# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2133035  1748006532   183682247  1748006532   183682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../generated-sources/testbench.sv"
S      3635  2133021  1748006532   182682247  1748006532   179682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../primary-sources/SyncMux.sv"
S       256  2133029  1748006532   182682247  1748006532   179682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2133027  1748006532   183682247  1748006532   179682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2133025  1748006532   183682247  1748006532   178682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2133028  1748006532   182682247  1748006532   179682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2133028  1748006532   182682247  1748006532   179682247 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-10/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2133046  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2133045  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench.h"
T      2237  2133056  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench.mk"
T      7781  2133044  1748006532   303682250  1748006532   303682250 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5798  2133043  1748006532   303682250  1748006532   303682250 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2133047  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2133041  1748006532   303682250  1748006532   303682250 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2133042  1748006532   303682250  1748006532   303682250 "verilated-sources/VsvsimTestbench__Syms.h"
T      1861  2133049  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench___024root.h"
T      8358  2133054  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10190  2133053  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12852  2133051  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3292  2133052  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2133050  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2133048  1748006532   304682250  1748006532   304682250 "verilated-sources/VsvsimTestbench__pch.h"
T      2059  2133057  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2133055  1748006532   305682250  1748006532   305682250 "verilated-sources/VsvsimTestbench_classes.mk"
