// Seed: 1557590759
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  assign id_7[1] = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
endmodule
module module_2;
  genvar id_1;
  wire  id_2 = -1;
  logic id_3;
endmodule
