{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574305081665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574305081675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:58:01 2019 " "Processing started: Wed Nov 20 20:58:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574305081675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305081675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_movement -c vga_movement " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_movement -c vga_movement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305081675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574305082405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574305082405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305094464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/hw_image_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/hw_image_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305094464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-BeH " "Found design unit 1: divisor-BeH" {  } { { "divisor.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305094464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-BeH " "Found design unit 1: control-BeH" {  } { { "control.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094480 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305094480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvgaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorvgaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGAA-BeH " "Found design unit 1: controladorVGAA-BeH" {  } { { "controladorVGAA.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094480 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGAA " "Found entity 1: controladorVGAA" {  } { { "controladorVGAA.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574305094480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305094480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGAA " "Elaborating entity \"controladorVGAA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U0 " "Elaborating entity \"divisor\" for hierarchy \"divisor:U0\"" {  } { { "controladorVGAA.vhd" "U0" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U1\"" {  } { { "controladorVGAA.vhd" "U1" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U2 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U2\"" {  } { { "controladorVGAA.vhd" "U2" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x hw_image_generator.vhd(19) " "VHDL Variable Declaration warning at hw_image_generator.vhd(19): used initial value expression for variable \"x\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/hw_image_generator.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 "|controladorVGAA|hw_image_generator:U2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "y hw_image_generator.vhd(20) " "VHDL Variable Declaration warning at hw_image_generator.vhd(20): used initial value expression for variable \"y\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/hw_image_generator.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574305094526 "|controladorVGAA|hw_image_generator:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U3 " "Elaborating entity \"control\" for hierarchy \"control:U3\"" {  } { { "controladorVGAA.vhd" "U3" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574305094542 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574305094995 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574305094995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank_signal VCC " "Pin \"n_blank_signal\" is stuck at VCC" {  } { { "controladorVGAA.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574305095058 "|controladorVGAA|n_blank_signal"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync_signal GND " "Pin \"n_sync_signal\" is stuck at GND" {  } { { "controladorVGAA.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/controladorVGAA.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574305095058 "|controladorVGAA|n_sync_signal"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574305095058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574305095136 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U1\|column\[31\] Low " "Register vga_controller:U1\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574305095245 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U1\|column\[0\] Low " "Register vga_controller:U1\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574305095245 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U1\|row\[31\] Low " "Register vga_controller:U1\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574305095245 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U1\|row\[0\] Low " "Register vga_controller:U1\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/jpvl2/Documents/quartus_sda/vga_movement/vga_controller.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1574305095245 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1574305095245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574305095682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574305095682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574305095729 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574305095729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "274 " "Implemented 274 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574305095729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574305095729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574305095745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:58:15 2019 " "Processing ended: Wed Nov 20 20:58:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574305095745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574305095745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574305095745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574305095745 ""}
