*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Nov-17 09:36:30 (2020-Nov-17 08:36:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: myfir
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa19/Desktop/unfolding_pipe_4_FIR_originale_duf_innovu/innovus/myfir.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/design.vcd
*			Vcd Window used(Start Time, Stop Time):(1.30731e-24, 1.30731e-24) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 7658/7658 = 100% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ./test_power_innovus/report_power -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        2.18927865 	   56.7748%
Total Switching Power:       1.41541321 	   36.7061%
Total Leakage Power:         0.25138377 	    6.5192%
Total Power:                 3.85607562 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4819      0.1224     0.04015      0.6444       16.71 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      1.707       1.293      0.2112       3.212       83.29 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              2.189       1.415      0.2514       3.856         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      2.189       1.415      0.2514       3.856         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:            k_3_mult_22_U2 (FA_X1): 	  0.004474 
* 		Highest Leakage Power: reg_VOUT_pipe0_0_tmp_out_reg (DFFR_X1): 	  9.08e-05 
* 		Total Cap: 	3.50517e-11 F
* 		Total instances in design:  6053
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

