Analysis & Synthesis report for experimento-1
Wed Sep 01 16:12:03 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "alu_module:alu|fourBitSubstractor_module:subs_operation"
  6. Port Connectivity Checks: "alu_module:alu|fourBitAdder_module:add_operation"
  7. Port Connectivity Checks: "alu_module:alu"
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Sep 01 16:12:03 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; experimento-1                               ;
; Top-level Entity Name       ; calculator_module                           ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; calculator_module  ; experimento-1      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_module:alu|fourBitSubstractor_module:subs_operation" ;
+------------+-------+----------+-----------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                             ;
+------------+-------+----------+-----------------------------------------------------+
; temp_carry ; Input ; Info     ; Stuck at GND                                        ;
+------------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_module:alu|fourBitAdder_module:add_operation" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; temp_carry ; Input ; Info     ; Stuck at GND                                 ;
+------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_module:alu"                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uc   ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 01 16:11:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file and_module.sv
    Info (12023): Found entity 1: and_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_module.sv
    Info (12023): Found entity 1: or_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_module.sv
    Info (12023): Found entity 1: xor_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll_module.sv
    Info (12023): Found entity 1: sll_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srl_module.sv
    Info (12023): Found entity 1: srl_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onebitfulladder_module.sv
    Info (12023): Found entity 1: oneBitFullAdder_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module.sv
    Info (12023): Found entity 1: oneBitFullSubstractor_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fourbitsubstractor_module.sv
    Info (12023): Found entity 1: fourBitSubstractor_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_module.sv
    Info (12023): Found entity 1: alu_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculator_module.sv
    Info (12023): Found entity 1: calculator_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco_results_module.sv
    Info (12023): Found entity 1: deco_results_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_results_module.sv Line: 1
Warning (10229): Verilog HDL Expression warning at deco_flags_module.sv(42): truncated literal to match 4 bits File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_flags_module.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file deco_flags_module.sv
    Info (12023): Found entity 1: deco_flags_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/deco_flags_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fourbitadder_module.sv
    Info (12023): Found entity 1: fourBitAdder_module File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 1
Info (12127): Elaborating entity "calculator_module" for the top level hierarchy
Info (12128): Elaborating entity "alu_module" for hierarchy "alu_module:alu" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv Line: 13
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(50): variable "temp_result_add" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(52): variable "temp_result_substract" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 52
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(54): variable "temp_result_and" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 54
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(56): variable "temp_result_or" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 56
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(58): variable "temp_result_xor" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 58
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(60): variable "temp_result_sll" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(62): variable "temp_result_srl" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 62
Warning (10270): Verilog HDL Case Statement warning at alu_module.sv(49): incomplete case statement has no default case item File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 49
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(67): variable "temp_flag_add" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(69): variable "temp_flag_substract" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 69
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(71): variable "temp_flag_and" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 71
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(73): variable "temp_flag_or" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 73
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(75): variable "temp_flag_xor" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 75
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(77): variable "temp_flag_sll" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 77
Warning (10235): Verilog HDL Always Construct warning at alu_module.sv(79): variable "temp_flag_srl" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 79
Warning (10270): Verilog HDL Case Statement warning at alu_module.sv(66): incomplete case statement has no default case item File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 66
Warning (10240): Verilog HDL Always Construct warning at alu_module.sv(46): inferring latch(es) for variable "temp_results", which holds its previous value in one or more paths through the always construct File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Warning (10240): Verilog HDL Always Construct warning at alu_module.sv(46): inferring latch(es) for variable "temp_flags", which holds its previous value in one or more paths through the always construct File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_flags[0]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_flags[1]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_flags[2]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_flags[3]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_results[0]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_results[1]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_results[2]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (10041): Inferred latch for "temp_results[3]" at alu_module.sv(46) File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 46
Info (12128): Elaborating entity "fourBitAdder_module" for hierarchy "alu_module:alu|fourBitAdder_module:add_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 32
Info (12128): Elaborating entity "oneBitFullAdder_module" for hierarchy "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_1" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 10
Info (12128): Elaborating entity "fourBitSubstractor_module" for hierarchy "alu_module:alu|fourBitSubstractor_module:subs_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 34
Info (12128): Elaborating entity "oneBitFullSubstractor_module" for hierarchy "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_1" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 10
Info (12128): Elaborating entity "and_module" for hierarchy "alu_module:alu|and_module:and_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 36
Info (12128): Elaborating entity "or_module" for hierarchy "alu_module:alu|or_module:or_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 38
Info (12128): Elaborating entity "xor_module" for hierarchy "alu_module:alu|xor_module:xor_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 40
Info (12128): Elaborating entity "sll_module" for hierarchy "alu_module:alu|sll_module:sll_opertion" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 42
Info (12128): Elaborating entity "srl_module" for hierarchy "alu_module:alu|srl_module:srl_operation" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv Line: 44
Info (12128): Elaborating entity "deco_results_module" for hierarchy "deco_results_module:deco_results" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv Line: 15
Info (12128): Elaborating entity "deco_flags_module" for hierarchy "deco_flags_module:deco_flags" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/calculator_module.sv Line: 17
Error (12014): Net "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[4]", which fans out to "alu_module:alu|fourBitSubstractor_module:subs_operation|flags[0]", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_4|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[4]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[3]", which fans out to "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_4|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_3|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[3]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[2]", which fans out to "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_3|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_2|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[2]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[1]", which fans out to "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_2|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|oneBitFullSubstractor_module:substractor_1|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitSubstractor_module:subs_operation|temp_carry[1]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitSubstractor_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[4]", which fans out to "alu_module:alu|fourBitAdder_module:add_operation|flags[2]", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_4|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[4]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[3]", which fans out to "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_4|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_3|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[3]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[2]", which fans out to "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_3|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_2|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[2]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
Error (12014): Net "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[1]", which fans out to "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_2|cin", cannot be assigned more than one value File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|oneBitFullAdder_module:adder_1|cout" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv Line: 8
    Error (12015): Net is fed by "alu_module:alu|fourBitAdder_module:add_operation|temp_carry[1]" File: C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/fourBitAdder_module.sv Line: 5
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 21 warnings
    Error: Peak virtual memory: 4757 megabytes
    Error: Processing ended: Wed Sep 01 16:12:03 2021
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:25


