$date
	Tue Dec  3 23:06:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_adder $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var parameter 32 # CLK_PERIOD $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & clk $end
$scope module u1 $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 & clk $end
$var wire 4 ) SS [3:0] $end
$var wire 4 * S [3:0] $end
$var wire 1 " Cout $end
$var wire 1 + CC $end
$var wire 4 , Bd [3:0] $end
$var wire 4 - Ad [3:0] $end
$scope module u1 $end
$var wire 4 . D [3:0] $end
$var wire 1 & clk $end
$var reg 4 / Q [3:0] $end
$upscope $end
$scope module u2 $end
$var wire 4 0 D [3:0] $end
$var wire 1 & clk $end
$var reg 4 1 Q [3:0] $end
$upscope $end
$scope module u3 $end
$var wire 4 2 A [3:0] $end
$var wire 4 3 B [3:0] $end
$var wire 1 + Cout $end
$var wire 3 4 h [2:0] $end
$var wire 4 5 S [3:0] $end
$var wire 4 6 P [3:0] $end
$var wire 4 7 G1 [3:0] $end
$var wire 3 8 C [2:0] $end
$upscope $end
$scope module u4 $end
$var wire 4 9 D [3:0] $end
$var wire 1 & clk $end
$var reg 4 : Q [3:0] $end
$upscope $end
$scope module u5 $end
$var wire 1 + D $end
$var wire 1 & clk $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 :
b0 9
b0 8
b1111 7
b0 6
b0 5
b111 4
b0 3
b0 2
b0 1
b1001 0
b0 /
b1111 .
b0 -
b0 ,
0+
b0 *
b0 )
b1001 (
b1111 '
0&
b1001 %
b1111 $
0"
b0 !
$end
#5000
1+
b111 8
b1000 )
b1000 5
b1000 9
b110 7
b110 6
b1111 -
b1111 /
b1111 2
b1001 ,
b1001 1
b1001 3
1&
#10000
0&
#15000
1"
b1000 !
b1000 *
b1000 :
1&
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#40000
0&
#45000
1&
#50000
0&
