#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Feb 24 11:25:14 2025
# Process ID         : 8587
# Current directory  : /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1
# Command line       : vivado -log microblazev_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source microblazev_wrapper.tcl -notrace
# Log file           : /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper.vdi
# Journal file       : /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/vivado.jou
# Running On         : localhost.localdomain
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400.213 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16406 MB
# Swap memory        : 8405 MB
# Total Virtual      : 24811 MB
# Available Virtual  : 19123 MB
#-----------------------------------------------------------
source microblazev_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eciftci/Vivado_Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/eciftci/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top microblazev_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1800.789 ; gain = 0.000 ; free physical = 6506 ; free virtual = 17657
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_microblaze_riscv_0_0/microblazev_microblaze_riscv_0_0.xdc] for cell 'microblazev_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_microblaze_riscv_0_0/microblazev_microblaze_riscv_0_0.xdc] for cell 'microblazev_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0_board.xdc] for cell 'microblazev_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0_board.xdc] for cell 'microblazev_i/clk_wiz_1/inst'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0.xdc] for cell 'microblazev_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2590.957 ; gain = 523.766 ; free physical = 5845 ; free virtual = 17012
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_clk_wiz_1_0/microblazev_clk_wiz_1_0.xdc] for cell 'microblazev_i/clk_wiz_1/inst'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_rst_clk_wiz_1_100M_0/microblazev_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblazev_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_rst_clk_wiz_1_100M_0/microblazev_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblazev_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_rst_clk_wiz_1_100M_0/microblazev_rst_clk_wiz_1_100M_0.xdc] for cell 'microblazev_i/rst_clk_wiz_1_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_rst_clk_wiz_1_100M_0/microblazev_rst_clk_wiz_1_100M_0.xdc:50]
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_rst_clk_wiz_1_100M_0/microblazev_rst_clk_wiz_1_100M_0.xdc] for cell 'microblazev_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_uartlite_0_0/microblazev_axi_uartlite_0_0_board.xdc] for cell 'microblazev_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_uartlite_0_0/microblazev_axi_uartlite_0_0_board.xdc] for cell 'microblazev_i/axi_uartlite_0/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_uartlite_0_0/microblazev_axi_uartlite_0_0.xdc] for cell 'microblazev_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_uartlite_0_0/microblazev_axi_uartlite_0_0.xdc] for cell 'microblazev_i/axi_uartlite_0/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/bd_0/ip/ip_1/bd_2613_psr_aclk_0_board.xdc] for cell 'microblazev_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/bd_0/ip/ip_1/bd_2613_psr_aclk_0_board.xdc] for cell 'microblazev_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/bd_0/ip/ip_1/bd_2613_psr_aclk_0.xdc] for cell 'microblazev_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/bd_0/ip/ip_1/bd_2613_psr_aclk_0.xdc] for cell 'microblazev_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/smartconnect.xdc] for cell 'microblazev_i/axi_smc/inst'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_smc_0/smartconnect.xdc] for cell 'microblazev_i/axi_smc/inst'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_intc_0_0/microblazev_axi_intc_0_0.xdc] for cell 'microblazev_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_intc_0_0/microblazev_axi_intc_0_0.xdc] for cell 'microblazev_i/axi_intc_0/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microblazev_i/ila_0/inst'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'microblazev_i/ila_0/inst'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'microblazev_i/ila_0/inst'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'microblazev_i/ila_0/inst'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_mdm_1_0/microblazev_mdm_1_0.xdc] for cell 'microblazev_i/mdm_1/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_mdm_1_0/microblazev_mdm_1_0.xdc] for cell 'microblazev_i/mdm_1/U0'
Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_intc_0_0/microblazev_axi_intc_0_0_clocks.xdc] for cell 'microblazev_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_axi_intc_0_0/microblazev_axi_intc_0_0_clocks.xdc] for cell 'microblazev_i/axi_intc_0/U0'
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblazev_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/eciftci/Vivado_Projects/micro/micro.gen/sources_1/bd/microblazev/ip/microblazev_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.957 ; gain = 0.000 ; free physical = 5846 ; free virtual = 17014
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2590.957 ; gain = 947.270 ; free physical = 5846 ; free virtual = 17014
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.121 ; gain = 39.164 ; free physical = 5800 ; free virtual = 16968

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a9ae0a48

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2642.996 ; gain = 12.875 ; free physical = 5796 ; free virtual = 16964

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 765698c4ad2b64ad.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.707 ; gain = 0.000 ; free physical = 5403 ; free virtual = 16596
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2983.707 ; gain = 0.000 ; free physical = 5396 ; free virtual = 16589
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5396 ; free virtual = 16589
Phase 1.1 Core Generation And Design Setup | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5396 ; free virtual = 16589

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5396 ; free virtual = 16589
Phase 1 Initialization | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5396 ; free virtual = 16589

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5398 ; free virtual = 16591

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5398 ; free virtual = 16591
Phase 2 Timer Update And Timing Data Collection | Checksum: 28a2af6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5398 ; free virtual = 16591

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 33 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20c5dbdd2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5397 ; free virtual = 16591
Retarget | Checksum: 20c5dbdd2
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 188 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 255693474

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5397 ; free virtual = 16591
Constant propagation | Checksum: 255693474
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 168 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.707 ; gain = 0.000 ; free physical = 5401 ; free virtual = 16595
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.707 ; gain = 0.000 ; free physical = 5401 ; free virtual = 16595
Phase 5 Sweep | Checksum: 2dc820c11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.707 ; gain = 20.812 ; free physical = 5401 ; free virtual = 16595
Sweep | Checksum: 2dc820c11
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 245 cells
INFO: [Opt 31-1021] In phase Sweep, 1018 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2dc820c11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595
BUFG optimization | Checksum: 2dc820c11
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2dc820c11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595
Shift Register Optimization | Checksum: 2dc820c11
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2dc820c11

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595
Post Processing Netlist | Checksum: 2dc820c11
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 201 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2478a00f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3015.723 ; gain = 0.000 ; free physical = 5401 ; free virtual = 16595
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2478a00f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595
Phase 9 Finalization | Checksum: 2478a00f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              67  |                                            188  |
|  Constant propagation         |               2  |              18  |                                            168  |
|  Sweep                        |               1  |             245  |                                           1018  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            201  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2478a00f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3015.723 ; gain = 52.828 ; free physical = 5401 ; free virtual = 16595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1ad2987ad

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5315 ; free virtual = 16512
Ending Power Optimization Task | Checksum: 1ad2987ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3280.613 ; gain = 264.891 ; free physical = 5315 ; free virtual = 16512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad2987ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5315 ; free virtual = 16512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5315 ; free virtual = 16512
Ending Netlist Obfuscation Task | Checksum: 236b4c43b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5315 ; free virtual = 16512
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3280.613 ; gain = 689.656 ; free physical = 5315 ; free virtual = 16512
INFO: [Vivado 12-24828] Executing command : report_drc -file microblazev_wrapper_drc_opted.rpt -pb microblazev_wrapper_drc_opted.pb -rpx microblazev_wrapper_drc_opted.rpx
Command: report_drc -file microblazev_wrapper_drc_opted.rpt -pb microblazev_wrapper_drc_opted.pb -rpx microblazev_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16498
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16498
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16499
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16499
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16499
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16499
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16499
INFO: [Common 17-1381] The checkpoint '/home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5243 ; free virtual = 16444
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16687ea21

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5243 ; free virtual = 16444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5243 ; free virtual = 16444

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c010d1b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5240 ; free virtual = 16445

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b95bf4e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5240 ; free virtual = 16446

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b95bf4e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5240 ; free virtual = 16446
Phase 1 Placer Initialization | Checksum: 2b95bf4e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5240 ; free virtual = 16446

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2c2bd1861

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5269 ; free virtual = 16475

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 287c08c6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16474

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 287c08c6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16474

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 24dd4d4f3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5289 ; free virtual = 16497

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 275a8f395

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5285 ; free virtual = 16493

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 306 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 0 LUT, combined 133 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5285 ; free virtual = 16494

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            133  |                   133  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            133  |                   133  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25f2da986

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5282 ; free virtual = 16491
Phase 2.5 Global Place Phase2 | Checksum: 277969cb1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5281 ; free virtual = 16491
Phase 2 Global Placement | Checksum: 277969cb1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5281 ; free virtual = 16491

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26647890b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5278 ; free virtual = 16488

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2588ca324

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5274 ; free virtual = 16485

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1951993d6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5274 ; free virtual = 16484

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 235946298

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5274 ; free virtual = 16484

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a6a46d4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5270 ; free virtual = 16481

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e346b89c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5268 ; free virtual = 16478

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26466cff4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5268 ; free virtual = 16478
Phase 3 Detail Placement | Checksum: 26466cff4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5268 ; free virtual = 16478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29ba7328c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.817 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f54bb215

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28b090558

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
Phase 4.1.1.1 BUFG Insertion | Checksum: 29ba7328c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.817. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 27697b225

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
Phase 4.1 Post Commit Optimization | Checksum: 27697b225

Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27697b225

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27697b225

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
Phase 4.3 Placer Reporting | Checksum: 27697b225

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b631de97

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
Ending Placer Task | Checksum: 1fa7657b0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:18 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file microblazev_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
INFO: [Vivado 12-24828] Executing command : report_io -file microblazev_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16477
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblazev_wrapper_utilization_placed.rpt -pb microblazev_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5267 ; free virtual = 16478
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16477
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16477
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16477
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16478
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16478
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5256 ; free virtual = 16478
INFO: [Common 17-1381] The checkpoint '/home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5260 ; free virtual = 16474
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.817 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5259 ; free virtual = 16474
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16470
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16470
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16471
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16471
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16472
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5246 ; free virtual = 16472
INFO: [Common 17-1381] The checkpoint '/home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c4b5fafb ConstDB: 0 ShapeSum: 83edfd1f RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: e437aa32 | NumContArr: 186b9ccd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 281f53c39

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5142 ; free virtual = 16361

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 281f53c39

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5142 ; free virtual = 16361

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 281f53c39

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3280.613 ; gain = 0.000 ; free physical = 5142 ; free virtual = 16361
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fb2c6a2f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5108 ; free virtual = 16328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=-0.253 | THS=-114.716|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1e7e335d6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5108 ; free virtual = 16328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.085  | TNS=0.000  | WHS=-0.045 | THS=-0.078 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 24a7a34a4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5108 ; free virtual = 16332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00204552 %
  Global Horizontal Routing Utilization  = 0.0019892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7392
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 158a1f84a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5096 ; free virtual = 16319

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 158a1f84a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5096 ; free virtual = 16319

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d6da23e5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5095 ; free virtual = 16319
Phase 4 Initial Routing | Checksum: 2d6da23e5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5095 ; free virtual = 16319

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2470d3ffe

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2e62c00a4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310
Phase 5 Rip-up And Reroute | Checksum: 2e62c00a4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2e62c00a4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e62c00a4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310
Phase 6 Delay and Skew Optimization | Checksum: 2e62c00a4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.684  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d7cbb552

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310
Phase 7 Post Hold Fix | Checksum: 2d7cbb552

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04226 %
  Global Horizontal Routing Utilization  = 1.34342 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d7cbb552

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d7cbb552

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16310

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 262028a6e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 262028a6e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.684  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 262028a6e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309
Total Elapsed time in route_design: 47.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fb1d613e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fb1d613e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 3283.812 ; gain = 3.199 ; free physical = 5086 ; free virtual = 16309
INFO: [Vivado 12-24828] Executing command : report_drc -file microblazev_wrapper_drc_routed.rpt -pb microblazev_wrapper_drc_routed.pb -rpx microblazev_wrapper_drc_routed.rpx
Command: report_drc -file microblazev_wrapper_drc_routed.rpt -pb microblazev_wrapper_drc_routed.pb -rpx microblazev_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file microblazev_wrapper_methodology_drc_routed.rpt -pb microblazev_wrapper_methodology_drc_routed.pb -rpx microblazev_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblazev_wrapper_methodology_drc_routed.rpt -pb microblazev_wrapper_methodology_drc_routed.pb -rpx microblazev_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file microblazev_wrapper_timing_summary_routed.rpt -pb microblazev_wrapper_timing_summary_routed.pb -rpx microblazev_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file microblazev_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file microblazev_wrapper_bus_skew_routed.rpt -pb microblazev_wrapper_bus_skew_routed.pb -rpx microblazev_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file microblazev_wrapper_route_status.rpt -pb microblazev_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file microblazev_wrapper_power_routed.rpt -pb microblazev_wrapper_power_summary_routed.pb -rpx microblazev_wrapper_power_routed.rpx
Command: report_power -file microblazev_wrapper_power_routed.rpt -pb microblazev_wrapper_power_summary_routed.pb -rpx microblazev_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file microblazev_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:53 ; elapsed = 00:00:12 . Memory (MB): peak = 3449.840 ; gain = 166.027 ; free physical = 4964 ; free virtual = 16197
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4964 ; free virtual = 16198
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16197
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16197
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16198
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16199
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16199
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3449.840 ; gain = 0.000 ; free physical = 4954 ; free virtual = 16199
INFO: [Common 17-1381] The checkpoint '/home/eciftci/Vivado_Projects/micro/micro.runs/impl_1/microblazev_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force microblazev_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblazev_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3725.219 ; gain = 155.320 ; free physical = 4605 ; free virtual = 15850
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 11:27:58 2025...
