# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu_control.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/control.SV" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regm.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/dm.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/cpu.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"
sv xil_defaultlib  "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/testbench_cpu.sv" --include "../../../project_CPUTesting_Module.srcs/sources_1/imports/SourceCode"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
