<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/opt/dmlab/home/chriram/Documents/computer_design/exercise_2/tb_MIPSProcessor_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="tb_mipsprocessor" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="/tb_mipsprocessor/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/processor_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">processor_enable</obj_property>
      <obj_property name="ObjectShortName">processor_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/register_file/read_reg_1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_reg_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg_1[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/register_file/read_reg_2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_reg_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg_2[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/register_file/read_data_1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/ID_EX/data_1_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_1_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/EX_MEM/alu_result_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_result_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/wb_write_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wb_write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_write_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mipsprocessor/Processor/MEM_WB/dmem_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmem_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
