{
    "//": "Basics",
    "DESIGN_NAME": "wowa_digital",
    "RUN_CTS": "1",
    "RUN_LINTER": "1",
    "RT_MAX_LAYER": "met4",
    "LINTER_INCLUDE_PDK_MODELS": "1",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "PNR_SDC_FILE": "dir::src/wowa_digital.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/wowa_digital.sdc",
    "//": "PDN",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 2,
    "FP_PDN_HWIDTH": 2,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "FP_PDN_SKIPTRIM": true,
    "//": "This is the old DESIGN_IS_CORE,now PDN_MULTILAYER",
    "DESIGN_IS_CORE": "0",
    "FP_PDN_MULTILAYER": "0", 
    "//": "Pin Order",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "//": "Technology-Specific Configs",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 50,
        "CLOCK_PERIOD": 10,
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 5
        }
    }

}
