// Seed: 1675789720
module module_0 (
    output uwire id_0,
    output wor   id_1
);
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8;
  wire id_9 = id_3[1+:1];
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5
);
  always @(1);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  tri0 id_7 = 1 > (1) + 1;
endmodule
