// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TopPL_dataflow_in_loop_VITIS_LOOP_220_2_1 (
        receive_fifo_0_din,
        receive_fifo_0_full_n,
        receive_fifo_0_write,
        sweep_rx0_0_TDATA,
        sweep_rx0_0_TKEEP,
        sweep_rx0_0_TSTRB,
        sweep_rx0_0_TLAST,
        receive_fifo_1_din,
        receive_fifo_1_full_n,
        receive_fifo_1_write,
        sweep_rx0_1_TDATA,
        sweep_rx0_1_TKEEP,
        sweep_rx0_1_TSTRB,
        sweep_rx0_1_TLAST,
        convSet_0_din,
        convSet_0_full_n,
        convSet_0_write,
        convSet_1_din,
        convSet_1_full_n,
        convSet_1_write,
        ap_clk,
        ap_rst,
        sweep_rx0_0_TVALID,
        sweep_rx0_0_TREADY,
        ap_start,
        sweep_rx0_1_TVALID,
        sweep_rx0_1_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [127:0] receive_fifo_0_din;
input   receive_fifo_0_full_n;
output   receive_fifo_0_write;
input  [127:0] sweep_rx0_0_TDATA;
input  [15:0] sweep_rx0_0_TKEEP;
input  [15:0] sweep_rx0_0_TSTRB;
input  [0:0] sweep_rx0_0_TLAST;
output  [127:0] receive_fifo_1_din;
input   receive_fifo_1_full_n;
output   receive_fifo_1_write;
input  [127:0] sweep_rx0_1_TDATA;
input  [15:0] sweep_rx0_1_TKEEP;
input  [15:0] sweep_rx0_1_TSTRB;
input  [0:0] sweep_rx0_1_TLAST;
output  [31:0] convSet_0_din;
input   convSet_0_full_n;
output   convSet_0_write;
output  [31:0] convSet_1_din;
input   convSet_1_full_n;
output   convSet_1_write;
input   ap_clk;
input   ap_rst;
input   sweep_rx0_0_TVALID;
output   sweep_rx0_0_TREADY;
input   ap_start;
input   sweep_rx0_1_TVALID;
output   sweep_rx0_1_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    receive4AIE_1_U0_ap_start;
wire    receive4AIE_1_U0_ap_done;
wire    receive4AIE_1_U0_ap_continue;
wire    receive4AIE_1_U0_ap_idle;
wire    receive4AIE_1_U0_ap_ready;
wire   [31:0] receive4AIE_1_U0_return_r;
wire   [127:0] receive4AIE_1_U0_receive_fifo_0_din;
wire    receive4AIE_1_U0_receive_fifo_0_write;
wire    receive4AIE_1_U0_sweep_rx0_0_TREADY;
wire    conv0_channel_full_n;
wire    receive4AIE_U0_ap_start;
wire    receive4AIE_U0_ap_done;
wire    receive4AIE_U0_ap_continue;
wire    receive4AIE_U0_ap_idle;
wire    receive4AIE_U0_ap_ready;
wire   [31:0] receive4AIE_U0_return_r;
wire   [127:0] receive4AIE_U0_receive_fifo_1_din;
wire    receive4AIE_U0_receive_fifo_1_write;
wire    receive4AIE_U0_sweep_rx0_1_TREADY;
wire    conv1_channel_full_n;
wire    Block_newFuncRoot_proc_proc_U0_ap_start;
wire    Block_newFuncRoot_proc_proc_U0_ap_done;
wire    Block_newFuncRoot_proc_proc_U0_ap_continue;
wire    Block_newFuncRoot_proc_proc_U0_ap_idle;
wire    Block_newFuncRoot_proc_proc_U0_ap_ready;
wire   [31:0] Block_newFuncRoot_proc_proc_U0_empty;
wire    empty_92_full_n;
wire    Block_newFuncRoot_proc_proc11_U0_ap_start;
wire    Block_newFuncRoot_proc_proc11_U0_ap_done;
wire    Block_newFuncRoot_proc_proc11_U0_ap_continue;
wire    Block_newFuncRoot_proc_proc11_U0_ap_idle;
wire    Block_newFuncRoot_proc_proc11_U0_ap_ready;
wire   [31:0] Block_newFuncRoot_proc_proc11_U0_convSet_0_din;
wire    Block_newFuncRoot_proc_proc11_U0_convSet_0_write;
wire    ap_sync_continue;
wire    Block_newFuncRoot_proc_proc12_U0_ap_start;
wire    Block_newFuncRoot_proc_proc12_U0_ap_done;
wire    Block_newFuncRoot_proc_proc12_U0_ap_continue;
wire    Block_newFuncRoot_proc_proc12_U0_ap_idle;
wire    Block_newFuncRoot_proc_proc12_U0_ap_ready;
wire   [31:0] Block_newFuncRoot_proc_proc12_U0_empty;
wire    empty_full_n;
wire    Block_newFuncRoot_proc_proc13_U0_ap_start;
wire    Block_newFuncRoot_proc_proc13_U0_ap_done;
wire    Block_newFuncRoot_proc_proc13_U0_ap_continue;
wire    Block_newFuncRoot_proc_proc13_U0_ap_idle;
wire    Block_newFuncRoot_proc_proc13_U0_ap_ready;
wire   [31:0] Block_newFuncRoot_proc_proc13_U0_convSet_1_din;
wire    Block_newFuncRoot_proc_proc13_U0_convSet_1_write;
wire   [31:0] conv0_channel_dout;
wire   [2:0] conv0_channel_num_data_valid;
wire   [2:0] conv0_channel_fifo_cap;
wire    conv0_channel_empty_n;
wire   [31:0] conv1_channel_dout;
wire   [2:0] conv1_channel_num_data_valid;
wire   [2:0] conv1_channel_fifo_cap;
wire    conv1_channel_empty_n;
wire   [31:0] empty_92_dout;
wire   [2:0] empty_92_num_data_valid;
wire   [2:0] empty_92_fifo_cap;
wire    empty_92_empty_n;
wire   [31:0] empty_dout;
wire   [2:0] empty_num_data_valid;
wire   [2:0] empty_fifo_cap;
wire    empty_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_receive4AIE_1_U0_ap_ready;
wire    ap_sync_receive4AIE_1_U0_ap_ready;
reg    ap_sync_reg_receive4AIE_U0_ap_ready;
wire    ap_sync_receive4AIE_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_receive4AIE_1_U0_ap_ready = 1'b0;
#0 ap_sync_reg_receive4AIE_U0_ap_ready = 1'b0;
end

TopPL_receive4AIE_1 receive4AIE_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(receive4AIE_1_U0_ap_start),
    .ap_done(receive4AIE_1_U0_ap_done),
    .ap_continue(receive4AIE_1_U0_ap_continue),
    .ap_idle(receive4AIE_1_U0_ap_idle),
    .ap_ready(receive4AIE_1_U0_ap_ready),
    .return_r(receive4AIE_1_U0_return_r),
    .receive_fifo_0_din(receive4AIE_1_U0_receive_fifo_0_din),
    .receive_fifo_0_num_data_valid(13'd0),
    .receive_fifo_0_fifo_cap(13'd0),
    .receive_fifo_0_full_n(receive_fifo_0_full_n),
    .receive_fifo_0_write(receive4AIE_1_U0_receive_fifo_0_write),
    .sweep_rx0_0_TDATA(sweep_rx0_0_TDATA),
    .sweep_rx0_0_TVALID(sweep_rx0_0_TVALID),
    .sweep_rx0_0_TREADY(receive4AIE_1_U0_sweep_rx0_0_TREADY),
    .sweep_rx0_0_TKEEP(sweep_rx0_0_TKEEP),
    .sweep_rx0_0_TSTRB(sweep_rx0_0_TSTRB),
    .sweep_rx0_0_TLAST(sweep_rx0_0_TLAST)
);

TopPL_receive4AIE receive4AIE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(receive4AIE_U0_ap_start),
    .ap_done(receive4AIE_U0_ap_done),
    .ap_continue(receive4AIE_U0_ap_continue),
    .ap_idle(receive4AIE_U0_ap_idle),
    .ap_ready(receive4AIE_U0_ap_ready),
    .return_r(receive4AIE_U0_return_r),
    .receive_fifo_1_din(receive4AIE_U0_receive_fifo_1_din),
    .receive_fifo_1_num_data_valid(13'd0),
    .receive_fifo_1_fifo_cap(13'd0),
    .receive_fifo_1_full_n(receive_fifo_1_full_n),
    .receive_fifo_1_write(receive4AIE_U0_receive_fifo_1_write),
    .sweep_rx0_1_TDATA(sweep_rx0_1_TDATA),
    .sweep_rx0_1_TVALID(sweep_rx0_1_TVALID),
    .sweep_rx0_1_TREADY(receive4AIE_U0_sweep_rx0_1_TREADY),
    .sweep_rx0_1_TKEEP(sweep_rx0_1_TKEEP),
    .sweep_rx0_1_TSTRB(sweep_rx0_1_TSTRB),
    .sweep_rx0_1_TLAST(sweep_rx0_1_TLAST)
);

TopPL_Block_newFuncRoot_proc_proc Block_newFuncRoot_proc_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_newFuncRoot_proc_proc_U0_ap_start),
    .ap_done(Block_newFuncRoot_proc_proc_U0_ap_done),
    .ap_continue(Block_newFuncRoot_proc_proc_U0_ap_continue),
    .ap_idle(Block_newFuncRoot_proc_proc_U0_ap_idle),
    .ap_ready(Block_newFuncRoot_proc_proc_U0_ap_ready),
    .conv0(conv0_channel_dout),
    .empty(Block_newFuncRoot_proc_proc_U0_empty)
);

TopPL_Block_newFuncRoot_proc_proc11 Block_newFuncRoot_proc_proc11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_newFuncRoot_proc_proc11_U0_ap_start),
    .ap_done(Block_newFuncRoot_proc_proc11_U0_ap_done),
    .ap_continue(Block_newFuncRoot_proc_proc11_U0_ap_continue),
    .ap_idle(Block_newFuncRoot_proc_proc11_U0_ap_idle),
    .ap_ready(Block_newFuncRoot_proc_proc11_U0_ap_ready),
    .convSet_0_din(Block_newFuncRoot_proc_proc11_U0_convSet_0_din),
    .convSet_0_num_data_valid(3'd0),
    .convSet_0_fifo_cap(3'd0),
    .convSet_0_full_n(convSet_0_full_n),
    .convSet_0_write(Block_newFuncRoot_proc_proc11_U0_convSet_0_write),
    .empty(empty_92_dout)
);

TopPL_Block_newFuncRoot_proc_proc12 Block_newFuncRoot_proc_proc12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_newFuncRoot_proc_proc12_U0_ap_start),
    .ap_done(Block_newFuncRoot_proc_proc12_U0_ap_done),
    .ap_continue(Block_newFuncRoot_proc_proc12_U0_ap_continue),
    .ap_idle(Block_newFuncRoot_proc_proc12_U0_ap_idle),
    .ap_ready(Block_newFuncRoot_proc_proc12_U0_ap_ready),
    .conv1(conv1_channel_dout),
    .empty(Block_newFuncRoot_proc_proc12_U0_empty)
);

TopPL_Block_newFuncRoot_proc_proc13 Block_newFuncRoot_proc_proc13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_newFuncRoot_proc_proc13_U0_ap_start),
    .ap_done(Block_newFuncRoot_proc_proc13_U0_ap_done),
    .ap_continue(Block_newFuncRoot_proc_proc13_U0_ap_continue),
    .ap_idle(Block_newFuncRoot_proc_proc13_U0_ap_idle),
    .ap_ready(Block_newFuncRoot_proc_proc13_U0_ap_ready),
    .convSet_1_din(Block_newFuncRoot_proc_proc13_U0_convSet_1_din),
    .convSet_1_num_data_valid(3'd0),
    .convSet_1_fifo_cap(3'd0),
    .convSet_1_full_n(convSet_1_full_n),
    .convSet_1_write(Block_newFuncRoot_proc_proc13_U0_convSet_1_write),
    .empty(empty_dout)
);

TopPL_fifo_w32_d2_S conv0_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(receive4AIE_1_U0_return_r),
    .if_full_n(conv0_channel_full_n),
    .if_write(receive4AIE_1_U0_ap_done),
    .if_dout(conv0_channel_dout),
    .if_num_data_valid(conv0_channel_num_data_valid),
    .if_fifo_cap(conv0_channel_fifo_cap),
    .if_empty_n(conv0_channel_empty_n),
    .if_read(Block_newFuncRoot_proc_proc_U0_ap_ready)
);

TopPL_fifo_w32_d2_S conv1_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(receive4AIE_U0_return_r),
    .if_full_n(conv1_channel_full_n),
    .if_write(receive4AIE_U0_ap_done),
    .if_dout(conv1_channel_dout),
    .if_num_data_valid(conv1_channel_num_data_valid),
    .if_fifo_cap(conv1_channel_fifo_cap),
    .if_empty_n(conv1_channel_empty_n),
    .if_read(Block_newFuncRoot_proc_proc12_U0_ap_ready)
);

TopPL_fifo_w32_d2_S empty_92_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_newFuncRoot_proc_proc_U0_empty),
    .if_full_n(empty_92_full_n),
    .if_write(Block_newFuncRoot_proc_proc_U0_ap_done),
    .if_dout(empty_92_dout),
    .if_num_data_valid(empty_92_num_data_valid),
    .if_fifo_cap(empty_92_fifo_cap),
    .if_empty_n(empty_92_empty_n),
    .if_read(Block_newFuncRoot_proc_proc11_U0_ap_ready)
);

TopPL_fifo_w32_d2_S empty_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_newFuncRoot_proc_proc12_U0_empty),
    .if_full_n(empty_full_n),
    .if_write(Block_newFuncRoot_proc_proc12_U0_ap_done),
    .if_dout(empty_dout),
    .if_num_data_valid(empty_num_data_valid),
    .if_fifo_cap(empty_fifo_cap),
    .if_empty_n(empty_empty_n),
    .if_read(Block_newFuncRoot_proc_proc13_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_receive4AIE_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_receive4AIE_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_receive4AIE_1_U0_ap_ready <= ap_sync_receive4AIE_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_receive4AIE_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_receive4AIE_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_receive4AIE_U0_ap_ready <= ap_sync_receive4AIE_U0_ap_ready;
        end
    end
end

assign Block_newFuncRoot_proc_proc11_U0_ap_continue = ap_sync_continue;

assign Block_newFuncRoot_proc_proc11_U0_ap_start = empty_92_empty_n;

assign Block_newFuncRoot_proc_proc12_U0_ap_continue = empty_full_n;

assign Block_newFuncRoot_proc_proc12_U0_ap_start = conv1_channel_empty_n;

assign Block_newFuncRoot_proc_proc13_U0_ap_continue = ap_sync_continue;

assign Block_newFuncRoot_proc_proc13_U0_ap_start = empty_empty_n;

assign Block_newFuncRoot_proc_proc_U0_ap_continue = empty_92_full_n;

assign Block_newFuncRoot_proc_proc_U0_ap_start = conv0_channel_empty_n;

assign ap_done = ap_sync_done;

assign ap_idle = (receive4AIE_U0_ap_idle & receive4AIE_1_U0_ap_idle & (empty_empty_n ^ 1'b1) & (empty_92_empty_n ^ 1'b1) & (conv1_channel_empty_n ^ 1'b1) & (conv0_channel_empty_n ^ 1'b1) & Block_newFuncRoot_proc_proc_U0_ap_idle & Block_newFuncRoot_proc_proc13_U0_ap_idle & Block_newFuncRoot_proc_proc12_U0_ap_idle & Block_newFuncRoot_proc_proc11_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (Block_newFuncRoot_proc_proc13_U0_ap_done & Block_newFuncRoot_proc_proc11_U0_ap_done);

assign ap_sync_ready = (ap_sync_receive4AIE_U0_ap_ready & ap_sync_receive4AIE_1_U0_ap_ready);

assign ap_sync_receive4AIE_1_U0_ap_ready = (receive4AIE_1_U0_ap_ready | ap_sync_reg_receive4AIE_1_U0_ap_ready);

assign ap_sync_receive4AIE_U0_ap_ready = (receive4AIE_U0_ap_ready | ap_sync_reg_receive4AIE_U0_ap_ready);

assign convSet_0_din = Block_newFuncRoot_proc_proc11_U0_convSet_0_din;

assign convSet_0_write = Block_newFuncRoot_proc_proc11_U0_convSet_0_write;

assign convSet_1_din = Block_newFuncRoot_proc_proc13_U0_convSet_1_din;

assign convSet_1_write = Block_newFuncRoot_proc_proc13_U0_convSet_1_write;

assign receive4AIE_1_U0_ap_continue = conv0_channel_full_n;

assign receive4AIE_1_U0_ap_start = ((ap_sync_reg_receive4AIE_1_U0_ap_ready ^ 1'b1) & ap_start);

assign receive4AIE_U0_ap_continue = conv1_channel_full_n;

assign receive4AIE_U0_ap_start = ((ap_sync_reg_receive4AIE_U0_ap_ready ^ 1'b1) & ap_start);

assign receive_fifo_0_din = receive4AIE_1_U0_receive_fifo_0_din;

assign receive_fifo_0_write = receive4AIE_1_U0_receive_fifo_0_write;

assign receive_fifo_1_din = receive4AIE_U0_receive_fifo_1_din;

assign receive_fifo_1_write = receive4AIE_U0_receive_fifo_1_write;

assign sweep_rx0_0_TREADY = receive4AIE_1_U0_sweep_rx0_0_TREADY;

assign sweep_rx0_1_TREADY = receive4AIE_U0_sweep_rx0_1_TREADY;

endmodule //TopPL_dataflow_in_loop_VITIS_LOOP_220_2_1
