Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct  7 14:37:36 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file Advios_control_sets_placed.rpt
| Design       : Advios
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                   Enable Signal                  |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  clk         |                                                  |                                                                                     |                2 |              6 |
|  clk         |                                                  | reset                                                                               |                3 |              8 |
|  clk         | grp_Advios_LedControl_fu_70/counter_V[3]_i_2_n_0 | grp_Advios_LedControl_fu_70/counter_V                                               |                2 |              8 |
|  clk         | grp_Advios_LedControl_fu_70/E[0]                 |                                                                                     |                1 |              8 |
|  clk         | grp_Advios_modulate_clock_fu_90/ap_CS_fsm_state2 | grp_Advios_modulate_clock_fu_90/grp_Advios_modulate_clock_fu_90_clk_second_o_ap_vld |                7 |             52 |
+--------------+--------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


