#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 17 14:21:20 2025
# Process ID: 24994
# Current directory: /home/arjunmallay/riscv-master
# Command line: vivado
# Log file: /home/arjunmallay/riscv-master/vivado.log
# Journal file: /home/arjunmallay/riscv-master/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.3/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.0/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.1/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.3 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au250/1.3/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au280/production/1.1/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/board_files/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.0 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.0/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.1 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.1/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /opt/Xilinx/Vivado/2018.2/data/boards/board_files/au200/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project riscv-org /home/arjunmallay/riscv-master/riscv-org -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/arjunmallay/riscv-master/core/riscv/riscv_divider.v /home/arjunmallay/riscv-master/core/riscv/riscv_core.v /home/arjunmallay/riscv-master/core/riscv/riscv_lsu.v /home/arjunmallay/riscv-master/core/riscv/riscv_mmu.v /home/arjunmallay/riscv-master/core/riscv/riscv_csr_regfile.v /home/arjunmallay/riscv-master/core/riscv/riscv_multiplier.v /home/arjunmallay/riscv-master/core/riscv/riscv_xilinx_2r1w.v /home/arjunmallay/riscv-master/core/riscv/riscv_fetch.v /home/arjunmallay/riscv-master/core/riscv/riscv_csr.v /home/arjunmallay/riscv-master/core/riscv/riscv_defs.v /home/arjunmallay/riscv-master/core/riscv/riscv_decode.v /home/arjunmallay/riscv-master/core/riscv/riscv_regfile.v /home/arjunmallay/riscv-master/core/riscv/riscv_exec.v /home/arjunmallay/riscv-master/core/riscv/riscv_decoder.v /home/arjunmallay/riscv-master/core/riscv/riscv_issue.v /home/arjunmallay/riscv-master/core/riscv/riscv_pipe_ctrl.v /home/arjunmallay/riscv-master/core/riscv/riscv_alu.v /home/arjunmallay/riscv-master/core/riscv/riscv_trace_sim.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/instruction_memory_add.v /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/fetch_tb.v /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/instruction_memory.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/memory.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj riscv_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_csr_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_issue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_issue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_lsu
INFO: [VRFC 10-311] analyzing module riscv_lsu_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/core/riscv/riscv_xilinx_2r1w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_xilinx_2r1w
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:127]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6d84fdcaf01f4d009d06b25dcd45d06c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port mem_d_error_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port mem_d_resp_tag_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:78]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port mem_i_valid_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port mem_i_error_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port intr_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port dsize_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:121]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port dwr_i [/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_alu
Compiling module xil_defaultlib.riscv_exec
Compiling module xil_defaultlib.riscv_decoder
Compiling module xil_defaultlib.riscv_decode_default
Compiling module xil_defaultlib.riscv_mmu(SUPPORT_MMU=0)
Compiling module xil_defaultlib.riscv_lsu_fifo(WIDTH=36,DEPTH=2,...
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.riscv_csr_regfile
Compiling module xil_defaultlib.riscv_csr(SUPPORT_SUPER=0)
Compiling module xil_defaultlib.riscv_multiplier
Compiling module xil_defaultlib.riscv_divider
Compiling module xil_defaultlib.riscv_pipe_ctrl
Compiling module xil_defaultlib.riscv_regfile_default
Compiling module xil_defaultlib.riscv_issue
Compiling module xil_defaultlib.riscv_fetch(SUPPORT_MMU=0)
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 14:30:07 2025...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6714.938 ; gain = 0.000 ; free physical = 408023 ; free virtual = 557675
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arjunmallay/riscv-master/riscv-org/riscv-org.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_tb_behav -key {Behavioral:sim_1:Functional:riscv_tb} -tclbatch {riscv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source riscv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Displaying Data Written to memory
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 6794.344 ; gain = 8.008 ; free physical = 407995 ; free virtual = 557655
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 6794.344 ; gain = 70.566 ; free physical = 407996 ; free virtual = 557656
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 6794.344 ; gain = 79.406 ; free physical = 407996 ; free virtual = 557656
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 14:31:53 2025...
