
---------- Begin Simulation Statistics ----------
final_tick                               119157089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667348                       # Number of bytes of host memory used
host_op_rate                                   402199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.37                       # Real time elapsed on the host
host_tick_rate                              474021413                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119157                       # Number of seconds simulated
sim_ticks                                119157089000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191571                       # CPI: cycles per instruction
system.cpu.discardedOps                        970762                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3218514                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839228                       # IPC: instructions per cycle
system.cpu.numCycles                        119157089                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       115938575                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       135076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       273626                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            295                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6498298                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5088590                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349136                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4084687                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4077890                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.833598                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  315008                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675629                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102897                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37436                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43801673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43801673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43810241                       # number of overall hits
system.cpu.dcache.overall_hits::total        43810241                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138811                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138990                       # number of overall misses
system.cpu.dcache.overall_misses::total        138990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4508188000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4508188000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4508188000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4508188000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43940484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43940484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43949231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43949231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32477.166795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32477.166795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32435.340672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32435.340672                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125422                       # number of writebacks
system.cpu.dcache.writebacks::total            125422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8954                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       129857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       129857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       130028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       130028                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3737785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3737785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3751429000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3751429000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28783.854548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28783.854548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28850.932107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28850.932107                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37598383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37598383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    624040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    624040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37619580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37619580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29440.015096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29440.015096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21028                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    569947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    569947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27104.194407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27104.194407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6203290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6203290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       117614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       117614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3884148000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3884148000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33024.537895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33024.537895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8785                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8785                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       108829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       108829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167838000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167838000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29108.399416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29108.399416                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8568                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          179                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          179                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8747                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          171                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          171                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13644000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13644000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019550                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019550                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79789.473684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79789.473684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2026.252014                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43940601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            130029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            337.929239                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2026.252014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         703323037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        703323037                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48866804                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40539957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20249768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20249768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20249768                       # number of overall hits
system.cpu.icache.overall_hits::total        20249768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8538                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8538                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8538                       # number of overall misses
system.cpu.icache.overall_misses::total          8538                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    384924000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    384924000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    384924000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    384924000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20258306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20258306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20258306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20258306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45083.626142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45083.626142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45083.626142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45083.626142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7078                       # number of writebacks
system.cpu.icache.writebacks::total              7078                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8538                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8538                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8538                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8538                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    367848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    367848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    367848000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    367848000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43083.626142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43083.626142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43083.626142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43083.626142                       # average overall mshr miss latency
system.cpu.icache.replacements                   7078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20249768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20249768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8538                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8538                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    384924000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    384924000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20258306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20258306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45083.626142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45083.626142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    367848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    367848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43083.626142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43083.626142                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1452.586865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20258306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2372.722652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1452.586865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1457                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20266844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20266844                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 119157089000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 6400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               121783                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6400                       # number of overall hits
system.l2.overall_hits::.cpu.data              121783                       # number of overall hits
system.l2.overall_hits::total                  128183                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8246                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2138                       # number of overall misses
system.l2.overall_misses::.cpu.data              8246                       # number of overall misses
system.l2.overall_misses::total                 10384                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    206677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    801304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1007981000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    206677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    801304000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1007981000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           130029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          130029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.250410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.063417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.250410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.063417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96668.381665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97174.872666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97070.589368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96668.381665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97174.872666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97070.589368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    163917000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    636000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    799917000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    163917000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    636000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    799917000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.250410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.063370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.250410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.063370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074895                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76668.381665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77184.466019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77078.146078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76668.381665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77184.466019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77078.146078                       # average overall mshr miss latency
system.l2.replacements                            364                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6557                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6557                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6557                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6557                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            101533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                101533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    708012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     708012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        108829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97041.118421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97041.118421                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    562092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    562092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77041.118421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77041.118421                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    206677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    206677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.250410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96668.381665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96668.381665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    163917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    163917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.250410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76668.381665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76668.381665                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     93292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     93292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98202.105263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98202.105263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     73908000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     73908000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78292.372881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78292.372881                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9649.205038                       # Cycle average of tags in use
system.l2.tags.total_refs                      272305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.125396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.087488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1856.767662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7755.349887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.113328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.473349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.588941                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.613953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    555107                       # Number of tag accesses
system.l2.tags.data_accesses                   555107                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               51353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  332096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   32                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112523572000                       # Total gap between requests
system.mem_ctrls.avgGap                   10841465.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       263680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 574166.426640382269                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2212877.154123830609                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8240                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            1                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54229250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    213260250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25364.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25881.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       263680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        332096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks           32                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total           32                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       574166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2212877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2787044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       574166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       574166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks          269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total             269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks          269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       574166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2212877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2787312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10378                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                72902000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              51890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          267489500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7024.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25774.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8380                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   332.428428                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.070124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.686254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          481     24.07%     24.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          594     29.73%     53.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          243     12.16%     65.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          294     14.71%     80.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           55      2.75%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           47      2.35%     85.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           26      1.30%     87.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      0.85%     87.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          241     12.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                664192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                5.574087                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7504140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3988545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       36671040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9405835920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3169114500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43087594560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55710708705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.540028                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 111988131000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3978780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3190178000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         6761580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3593865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       37427880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9405835920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3018340380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43214562240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55686521865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.337045                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 112319620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3978780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2858689000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               99                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7296                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        20856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       332128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  332128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            10480000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34279500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       125423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7078                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           108829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          108829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8538                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24154                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       388039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                412193                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       499712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8174432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8674144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             364                       # Total snoops (count)
system.tol2bus.snoopTraffic                        32                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137335     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1591      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138931                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 119157089000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          406126000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17076999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         260063994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
