<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — vlsi stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (85)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (52)
<br/><span class="tag"><a href="system.html">system</a></span> (45)
<br/><span class="tag"><a href="layout.html">layout</a></span> (40)
<br/><span class="tag"><a href="algorithm.html">algorithm</a></span> (20)
</div>
<h2><span class="ttl">Stem</span> vlsi$ (<a href="../words.html">all stems</a>)</h2>
<h3>293 papers:</h3>
<dl class="toc"><dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-PanthSDL.html">DAC-2015-PanthSDL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications (<abbr title="Shreepad Panth">SP</abbr>, <abbr title="Kambiz Samadi">KS</abbr>, <abbr title="Yang Du">YD</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-VasudevanR.html">DAC-2015-VasudevanR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form (<abbr title="Vinita Vasudevan">VV</abbr>, <abbr title="M. Ramakrishna">MR</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HanyuSOMNM.html">DATE-2015-HanyuSOMNM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm (<abbr title="Takahiro Hanyu">TH</abbr>, <abbr title="Daisuke Suzuki">DS</abbr>, <abbr title="Naoya Onizawa">NO</abbr>, <abbr title="Shoun Matsunaga">SM</abbr>, <abbr title="Masanori Natsui">MN</abbr>, <abbr title="Akira Mochizuki">AM</abbr>), pp. 1006–1011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KumarK.html">DATE-2013-KumarK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Crosstalk avoidance codes for 3D VLSI (<abbr title="Rajeev Kumar">RK</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 1673–1678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhaiYZ.html">DATE-2013-ZhaiYZ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects (<abbr title="Kuangya Zhai">KZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Hao Zhuang">HZ</abbr>), pp. 1661–1666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-Gester0NPSV.html">DAC-2012-Gester0NPSV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Algorithms and data structures for fast and good VLSI routing (<abbr title="Michael Gester">MG</abbr>, <abbr title="Dirk Müller">DM</abbr>, <abbr title="Tim Nieberg">TN</abbr>, <abbr title="Christian Panten">CP</abbr>, <abbr title="Christian Schulte">CS</abbr>, <abbr title="Jens Vygen">JV</abbr>), pp. 459–464.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-Brenner.html">DATE-2012-Brenner</a></dt><dd>VLSI legalization with minimum perturbation by iterative augmentation (<abbr title="Ulrich Brenner">UB</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-Struzyna.html">DATE-2011-Struzyna</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Flow-based partitioning and position constraints in VLSI placement (<abbr title="Markus Struzyna">MS</abbr>), pp. 607–612.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChoRXP.html">DAC-2010-ChoRXP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>History-based VLSI legalization using network flow (<abbr title="Minsik Cho">MC</abbr>, <abbr title="Haoxing Ren">HR</abbr>, <abbr title="Hua Xiang">HX</abbr>, <abbr title="Ruchir Puri">RP</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-JindalAHLNW.html">DAC-2010-JindalAHLNW</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Detecting tangled logic structures in VLSI netlists (<abbr title="Tanuj Jindal">TJ</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Gi-Joon Nam">GJN</abbr>, <abbr title="Charles B. Winn">CBW</abbr>), pp. 603–608.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-CupaiuoloST.html">DATE-2010-CupaiuoloST</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/ml.html" title="ml">#ml</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector (<abbr title="Teo Cupaiuolo">TC</abbr>, <abbr title="Massimiliano Siti">MS</abbr>, <abbr title="Alessandro Tomasoni">AT</abbr>), pp. 1396–1401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-KryszczukHS.html">ICPR-2010-KryszczukHS</a> <span class="tag"><a href="../tag/orthogonal.html" title="orthogonal">#orthogonal</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Direct Printability Prediction in VLSI Using Features from Orthogonal Transforms (<abbr title="Krzysztof Kryszczuk">KK</abbr>, <abbr title="Paul Hurley">PH</abbr>, <abbr title="Robert Sayah">RS</abbr>), pp. 2764–2767.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-PatilLZWM.html">DAC-2009-PatilLZWM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions (<abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LiuTCC.html">DAC-2008-LiuTCC</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications (<abbr title="Jui-Hsiang Liu">JHL</abbr>, <abbr title="Ming-Feng Tsai">MFT</abbr>, <abbr title="Lumdo Chen">LC</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 694–697.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SrivastavaSB.html">DATE-2008-SrivastavaSB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate (<abbr title="Navin Srivastava">NS</abbr>, <abbr title="Roberto Suaya">RS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZezzaM.html">DATE-2008-ZezzaM</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>VLSI implementation of SISO arithmetic decoders for joint source channel coding (<abbr title="Simone Zezza">SZ</abbr>, <abbr title="Guido Masera">GM</abbr>), pp. 1075–1078.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-Liu.html">DAC-2007-Liu</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A General Framework for Spatial Correlation Modeling in VLSI Design (<abbr title="Frank Liu">FL</abbr>), pp. 817–822.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2007-Ghica.html">POPL-2007-Ghica</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Geometry of synthesis: a structured approach to VLSI design (<abbr title="Dan R. Ghica">DRG</abbr>), pp. 363–375.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BanerjeeS.html">DAC-2006-BanerjeeS</a> <span class="tag"><a href="../tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Are carbon nanotubes the future of VLSI interconnections? (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Navin Srivastava">NS</abbr>), pp. 809–814.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BurginCHMMSKFF.html">DAC-2006-BurginCHMMSKFF</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm (<abbr title="Felix Bürgin">FB</abbr>, <abbr title="Flavio Carbognani">FC</abbr>, <abbr title="Martin Hediger">MH</abbr>, <abbr title="Hektor Meier">HM</abbr>, <abbr title="Robert Meyer-Piening">RMP</abbr>, <abbr title="Rafael Santschi">RS</abbr>, <abbr title="Hubert Kaeslin">HK</abbr>, <abbr title="Norbert Felber">NF</abbr>, <abbr title="Wolfgang Fichtner">WF</abbr>), pp. 558–561.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DuttA.html">DATE-2006-DuttA</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Hasan Arslan">HA</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ZhaoZD.html">DAC-2005-ZhaoZD</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits (<abbr title="Chong Zhao">CZ</abbr>, <abbr title="Yi Zhao">YZ</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TiriV05a.html">DATE-2005-TiriV05a</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-VerderberZL.html">DATE-2003-VerderberZL</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>HW/SW Partitioned Optimization and VLSI-FPGA Implementation of the MPEG-2 Video Decoder (<abbr title="Matjaz Verderber">MV</abbr>, <abbr title="Andrej Zemva">AZ</abbr>, <abbr title="Damjan Lampret">DL</abbr>), pp. 20238–20243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-KhailanyDRKOT.html">HPCA-2003-KhailanyDRKOT</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Exploring the VLSI Scalability of Stream Processors (<abbr title="Brucek Khailany">BK</abbr>, <abbr title="William J. Dally">WJD</abbr>, <abbr title="Scott Rixner">SR</abbr>, <abbr title="Ujval J. Kapasi">UJK</abbr>, <abbr title="John D. Owens">JDO</abbr>, <abbr title="Brian Towles">BT</abbr>), pp. 153–164.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-AbabeiB.html">DATE-2002-AbabeiB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Timing Driven Partitioning for VLSI Circuits (<abbr title="Cristinel Ababei">CA</abbr>, <abbr title="Kia Bazargan">KB</abbr>), p. 1109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BystrovKY.html">DATE-2002-BystrovKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/partial%20order.html" title="partial order">#partial order</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Visualization of Partial Order Models in VLSI Design Flow (<abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Maciej Koutny">MK</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), p. 1089.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CarmonaJDER.html">DATE-2002-CarmonaJDER</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip (<abbr title="Ricardo Carmona-Galán">RCG</abbr>, <abbr title="Francisco Jiménez-Garrido">FJG</abbr>, <abbr title="Rafael Domínguez-Castro">RDC</abbr>, <abbr title="Servando Espejo-Meana">SEM</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 362–366.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-YmeriNMRSV.html">DATE-2002-YmeriNMRSV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate (<abbr title="Hasan Ymeri">HY</abbr>, <abbr title="Bart Nauwelaers">BN</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="David De Roest">DDR</abbr>, <abbr title="Michele Stucchi">MS</abbr>, <abbr title="Servaas Vandenberghe">SV</abbr>), p. 1113.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2002-Manohar.html">POPL-2002-Manohar</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable formal design methods for asynchronous VLSI (<abbr title="Rajit Manohar">RM</abbr>), pp. 245–246.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BaiBH.html">DAC-2001-BaiBH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits (<abbr title="Geng Bai">GB</abbr>, <abbr title="Sudhakar Bobba">SB</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Restle.html">DAC-2001-Restle</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Technical Visualizations in VLSI Design (<abbr title="Phillip Restle">PR</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SolomonH.html">DAC-2001-SolomonH</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Texture Mapping with Mipmapping to Render a VLSI Layout (<abbr title="Jeff Solomon">JS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-KirovskiLWP.html">DAC-2000-KirovskiLWP</a> <span class="tag"><a href="../tag/forensics.html" title="forensics">#forensics</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Forensic engineering techniques for VLSI CAD tools (<abbr title="Darko Kirovski">DK</abbr>, <abbr title="David T. Liu">DTL</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-BanerjeeMSH.html">DAC-1999-BanerjeeMSH</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Thermal Effects in Deep Sub-Micron VLSI Interconnects (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Chenming Hu">CH</abbr>), pp. 885–891.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-CaldwellKKM.html">DAC-1999-CaldwellKKM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Andrew A. Kennings">AAK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChuangP.html">DAC-1999-ChuangP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>SOI Digital CMOS VLSI — a Design Perspective (<abbr title="Ching-Te Chuang">CTC</abbr>, <abbr title="Ruchir Puri">RP</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-IsmailF.html">DAC-1999-IsmailF</a></dt><dd>Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 721–724.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KhatriMBOS.html">DAC-1999-KhatriMBOS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel VLSI Layout Fabric for Deep Sub-Micron Applications (<abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SundararajanP.html">DAC-1999-SundararajanP</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 72–75.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-TanSLLY.html">DAC-1999-TanSLLY</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>, <abbr title="Dragos Lungeanu">DL</abbr>, <abbr title="Jyh-Chwen Lee">JCL</abbr>, <abbr title="Li-Pen Yuan">LPY</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Hsiao.html">DATE-1999-Hsiao</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>), p. 175–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MaamarR.html">DATE-1999-MaamarR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>ADOLT — An ADaptable On — Line Testing Scheme for VLSI Circuits (<abbr title="A. Maamar">AM</abbr>, <abbr title="G. Russell">GR</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NiggemeyerR.html">DATE-1999-NiggemeyerR</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Parametric Built-In Self-Test of VLSI Systems (<abbr title="Dirk Niggemeyer">DN</abbr>, <abbr title="M. Rüffer">MR</abbr>), p. 376–?.</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-CuletuAM.html">DAC-1998-CuletuAM</a></dt><dd>A Practical Repeater Insertion Method in High Speed VLSI Circuits (<abbr title="Julian Culetu">JC</abbr>, <abbr title="Chaim Amir">CA</abbr>, <abbr title="John MacDonald">JM</abbr>), pp. 392–395.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NemaniN.html">DAC-1998-NemaniN</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Delay Estimation VLSI Circuits from a High-Level View (<abbr title="Mahadevamurty Nemani">MN</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 591–594.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-OhH.html">DAC-1998-OhH</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Rate Optimal VLSI Design from Data Flow Graph (<abbr title="Moonwook Oh">MO</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 118–121.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-OrshanskyCH.html">DAC-1998-OrshanskyCH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Performance Simulation Methodology for VLSI Circuits (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="James C. Chen">JCC</abbr>, <abbr title="Chenming Hu">CH</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Montiel-NelsonASN.html">DATE-1998-Montiel-NelsonASN</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Cell and Macrocell Compiler for GaAs VLSI Full-Custom Design (<abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="V. de Armas">VdA</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Antonio Núñez">AN</abbr>), pp. 947–948.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-UrrizaAGBN.html">DATE-1998-UrrizaAGBN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform (<abbr title="Isidoro Urriza">IU</abbr>, <abbr title="José Ignacio Artigas">JIA</abbr>, <abbr title="José I. García-Nicolás">JIGN</abbr>, <abbr title="Luis Angel Barragan">LAB</abbr>, <abbr title="Denis Navarro">DN</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ChenL.html">DAC-1997-ChenL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design (<abbr title="Howard H. Chen">HHC</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-DengiR.html">DAC-1997-DengiR</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling (<abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-DingWHP.html">DAC-1997-DingWHP</a> <span class="tag"><a href="../tag/cumulative.html" title="cumulative">#cumulative</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits (<abbr title="Chih-Shun Ding">CSD</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KarypisAKS.html">DAC-1997-KarypisAKS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel Hypergraph Partitioning: Application in VLSI Domain (<abbr title="George Karypis">GK</abbr>, <abbr title="Rajat Aggarwal">RA</abbr>, <abbr title="Vipin Kumar">VK</abbr>, <abbr title="Shashi Shekhar">SS</abbr>), pp. 526–529.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Fishburn.html">EDTC-1997-Fishburn</a></dt><dd>Shaping a VLSI wire to minimize Elmore delay (<abbr title="John P. Fishburn">JPF</abbr>), pp. 244–251.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SzekelyPPRC.html">EDTC-1997-SzekelyPPRC</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SISSSI-A tool for dynamic electro-thermal simulation of analog VLSI cells (<abbr title="Vladimir Székely">VS</abbr>, <abbr title="A. Pahi">AP</abbr>, <abbr title="András Poppe">AP</abbr>, <abbr title="Márta Rencz">MR</abbr>, <abbr title="A. Csendes">AC</abbr>), p. 617.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-MoonLK.html">SAC-1997-MoonLK</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic VLSI circuit partitioning with two-dimensional geographic crossover and zigzag mapping (<abbr title="Byung Ro Moon">BRM</abbr>, <abbr title="Yoon-Sik Lee">YSL</abbr>, <abbr title="Chun-Kyung Kim">CKK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChengTDRK.html">DAC-1996-ChengTDRK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips (<abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DuttD.html">DAC-1996-DuttD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Probability-Based Approach to VLSI Circuit Partitioning (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Wenyong Deng">WD</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-FujimotoK.html">DAC-1996-FujimotoK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VLSI Design and System Level Verification for the Mini-Disc (<abbr title="Tetsuya Fujimoto">TF</abbr>, <abbr title="Takashi Kambe">TK</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Johannes.html">DAC-1996-Johannes</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning of VLSI Circuits and Systems (<abbr title="Frank M. Johannes">FMJ</abbr>), pp. 83–87.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-TengCRK.html">DAC-1996-TengCRK</a></dt><dd>Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects (<abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-TodescoM.html">DAC-1996-TodescoM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems (<abbr title="Antonio R. W. Todesco">ARWT</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-AggarwalKW.html">STOC-1996-AggarwalKW</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Node-Disjoint Paths on the Mesh and a New Trade-Off in VLSI Layout (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Jon M. Kleinberg">JMK</abbr>, <abbr title="David P. Williamson">DPW</abbr>), pp. 585–594.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-AruruRN.html">ICPR-1996-AruruRN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span></dt><dd>A VLSI system architecture for lossless image compression (<abbr title="S. B. Aruru">SBA</abbr>, <abbr title="N. Ranganathan">NR</abbr>, <abbr title="Kameswara Rao Namuduri">KRN</abbr>), pp. 594–598.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-FerrariBG.html">ICPR-1996-FerrariBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>A VLSI array processor accelerator for k-NN classification (<abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Michele Borgatti">MB</abbr>, <abbr title="Roberto Guerrieri">RG</abbr>), pp. 723–727.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1996-GabrielliGM.html">SAC-1996-GabrielliGM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>VLSI design of a fuzzy chip that processes 2-4 inputs every 160-320 ns whichever is the fuzzy system (<abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Massimo Masetti">MM</abbr>), pp. 590–594.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Chamberlain.html">DAC-1995-Chamberlain</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Logic Simulation of VLSI Systems (<abbr title="Roger D. Chamberlain">RDC</abbr>), pp. 139–143.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-DevadasM.html">DAC-1995-DevadasM</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Survey of Optimization Techniques Targeting Low Power VLSI Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-HagenHK.html">DAC-1995-HagenHK</a> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Quantified Suboptimality of VLSI Layout Heuristics (<abbr title="Lars W. Hagen">LWH</abbr>, <abbr title="Dennis J.-H. Huang">DJHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 216–221.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Najm.html">DAC-1995-Najm</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-NajmZ.html">DAC-1995-NajmZ</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Michael Y. Zhang">MYZ</abbr>), pp. 623–627.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1995-SharpR.html">FPCA-1995-SharpR</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using a Language of Functions and Relations for VLSI Specification (<abbr title="Robin Sharp">RS</abbr>, <abbr title="Ole Rasmussen">OR</abbr>), pp. 45–54.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-GandolfiGMR.html">SAC-1995-GandolfiGMR</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>Design of a VLSI very high speed reconfigurable digital fuzzy processor (<abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Massimo Masetti">MM</abbr>, <abbr title="Marco Russo">MR</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-SastryR.html">HPCA-1995-SastryR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span></dt><dd>A VLSI Architecture for Computer the Tree-to-Tree Distance (<abbr title="Raghu Sastry">RS</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 330–339.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HarrisO.html">DAC-1994-HarrisO</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Microarchitectural Synthesis of VLSI Designs with High Test Concurrency (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KahngM.html">DAC-1994-KahngM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>), pp. 563–569.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Maly.html">DAC-1994-Maly</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Cost of Silicon Viewed from VLSI Design Perspective (<abbr title="Wojciech Maly">WM</abbr>), pp. 135–142.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-MehrotraFL.html">DAC-1994-MehrotraFL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Wentai Liu">WL</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-VacherBGRS.html">EDAC-1994-VacherBGRS</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A VLSI Implementation of Parallel Fast Fourier Transform (<abbr title="A. Vacher">AV</abbr>, <abbr title="M. Benkhebbab">MB</abbr>, <abbr title="Alain Guyot">AG</abbr>, <abbr title="T. Rousseau">TR</abbr>, <abbr title="Ali Skaf">AS</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangFF.html">EDAC-1994-WangFF</a></dt><dd>An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits (<abbr title="Jyh-Herng Wang">JHW</abbr>, <abbr title="Jen-Teng Fan">JTF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 562–566.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CarlsonC.html">DAC-1993-CarlsonC</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering (<abbr title="Bradley S. Carlson">BSC</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CongS.html">DAC-1993-CongS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="M'Lissa Smith">MS</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DaoMHOM.html">DAC-1993-DaoMHOM</a></dt><dd>A Compaction Method for Full Chip VLSI Layouts (<abbr title="Joseph Dao">JD</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>, <abbr title="Tsuneo Hamai">TH</abbr>, <abbr title="Chusei Ogawa">CO</abbr>, <abbr title="Shojiro Mori">SM</abbr>), pp. 407–412.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-DharchoudhuryK.html">DAC-1993-DharchoudhuryK</a> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 154–158.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-SilvaK.html">DAC-1993-SilvaK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Active Documentation: A New Interface for VLSI Design (<abbr title="Mário J. Silva">MJS</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 654–660.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Yarnikh.html">DAC-1993-Yarnikh</a></dt><dd>The State of CAD and VLSI in Russia (<abbr title="Valery Yarnikh">VY</abbr>), pp. 707–708.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1993-SinghalAL.html">SIGMOD-1993-SinghalAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>DDB: An Object Oriented Design Data Manager for VLSI CAD (<abbr title="Anoop Singhal">AS</abbr>, <abbr title="Robert M. Arlein">RMA</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 467–470.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-ACS-1993-GamoSKMH.html">HCI-ACS-1993-GamoSKMH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span></dt><dd>Collaboration of Line and Staff in Fully Automated VLSI Factory (<abbr title="Yoshimi Gamo">YG</abbr>, <abbr title="Wataru Susaki">WS</abbr>, <abbr title="Kouichi Kurokawa">KK</abbr>, <abbr title="Hirokazu Miyoshi">HM</abbr>, <abbr title="Toshio Hori">TH</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BombanaBCFSZ.html">SEKE-1993-BombanaBCFSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Expert Solution to Functional Testability Analysis of VLSI Circuits (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Giacomo Buonanno">GB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 263–265.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BourbakisR.html">SEKE-1993-BourbakisR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>An Expert Tool For Automatic Visual VLSI Reverse Engineering (<abbr title="Nikolaos G. Bourbakis">NGB</abbr>, <abbr title="D. Rice">DR</abbr>), pp. 73–77.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Gebotys.html">DAC-1992-Gebotys</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Scheduling and Allocation of Embedded VLSI Chips (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 116–119.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Sur-KolayB.html">DAC-1992-Sur-KolayB</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning (<abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Chen.html">DAC-1991-Chen</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit (<abbr title="Chien-In Henry Chen">CIHC</abbr>), pp. 287–290.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-FangCFC.html">DAC-1991-FangCFC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems (<abbr title="Sung-Chuan Fang">SCF</abbr>, <abbr title="Kuo-En Chang">KEC</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>, <abbr title="Sao-Jie Chen">SJC</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Harrison.html">DAC-1991-Harrison</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI Layout Compaction Using Radix Priority Search Trees (<abbr title="Andrew J. Harrison">AJH</abbr>), pp. 732–735.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Hwang.html">DAC-1991-Hwang</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>REX — A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis (<abbr title="Jerry P. Hwang">JPH</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MassonEBWC.html">DAC-1991-MassonEBWC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System (<abbr title="Christian Masson">CM</abbr>, <abbr title="Remy Escassut">RE</abbr>, <abbr title="Denis Barbier">DB</abbr>, <abbr title="Daniel Winer">DW</abbr>, <abbr title="Gregory Chevallier">GC</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WuR.html">DAC-1991-WuR</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits (<abbr title="David M. Wu">DMW</abbr>, <abbr title="Charles E. Radke">CER</abbr>), pp. 291–295.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1991-ChiuehK.html">SIGMOD-1991-ChiuehK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Trait: An Attribute Management System for VLSI Design Objects (<abbr title="Tzi-cker Chiueh">TcC</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 228–237.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1991-Herrmann.html">ML-1991-Herrmann</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning Analytical Knowledge About VLSI-Design from Observation (<abbr title="Jürgen Herrmann">JH</abbr>), pp. 610–614.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-CarlsonR.html">DAC-1990-CarlsonR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW (<abbr title="Erik C. Carlson">ECC</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 253–259.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Jabri.html">DAC-1990-Jabri</a> <span class="tag"><a href="../tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>BREL — a Prolog Knowledge-based System Shell for VLSI CAD (<abbr title="Marwan A. Jabri">MAJ</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Spreitzer.html">DAC-1990-Spreitzer</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Comparing Structurally Different Views of a VLSI Design (<abbr title="Mike Spreitzer">MS</abbr>), pp. 200–212.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-SutanthavibulS.html">DAC-1990-SutanthavibulS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An Adaptive Timing-Driven Layout for High Speed VLSI (<abbr title="Suphachai Sutanthavibul">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-BolsensRCM.html">DAC-1989-BolsensRCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour (<abbr title="Ivo Bolsens">IB</abbr>, <abbr title="W. De Rammelaere">WDR</abbr>, <abbr title="Luc J. M. Claesen">LJMC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-BonapaceL.html">DAC-1989-BonapaceL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An O(nlogm) Algorithm for VLSI Design Rule Checking (<abbr title="Charles R. Bonapace">CRB</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 503–507.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-DuttaM.html">DAC-1989-DuttaM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Automatic Sizing of Power/Ground (P/G) Networks in VLSI (<abbr title="Rajiv Dutta">RD</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 783–786.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Ghewala.html">DAC-1989-Ghewala</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>CrossCheck: A Cell Based VLSI Testability Solution (<abbr title="T. Ghewala">TG</abbr>), pp. 706–709.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-HoevenLDD.html">DAC-1989-HoevenLDD</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model for the High Level Description and Simulation of VLSI Networks (<abbr title="A. J. van der Hoeven">AJvdH</abbr>, <abbr title="A. A. de Lange">AAdL</abbr>, <abbr title="Ed F. Deprettere">EFD</abbr>, <abbr title="Patrick Dewilde">PD</abbr>), pp. 738–741.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-JonePP.html">DAC-1989-JonePP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Scheme for Overlaying Concurrent Testing of VLSI Circuits (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="M. Pereira">MP</abbr>), pp. 531–536.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Karatsu.html">DAC-1989-Karatsu</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>VLSI Design Language Standardization Effort in Japan (<abbr title="Osamu Karatsu">OK</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SiepmannZ.html">DAC-1989-SiepmannZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object-Oriented Datamodel for the VLSI Design System PLAYOUT (<abbr title="Ernst Siepmann">ES</abbr>, <abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 814–817.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WaterkampWBRS.html">DAC-1989-WaterkampWBRS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Technology Tracking of Non Manhattan VLSI Layout (<abbr title="J. Waterkamp">JW</abbr>, <abbr title="R. Wicke">RW</abbr>, <abbr title="R. Brück">RB</abbr>, <abbr title="M. Reinhardt">MR</abbr>, <abbr title="G. Schrammeck">GS</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WeninVCLG.html">DAC-1989-WeninVCLG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Rule-based VLSI Verification System Constrained by Layout Parasitics (<abbr title="Jacques Wenin">JW</abbr>, <abbr title="Johan Verhasselt">JV</abbr>, <abbr title="Marc Van Camp">MVC</abbr>, <abbr title="Jean Leonard">JL</abbr>, <abbr title="Pierre Guebels">PG</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Yu.html">DAC-1989-Yu</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD (<abbr title="M. L. Yu">MLY</abbr>), pp. 412–417.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fpca.png" alt="FPCA"/><a href="../FPCA-1989-WeissSS.html">FPCA-1989-WeissSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span></dt><dd>Architectural Improvements for Data-Driven VLSI Processing Arrays (<abbr title="Shlomit Weiss">SW</abbr>, <abbr title="Ilan Y. Spillinger">IYS</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>), pp. 243–259.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BaerLMNSW.html">DAC-1988-BaerLMNSW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Notation for Describing Multiple Views of VLSI Circuits (<abbr title="Jean-Loup Baer">JLB</abbr>, <abbr title="Meei-Chiueh Liem">MCL</abbr>, <abbr title="Larry McMurchie">LM</abbr>, <abbr title="Rudolf Nottrott">RN</abbr>, <abbr title="Lawrence Snyder">LS</abbr>, <abbr title="Wayne Winder">WW</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BarthS.html">DAC-1988-BarthS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>A Structural Representation for VLSI Design (<abbr title="Richard Barth">RB</abbr>, <abbr title="Bertrand Serlet">BS</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BergstraesserGHW.html">DAC-1988-BergstraesserGHW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture (<abbr title="Thomas Bergstraesser">TB</abbr>, <abbr title="Jürgen Gessner">JG</abbr>, <abbr title="Karlheinz Hafner">KH</abbr>, <abbr title="Stefan Wallstab">SW</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Cai.html">DAC-1988-Cai</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Pads, Single Layer Power Net Routing in VLSI Circuits (<abbr title="H. Cai">HC</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChenB.html">DAC-1988-ChenB</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Module Area Estimator for VLSI Layout (<abbr title="Xinghao Chen">XC</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChenP.html">DAC-1988-ChenP</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Database Management System for a VLSI Design System (<abbr title="Gwo-Dong Chen">GDC</abbr>, <abbr title="Tai-Ming Parng">TMP</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChiangNL.html">DAC-1988-ChiangNL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2 (<abbr title="Kuang-Wei Chiang">KWC</abbr>, <abbr title="Surendra Nahar">SN</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 471–475.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-GebotysE.html">DAC-1988-GebotysE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>VLSI Design Synthesis with Testability (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-HenkelG.html">DAC-1988-HenkelG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>RISCE — A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification (<abbr title="Volker Henkel">VH</abbr>, <abbr title="Ulrich Golze">UG</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-KuoF.html">DAC-1988-KuoF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Spare Allocation and Reconfiguration in Large Area VLSI (<abbr title="Sy-Yen Kuo">SYK</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>), pp. 609–612.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-WidyaLW.html">DAC-1988-WidyaLW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Concurrency Control in a VLSI Design Database (<abbr title="Ing Widya">IW</abbr>, <abbr title="T. G. R. van Leuken">TGRvL</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-WimerKC.html">DAC-1988-WimerKC</a></dt><dd>Optimal Aspect Ratios of Building Blocks in VLSI (<abbr title="Shmuel Wimer">SW</abbr>, <abbr title="Israel Koren">IK</abbr>, <abbr title="Israel Cederbaum">IC</abbr>), pp. 66–72.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-WolfL.html">DAC-1988-WolfL</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Object Type Oriented Data Modeling for VLSI Data Management (<abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="T. G. R. van Leuken">TGRvL</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-XiongK.html">DAC-1988-XiongK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>The Constrained Via Minimization Problem for PCB and VLSI Design (<abbr title="Xiao-Ming Xiong">XMX</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Zimmerman.html">DAC-1988-Zimmerman</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A New Area and Shape Function Estimation Technique for VLSI Layouts (<abbr title="Gerhard Zimmermann">GZ</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-AggarwalCR.html">STOC-1988-AggarwalCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Consumption in VLSI Circuits (Preliminary Version) (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-Reintjes88.html">JICSCP-1988-Reintjes88</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A VLSI Design Environment in PROLOG (<abbr title="Peter B. Reintjes">PBR</abbr>), pp. 70–81.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-CarpenterH.html">DAC-1987-CarpenterH</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Generating Incremental VLSI Compaction Spacing Constraints (<abbr title="C. W. Carpenter">CWC</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 291–297.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-DemersJFC.html">DAC-1987-DemersJFC</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools (<abbr title="L.-P. Demers">LPD</abbr>, <abbr title="P. Jacques">PJ</abbr>, <abbr title="S. Fauvel">SF</abbr>, <abbr title="Eduard Cerny">EC</abbr>), pp. 750–756.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-LathropHK.html">DAC-1987-LathropHK</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional Abstraction from Structure in VLSI Simulation Models (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert J. Hall">RJH</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 822–828.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Maly.html">DAC-1987-Maly</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Realistic Fault Modeling for VLSI Testing (<abbr title="Wojciech Maly">WM</abbr>), pp. 173–180.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Steele.html">DAC-1987-Steele</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An Expert System Application in Semicustom VLSI Design (<abbr title="R. L. Steele">RLS</abbr>), pp. 679–688.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-WongL.html">DAC-1987-WongL</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Array Optimization for VLSI Synthesis (<abbr title="D. F. Wong">DFW</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-YuKL.html">DAC-1987-YuKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI Circuit Testing Using an Adaptive Optimization Model (<abbr title="Philip S. Yu">PSY</abbr>, <abbr title="C. Mani Krishna">CMK</abbr>, <abbr title="Yann-Hang Lee">YHL</abbr>), pp. 399–406.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-MukherjeeB.html">SIGIR-1987-MukherjeeB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/retrieval.html" title="retrieval">#retrieval</a></span></dt><dd>A VLSI Chip for Efficient Transmission and Retrieval of Information (<abbr title="Amar Mukherjee">AM</abbr>, <abbr title="Mostafa A. Bassiouni">MAB</abbr>), pp. 208–216.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-BeckKT.html">ASPLOS-1987-BeckKT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>VLSI Assist For a Multiprocessor (<abbr title="Bob Beck">BB</abbr>, <abbr title="Bob Kasten">BK</abbr>, <abbr title="Shreekant S. Thakkar">SST</abbr>), pp. 10–20.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-AdolphRS.html">DAC-1986-AdolphRS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>A frame based system for representing knowledge about VLSI design: a proposal (<abbr title="W. Stephen Adolph">WSA</abbr>, <abbr title="Hassan K. Reghbati">HKR</abbr>, <abbr title="Amar Sanmugasunderam">AS</abbr>), pp. 671–676.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-BushnellD.html">DAC-1986-BushnellD</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI CAD tool integration using the Ulysses environment (<abbr title="Michael L. Bushnell">MLB</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 55–61.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-DevadasN.html">DAC-1986-DevadasN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>GENIE: a generalized array optimizer for VLSI synthesis (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 631–637.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-FrisonG.html">DAC-1986-FrisonG</a> <span class="tag"><a href="../tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MADMACS: a new VLSI layout macro editor (<abbr title="Patrice Frison">PF</abbr>, <abbr title="Eric Gautrin">EG</abbr>), pp. 654–658.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Hartoog.html">DAC-1986-Hartoog</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Analysis of placement procedures for VLSI standard cell layout (<abbr title="Mark R. Hartoog">MRH</abbr>), pp. 314–319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KurdahiP.html">DAC-1986-KurdahiP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PLEST: a program for area estimation of VLSI integrated circuits (<abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 467–473.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Larsen.html">DAC-1986-Larsen</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis (<abbr title="Robert P. Larsen">RPL</abbr>), pp. 768–777.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-LathropK.html">DAC-1986-LathropK</a></dt><dd>Precedent-based manipulation of VLSI structures (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 667–670.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Maly.html">DAC-1986-Maly</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal order of the VLSI IC testing sequence (<abbr title="Wojciech Maly">WM</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-NandyR.html">DAC-1986-NandyR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Dual quadtree representation for VLSI designs (<abbr title="S. K. Nandy">SKN</abbr>, <abbr title="L. V. Ramakrishnan">LVR</abbr>), pp. 663–666.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Peng.html">DAC-1986-Peng</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of VLSI systems with the CAMAD design aid (<abbr title="Zebo Peng">ZP</abbr>), pp. 278–284.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-StrojwasBBMS.html">DAC-1986-StrojwasBBMS</a></dt><dd>Yield of VLSI circuits: myths vs. reality (panel) (<abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Clark Beck">CB</abbr>, <abbr title="Dennis Buss">DB</abbr>, <abbr title="Tülin Erdim Mangir">TEM</abbr>, <abbr title="Charles H. Stapper">CHS</abbr>), pp. 234–235.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WatanabeA.html">DAC-1986-WatanabeA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Flute — a floorplanning agent for full custom VLSI design (<abbr title="Hiroyuki Watanabe">HW</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>), pp. 601–607.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Wolf.html">DAC-1986-Wolf</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An object-oriented, procedural database for VLSI chip planning (<abbr title="Wayne Wolf">WW</abbr>), pp. 744–751.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Siegel.html">STOC-1986-Siegel</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Aspects of Information Flow in VLSI Circuits (Extended Abstract) (<abbr title="Alan Siegel">AS</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-Chen.html">POPL-1986-Chen</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Language and its Compilation to Multiprocessor Machines or VLSI (<abbr title="Marina C. Chen">MCC</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1986-JonesS.html">POPL-1986-JonesS</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Hierarchical VLSI Design Systems Based on Attribute Grammars (<abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Janos Simon">JS</abbr>), pp. 58–69.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Gupta86.html">ICLP-1986-Gupta86</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Test-pattern Generation for VLSI Circuits in a Prolog Environment (<abbr title="Rajiv Gupta">RG</abbr>), pp. 528–535.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-AgrawalCPLMPSB.html">DAC-1985-AgrawalCPLMPSB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Workstations (panel discussion): a complete solution to the VLSI designer? (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Frederick L. Cohen">FLC</abbr>, <abbr title="Chet A. Palesko">CAP</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>, <abbr title="Mark Miller">MM</abbr>, <abbr title="Mike Price">MP</abbr>, <abbr title="David W. Smith">DWS</abbr>, <abbr title="Nicholas P. Van Brunt">NPVB</abbr>), pp. 219–225.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-AndouYMKSH.html">DAC-1985-AndouYMKSH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic routing algorithm for VLSI (<abbr title="Hiroshi Andou">HA</abbr>, <abbr title="Ichiro Yamamoto">IY</abbr>, <abbr title="Yuuko Mori">YM</abbr>, <abbr title="Yutaka Koike">YK</abbr>, <abbr title="Kimikatsu Shouji">KS</abbr>, <abbr title="Kazuyuki Hirakawa">KH</abbr>), pp. 785–788.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-AnwayFR.html">DAC-1985-AnwayFR</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>PLINT layout system for VLSI chips (<abbr title="Hart Anway">HA</abbr>, <abbr title="Greg Farnham">GF</abbr>, <abbr title="Rebecca Reid">RR</abbr>), pp. 449–452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ChowdhuryB.html">DAC-1985-ChowdhuryB</a></dt><dd>The construction of minimal area power and ground nets for VLSI circuits (<abbr title="Salim U. Chowdhury">SUC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 794–797.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-ChuL.html">DAC-1985-ChuL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Technology tracking for VLSI layout design tools (<abbr title="Kung-Chao Chu">KCC</abbr>, <abbr title="Y. Edmund Lien">YEL</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Cory.html">DAC-1985-Cory</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Layla: a VLSI layout language (<abbr title="Warren E. Cory">WEC</abbr>), pp. 245–251.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-EliasBCM.html">DAC-1985-EliasBCM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The ITT VLSI design system: CAD integration in a multi-national environment (<abbr title="N. J. Elias">NJE</abbr>, <abbr title="R. J. Byrne">RJB</abbr>, <abbr title="A. D. Close">ADC</abbr>, <abbr title="Robert M. McDermott">RMM</abbr>), pp. 549–553.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Frank.html">DAC-1985-Frank</a> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Switch-level simulation of VLSI using a special-purpose data-driven computer (<abbr title="Edward H. Frank">EHF</abbr>), pp. 735–738.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-GuptaA.html">DAC-1985-GuptaA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional fault modeling and simulation for VLSI devices (<abbr title="Anil K. Gupta">AKG</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 720–726.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-HutchingsBF.html">DAC-1985-HutchingsBF</a></dt><dd>Integrated VLSI CAD systems at Digital Equipment Corporation (<abbr title="A. F. Hutchings">AFH</abbr>, <abbr title="R. J. Bonneau">RJB</abbr>, <abbr title="W. M. Fisher">WMF</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KosekiY.html">DAC-1985-KosekiY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PLAYER: a PLA design system for VLSI’s (<abbr title="Yoshiyuki Koseki">YK</abbr>, <abbr title="Teruhiko Yamada">TY</abbr>), pp. 766–769.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KowalskiT.html">DAC-1985-KowalskiT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>The VLSI design automation assistant: what’s in a knowledge base (<abbr title="Thaddeus J. Kowalski">TJK</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 252–258.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Mata.html">DAC-1985-Mata</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>ALLENDE: a procedural language for the hierarchical specification of VLSI layouts (<abbr title="José Monteiro da Mata">JMdM</abbr>), pp. 183–189.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Matson.html">DAC-1985-Matson</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macromodeling of digital MOS VLSI Circuits (<abbr title="Mark D. Matson">MDM</abbr>), pp. 141–151.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-McLellan.html">DAC-1985-McLellan</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Effective data management for VLSI design (<abbr title="Paul McLellan">PM</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-MuraokaIKMH.html">DAC-1985-MuraokaIKMH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ACTAS: an accurate timing analysis system for VLSI (<abbr title="Michiaki Muraoka">MM</abbr>, <abbr title="Hirokazu Iida">HI</abbr>, <abbr title="Hideyuki Kikuchihara">HK</abbr>, <abbr title="Michio Murakami">MM</abbr>, <abbr title="Kazuyuki Hirakawa">KH</abbr>), pp. 152–158.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-RamayyaKP.html">DAC-1985-RamayyaKP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>An automated data path synthesizer for a canonic structure, implementable in VLSI (<abbr title="Kumar Ramayya">KR</abbr>, <abbr title="Anshul Kumar">AK</abbr>, <abbr title="Surendra Prasad">SP</abbr>), pp. 381–387.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Tendolkar.html">DAC-1985-Tendolkar</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Analysis of timing failures due to random AC defects in VLSI modules (<abbr title="Nandakumar N. Tendolkar">NNT</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-WinslettBPW.html">DAC-1985-WinslettBPW</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Relational and entity-relationship model databases and specialized design files in VLSI design (<abbr title="Marianne Winslett">MW</abbr>, <abbr title="Richard Berlin">RB</abbr>, <abbr title="Thomas H. Payne">THP</abbr>, <abbr title="Gio Wiederhold">GW</abbr>), pp. 410–416.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1985-BatoryK.html">SIGMOD-1985-BatoryK</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Concepts for VLSI CAD Objects (Abstract) (<abbr title="Don S. Batory">DSB</abbr>, <abbr title="Won Kim">WK</abbr>), p. 446.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1985-AfsarmaneshMKP.html">VLDB-1985-AfsarmaneshMKP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Extensible Object-Oriented Approach to Databases for VLSI/CAD (<abbr title="Hamideh Afsarmanesh">HA</abbr>, <abbr title="Dennis McLeod">DM</abbr>, <abbr title="David Knapp">DK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-Aggarwal.html">STOC-1985-Aggarwal</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Tradeoffs for VLSI Models with Subpolynomial Delay (<abbr title="Alok Aggarwal">AA</abbr>), pp. 59–68.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-LeisersonM.html">STOC-1985-LeisersonM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Algorithms for Routing and Testing Routability of Planar VLSI Layouts (<abbr title="Charles E. Leiserson">CEL</abbr>, <abbr title="F. Miller Maley">FMM</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1985-AnantharamanCFM.html">POPL-1985-AnantharamanCFM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Path Expressions into VLSI Circuits (<abbr title="Thomas S. Anantharaman">TSA</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Michael J. Foster">MJF</abbr>, <abbr title="Bud Mishra">BM</abbr>), pp. 191–204.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-AshokMR.html">DAC-1984-AshokMR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Uniform support for information handling and problem solving required by the VLSI design process (<abbr title="V. Ashok">VA</abbr>, <abbr title="Walter Lee McKnight">WLM</abbr>, <abbr title="Jayashree Ramanathan">JR</abbr>), pp. 694–696.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-DasguptaGRWW.html">DAC-1984-DasguptaGRWW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Chip partitioning aid: A design technique for partitionability and testability in VLSI (<abbr title="Subrata Dasgupta">SD</abbr>, <abbr title="M. C. Graf">MCG</abbr>, <abbr title="Robert A. Rasmussen">RAR</abbr>, <abbr title="Ron G. Walther">RGW</abbr>, <abbr title="Tom W. Williams">TWW</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Gajski.html">DAC-1984-Gajski</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilers and expert systems for VLSI (<abbr title="Daniel D. Gajski">DDG</abbr>), pp. 86–87.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-GlasserH.html">DAC-1984-GlasserH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay and power optimization in VLSI circuits (<abbr title="Lance A. Glasser">LAG</abbr>, <abbr title="Lennox Hoyte">LH</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KozawaMT.html">DAC-1984-KozawaMT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Combine and top down block placement algorithm for hierarchical logic VLSI layout (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Hidekazu Terai">HT</abbr>), pp. 667–669.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KozminskiK.html">DAC-1984-KozminskiK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits (<abbr title="Krzysztof Kozminski">KK</abbr>, <abbr title="Edwin Kinnen">EK</abbr>), pp. 655–656.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KrieteN.html">DAC-1984-KrieteN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A VLSI design methodology based on parametric macro cells (<abbr title="R. A. Kriete">RAK</abbr>, <abbr title="R. K. Nettleton">RKN</abbr>), pp. 686–688.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-LotvinJG.html">DAC-1984-LotvinJG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Amoeba: A symbolic VLSI layout system (<abbr title="Mikhail Lotvin">ML</abbr>, <abbr title="Belinda Juran">BJ</abbr>, <abbr title="Reeni Goldin">RG</abbr>), pp. 294–300.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-MeyerAP.html">DAC-1984-MeyerAP</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A VLSI FSM design system (<abbr title="M. J. Meyer">MJM</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="R. G. Pfister">RGP</abbr>), pp. 434–440.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Mori.html">DAC-1984-Mori</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Interactive compaction router for VLSI layout (<abbr title="Hajimu Mori">HM</abbr>), pp. 137–143.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Ousterhout.html">DAC-1984-Ousterhout</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switch-level delay models for digital MOS VLSI (<abbr title="John K. Ousterhout">JKO</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-OusterhoutHMST.html">DAC-1984-OusterhoutHMST</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Magic: A VLSI layout system (<abbr title="John K. Ousterhout">JKO</abbr>, <abbr title="Gordon T. Hamachi">GTH</abbr>, <abbr title="Robert N. Mayo">RNM</abbr>, <abbr title="Walter S. Scott">WSS</abbr>, <abbr title="George S. Taylor">GST</abbr>), pp. 152–159.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-OzakiWKIS.html">DAC-1984-OzakiWKIS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MGX: An integrated symbolic layout system for VLSI (<abbr title="Masaru Ozaki">MO</abbr>, <abbr title="Miho Watanabe">MW</abbr>, <abbr title="Morio Kakinuma">MK</abbr>, <abbr title="Mikio Ikeda">MI</abbr>, <abbr title="Koji Sato">KS</abbr>), pp. 572–579.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SaucierB.html">DAC-1984-SaucierB</a> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VLSI test expertise system using a control flow model (<abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Catherine Bellon">CB</abbr>), pp. 497–503.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SteinbergM.html">DAC-1984-SteinbergM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>A knowledge based approach to VLSI CAD the redesign system (<abbr title="Louis I. Steinberg">LIS</abbr>, <abbr title="Tom M. Mitchell">TMM</abbr>), pp. 412–418.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-SuL.html">DAC-1984-SuL</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional testing techniques for digital LSI/VLSI systems (<abbr title="Stephen Y. H. Su">SYHS</abbr>, <abbr title="Tonysheng Lin">TL</abbr>), pp. 517–528.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1984-AdibaN.html">VLDB-1984-AdibaN</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span></dt><dd>Information Processing for CAD/VLSI on a Generalized Data Management System (<abbr title="Michel E. Adiba">MEA</abbr>, <abbr title="Gia Toan Nguyen">GTN</abbr>), pp. 371–374.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1984-Tanaka.html">VLDB-1984-Tanaka</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Bit-Sliced VLSI Algorithm for Search and Sort (<abbr title="Yuzuru Tanaka">YT</abbr>), pp. 225–234.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-BilardiP.html">STOC-1984-BilardiP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Minimum Area VLSI Network for O(log n) Time Sorting (<abbr title="Gianfranco Bilardi">GB</abbr>, <abbr title="Franco P. Preparata">FPP</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Blum.html">STOC-1984-Blum</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An Area-Maximum Edge Length Tradeoff for VLSI Layout (<abbr title="Norbert Blum">NB</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Mirzaian.html">STOC-1984-Mirzaian</a></dt><dd>Channel Routing in VLSI (Extended Abstract) (<abbr title="Andranik Mirzaian">AM</abbr>), pp. 101–107.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-MehlhornP.html">ICALP-1984-MehlhornP</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Area-Time Optimal VLSI Integer Multiplier with Minimum Computation Time (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Franco P. Preparata">FPP</abbr>), pp. 347–357.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-Rosenberg.html">ICALP-1984-Rosenberg</a></dt><dd>The VLSI Revolution in Theoretical Circles (<abbr title="Arnold L. Rosenberg">ALR</abbr>), pp. 23–40.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1984-Sheeran.html">LFP-1984-Sheeran</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>muFP, A Language for VLSI Design (<abbr title="Mary Sheeran">MS</abbr>), pp. 104–112.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-AhdootAC.html">DAC-1983-AhdootAC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>IBM FSD VLSI chip design methodology (<abbr title="K. Ahdoot">KA</abbr>, <abbr title="Rita R. Alvarodiaz">RRA</abbr>, <abbr title="L. Crawley">LC</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-ChangA.html">DAC-1983-ChangA</a> <span class="tag"><a href="../tag/consistency.html" title="consistency">#consistency</a></span></dt><dd>Consistency checking for MOS/VLSI circuits (<abbr title="Ning-Sang Chang">NSC</abbr>, <abbr title="Ravi Apte">RA</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Druian.html">DAC-1983-Druian</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Functional models for VLSI design (<abbr title="Roy L. Druian">RLD</abbr>), pp. 506–514.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-EliasW.html">DAC-1983-EliasW</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The IC Module Compiler, a VLSI system design aid (<abbr title="N. J. Elias">NJE</abbr>, <abbr title="Arthur W. Wetzel">AWW</abbr>), pp. 46–49.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Jouppi.html">DAC-1983-Jouppi</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Timing analysis for nMOS VLSI (<abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 411–418.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-KowalskiT.html">DAC-1983-KowalskiT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/type%20system.html" title="type system">#type system</a></span></dt><dd>The VLSI Design Automation Assistant: Prototype system (<abbr title="Thaddeus J. Kowalski">TJK</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 479–483.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-LiaoW.html">DAC-1983-LiaoW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>An algorithm to compact a VLSI symbolic layout with mixed constraints (<abbr title="Yuh-Zen Liao">YZL</abbr>, <abbr title="Chak-Kuen Wong">CKW</abbr>), pp. 107–112.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-LieberherrK.html">DAC-1983-LieberherrK</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Zeus: A hardware description language for VLSI (<abbr title="Karl J. Lieberherr">KJL</abbr>, <abbr title="Svend E. Knudsen">SEK</abbr>), pp. 17–23.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-MayoO.html">DAC-1983-MayoO</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool (<abbr title="Robert N. Mayo">RNM</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 270–276.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Moulton.html">DAC-1983-Moulton</a></dt><dd>Laying the power and ground wires on a VLSI chip (<abbr title="Anderew S. Moulton">ASM</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-RosenbergBDDPPRW.html">DAC-1983-RosenbergBDDPPRW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A vertically integrated VLSI design environment (<abbr title="Jonathan B. Rosenberg">JBR</abbr>, <abbr title="David G. Boyer">DGB</abbr>, <abbr title="John A. Dallen">JAD</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>, <abbr title="Charles J. Poirier">CJP</abbr>, <abbr title="John Poulton">JP</abbr>, <abbr title="C. Durward Rogers">CDR</abbr>, <abbr title="Neil Weste">NW</abbr>), pp. 31–38.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-RothermelM.html">DAC-1983-RothermelM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Routing method for VLSI design using irregular cells (<abbr title="Hans-Jürgen Rothermel">HJR</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-SupowitS.html">DAC-1983-SupowitS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Placement algorithms for custom VLSI (<abbr title="Kenneth J. Supowit">KJS</abbr>, <abbr title="Eric A. Slutz">EAS</abbr>), pp. 164–170.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-SzymanskiW.html">DAC-1983-SzymanskiW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Space efficient algorithms for VLSI artwork analysis (<abbr title="Thomas G. Szymanski">TGS</abbr>, <abbr title="Christopher J. Van Wyk">CJVW</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-TsukizoeSKF.html">DAC-1983-TsukizoeSKF</a></dt><dd>MACH : a high-hitting pattern checker for VLSI mask data (<abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Hiroshi Fukuda">HF</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-AhoUY.html">STOC-1983-AhoUY</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Notions of Information Transfer in VLSI Circuits (<abbr title="Alfred V. Aho">AVA</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>, <abbr title="Mihalis Yannakakis">MY</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-HambruschS.html">ICALP-1983-HambruschS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for Solving Undirected Graph Problems on VLSI (<abbr title="Susanne E. Hambrusch">SEH</abbr>, <abbr title="Janos Simon">JS</abbr>), pp. 292–303.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-LangSSS.html">ICALP-1983-LangSSS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>A Fast Sorting Algorithm for VLSI (<abbr title="Hans-Werner Lang">HWL</abbr>, <abbr title="Manfred Schimmler">MS</abbr>, <abbr title="Hartmut Schmeck">HS</abbr>, <abbr title="Heiko Schröder">HS</abbr>), pp. 408–419.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-AdachiKNS.html">DAC-1982-AdachiKNS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Hierarchical top-down layout design method for VLSI chip (<abbr title="Tohru Adachi">TA</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>, <abbr title="Mitsuyoshi Nagatani">MN</abbr>, <abbr title="Tsuneta Sudo">TS</abbr>), pp. 785–791.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Adshead.html">DAC-1982-Adshead</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards VLSI complexity: The DA algorithm scaling problem: can special DA hardware help? (<abbr title="H. G. Adshead">HGA</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BassetS.html">DAC-1982-BassetS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top down design and testability of VLSI circuits (<abbr title="Philippe Basset">PB</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 851–857.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-DonzeSJS.html">DAC-1982-DonzeSJS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Philo-a VLSI design system (<abbr title="Richard L. Donze">RLD</abbr>, <abbr title="Jacob Sanders">JS</abbr>, <abbr title="Michael Jenkins">MJ</abbr>, <abbr title="George Sporzynski">GS</abbr>), pp. 163–169.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-EustaceM.html">DAC-1982-EustaceM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>A Deterministic finite automaton approach to design rule checking for VLSI (<abbr title="R. Alan Eustace">RAE</abbr>, <abbr title="Amar Mukhopadhyay">AM</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Hassett.html">DAC-1982-Hassett</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Automated layout in ASHLAR: An approach to the problems of “General Cell” layout for VLSI (<abbr title="James E. Hassett">JEH</abbr>), pp. 777–784.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Hayes.html">DAC-1982-Hayes</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A fault simulation methodology for VLSI (<abbr title="John P. Hayes">JPH</abbr>), pp. 393–399.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Katz.html">DAC-1982-Katz</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A database approach for managing VLSI design data (<abbr title="Randy H. Katz">RHK</abbr>), pp. 274–282.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LiptonNSVV.html">DAC-1982-LiptonNSVV</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ALI: A procedural language to describe VLSI layouts (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Stephen C. North">SCN</abbr>, <abbr title="Robert Sedgewick">RS</abbr>, <abbr title="Jacobo Valdes">JV</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 467–474.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-MinS.html">DAC-1982-MinS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing functional faults in VLSI (<abbr title="Yinghua Min">YM</abbr>, <abbr title="Stephen Y. H. Su">SYHS</abbr>), pp. 384–392.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-MudgeRLA.html">DAC-1982-MudgeRLA</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Cellular image processing techniques for VLSI circuit layout validation and routing (<abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Robert M. Lougheed">RML</abbr>, <abbr title="Daniel E. Atkins">DEA</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Nash.html">DAC-1982-Nash</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>VLSI design methodology workshop (<abbr title="J. D. Nash">JDN</abbr>), p. 762.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-OusterhoutU.html">DAC-1982-OusterhoutU</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Measurements of a VLSI design (<abbr title="John K. Ousterhout">JKO</abbr>, <abbr title="David M. Ungar">DMU</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Putatunda.html">DAC-1982-Putatunda</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips (<abbr title="Rathin Putatunda">RP</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-SmithW.html">DAC-1982-SmithW</a> <span class="tag"><a href="../tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A low cost, transportable, data management system for LSI/VLSI design (<abbr title="David C. Smith">DCS</abbr>, <abbr title="Barry S. Wagner">BSW</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-TeelW.html">DAC-1982-TeelW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A logic minimizer for VLSI PLA design (<abbr title="Bill Teel">BT</abbr>, <abbr title="Doran Wilde">DW</abbr>), pp. 156–162.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-WipflerWM.html">DAC-1982-WipflerWM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A combined force and cut algorithm for hierarchical VLSI layout (<abbr title="G. J. Wipfler">GJW</abbr>, <abbr title="Manfred Wiesel">MW</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 671–677.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Carter.html">STOC-1982-Carter</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>The Theory of Signature Testing for VLSI (<abbr title="J. Lawrence Carter">JLC</abbr>), pp. 66–76.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Kissin.html">STOC-1982-Kissin</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Measuring Energy Consumption in VLSI Circuits: a Foundation (<abbr title="Gloria Kissin">GK</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Leighton.html">STOC-1982-Leighton</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Strategy for VLSI which Is Provably Good (Extended Abstract) (<abbr title="Frank Thomson Leighton">FTL</abbr>), pp. 85–98.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-MehlhornS.html">STOC-1982-MehlhornS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Las Vegas Is better than Determinism in VLSI and Distributed Computing (Extended Abstract) (<abbr title="Kurt Mehlhorn">KM</abbr>, <abbr title="Erik Meineche Schmidt">EMS</abbr>), pp. 330–337.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1982-LiptonSV.html">POPL-1982-LiptonSV</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming Aspects of VLSI (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Robert Sedgewick">RS</abbr>, <abbr title="Jacobo Valdes">JV</abbr>), pp. 57–65.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Burdick.html">DAC-1981-Burdick</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What to do when the seat of your pants wears out — the formalization of the VLSI design process (<abbr title="Ed Burdick">EB</abbr>), pp. 708–709.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-ChibaOKNIK.html">DAC-1981-ChibaOKNIK</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SHARPS: A hierarchical layout system for VLSI (<abbr title="Toru Chiba">TC</abbr>, <abbr title="Noboru Okuda">NO</abbr>, <abbr title="Takashi Kambe">TK</abbr>, <abbr title="Ikuo Nishioka">IN</abbr>, <abbr title="Tsuneo Inufushi">TI</abbr>, <abbr title="Sieji Kimura">SK</abbr>), pp. 820–827.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Corbin.html">DAC-1981-Corbin</a></dt><dd>Custom VLSI electrical rule checking in an intelligent terminal (<abbr title="L. V. Corbin">LVC</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-EdmondsonJ.html">DAC-1981-EdmondsonJ</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A low cost hierarchical system for VLSI layout and verification (<abbr title="Tom H. Edmondson">THE</abbr>, <abbr title="Richard M. Jennings">RMJ</abbr>), pp. 505–510.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-El-Ziq.html">DAC-1981-El-Ziq</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic test generation for stuck-open faults in CMOS VLSI (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 347–354.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-GoelR.html">DAC-1981-GoelR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>PODEM-X: An automatic test generation system for VLSI logic structures (<abbr title="Prabhakar Goel">PG</abbr>, <abbr title="Barry C. Rosales">BCR</abbr>), pp. 260–268.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Heller.html">DAC-1981-Heller</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Contrasts in physical design between LSI and VLSI (<abbr title="William R. Heller">WRH</abbr>), pp. 676–683.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-KozawaTSMI.html">DAC-1981-KozawaTSMI</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span></dt><dd>A concurrent pattern operation algorithm for VLSI mask data (<abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Chihei Miura">CM</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>), pp. 563–570.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-NgGK.html">DAC-1981-NgGK</a> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A timing verification system based on extracted MOS/VLSI circuit parameters (<abbr title="Pauline Ng">PN</abbr>, <abbr title="Wolfram Glauert">WG</abbr>, <abbr title="Robert Kirk">RK</abbr>), pp. 288–292.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-PatelC.html">DAC-1981-PatelC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Partitioning for VLSI placement problems (<abbr title="Arvind M. Patel">AMP</abbr>, <abbr title="L. C. Cote">LCC</abbr>), pp. 411–418.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-PerskyES.html">DAC-1981-PerskyES</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>The Hughes Automated Layout System — automated LSI/VLSI layout based on channel routing (<abbr title="G. Persky">GP</abbr>, <abbr title="C. Enger">CE</abbr>, <abbr title="D. M. Selove">DMS</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Reitmeyer.html">DAC-1981-Reitmeyer</a></dt><dd>CAD for military systems, an essential link to LSI, VLSI and VHSIC technology (<abbr title="Randolph Reitmeyer Jr.">RRJ</abbr>), pp. 3–12.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-RothermelM.html">DAC-1981-RothermelM</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Computation of power supply nets in VLSI layout (<abbr title="Hans-Jürgen Rothermel">HJR</abbr>, <abbr title="Dieter A. Mlynski">DAM</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-Williams.html">DAC-1981-Williams</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic VLSI layout verification (<abbr title="Laurin Williams">LW</abbr>), pp. 726–732.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1981-MenonH.html">VLDB-1981-MenonH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Design and Analysis of a Relational Join Operation for VLSI (<abbr title="Jai Menon">JM</abbr>, <abbr title="David K. Hsiao">DKH</abbr>), pp. 44–55.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-ChazelleM.html">STOC-1981-ChazelleM</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>A Model of Computation for VLSI with Related Complexity Results (<abbr title="Bernard Chazelle">BC</abbr>, <abbr title="Louis Monier">LM</abbr>), pp. 318–325.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-LiptonS.html">STOC-1981-LiptonS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower Bounds for VLSI (<abbr title="Richard J. Lipton">RJL</abbr>, <abbr title="Robert Sedgewick">RS</abbr>), pp. 300–307.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1981-Yao81a.html">STOC-1981-Yao81a</a></dt><dd>The Entropic Limitations on VLSI Computations (Extended Abstract) (<abbr title="Andrew Chi-Chih Yao">ACCY</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1981-PreparataV.html">ICALP-1981-PreparataV</a> <span class="tag"><a href="../tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Area-Time Optimal VLSI Networks for Computing Integer Multiplications and Discrete Fourier Transform (<abbr title="Franco P. Preparata">FPP</abbr>, <abbr title="Jean Vuillemin">JV</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Allen.html">DAC-1980-Allen</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A contemporary perspective on design automation and VLSI in the 80’s (Position Statement) (<abbr title="Jonathan Allen">JA</abbr>), pp. 338–339.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Daram.html">DAC-1980-Daram</a></dt><dd>Position statement — CAD for VLSI (<abbr title="Sam Bala Daram">SBD</abbr>), p. 642.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Gwyn.html">DAC-1980-Gwyn</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design automation trends for VLSI in the 1980s (Position Statement) (<abbr title="Charles W. Gwyn">CWG</abbr>), p. 340.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Jacobs.html">DAC-1980-Jacobs</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design automation and VLSI in the 80’s (Position Statement) (<abbr title="R. M. Jacobs">RMJ</abbr>), p. 341.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Lee.html">DAC-1980-Lee</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design tools for VLSI (Position Statement) (<abbr title="Benjamin Lee">BL</abbr>), p. 342.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-McCaw.html">DAC-1980-McCaw</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design automation and VLSI in the 80’s (Panel Discussion) (<abbr title="Carl R. McCaw">CRM</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Newton.html">DAC-1980-Newton</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The VLSI design challenge of the 80’s (Position Statement) (<abbr title="A. Richard Newton">ARN</abbr>), pp. 343–344.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Roberts.html">DAC-1980-Roberts</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VLSI — a challenge for system designers (Position Statement) (<abbr title="Martin B. Roberts">MBR</abbr>), p. 345.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Rosenberg.html">DAC-1980-Rosenberg</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>The evolution of design automation to meet the challanges of VLSI (<abbr title="Lawrence M. Rosenberg">LMR</abbr>), pp. 3–11.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-Sapiro.html">DAC-1980-Sapiro</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Desisn automation and VLSI in the 80’s (Position Statement) (<abbr title="Steve Sapiro">SS</abbr>), pp. 346–347.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1980-KungL.html">SIGMOD-1980-KungL</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Systolic (VLSI) Arrays for Relational Database Operations (<abbr title="H. T. Kung">HTK</abbr>, <abbr title="Philip L. Lehman">PLL</abbr>), pp. 105–116.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Gibson.html">DAC-1979-Gibson</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Can C.A.D. meet the VLSI design problems of the 80’s?(Panel Discussion) (<abbr title="David Gibson">DG</abbr>), p. 543.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Giuliani.html">DAC-1979-Giuliani</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Will Disign tools catch up to VLSI design (<abbr title="David Giuliani">DG</abbr>), pp. 544–545.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Hightower.html">DAC-1979-Hightower</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Can CAD meet the VLSI design problems of the 80’s (<abbr title="David W. Hightower">DWH</abbr>), pp. 552–553.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Larsen.html">DAC-1979-Larsen</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Can CAD meet the VLSI design problems of the 80’s? (<abbr title="Robert P. Larsen">RPL</abbr>), p. 551.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Lattin.html">DAC-1979-Lattin</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>VLSI design methodology the problem of the 80’s for microprocessor design (<abbr title="Bill Lattin">BL</abbr>), pp. 548–549.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-LoslebenT.html">DAC-1979-LoslebenT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Topological analysis for VLSI circuits (<abbr title="Paul Losleben">PL</abbr>, <abbr title="Kathryn Thompson">KT</abbr>), pp. 461–473.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Oakes.html">DAC-1979-Oakes</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The complete VLSI design system (<abbr title="M. F. Oakes">MFO</abbr>), pp. 452–460.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Waxman.html">DAC-1979-Waxman</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VLSI — a design challenge (<abbr title="Ronald Waxman">RW</abbr>), pp. 546–547.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Wiemann.html">DAC-1979-Wiemann</a></dt><dd>CAD system for VLSI (<abbr title="Warren Wiemann">WW</abbr>), p. 550.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1979-Thompson.html">STOC-1979-Thompson</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Area-Time Complexity for VLSI (<abbr title="Clark D. Thompson">CDT</abbr>), pp. 81–88.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>