{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 23:28:33 2022 " "Info: Processing started: Thu Apr 07 23:28:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off REGA_V -c REGA_V --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off REGA_V -c REGA_V --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "c_out\[15\]~reg0 a\[15\] clk 4.617 ns register " "Info: tsu for register \"c_out\[15\]~reg0\" (data pin = \"a\[15\]\", clock pin = \"clk\") is 4.617 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.565 ns + Longest pin register " "Info: + Longest pin to register delay is 7.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns a\[15\] 1 PIN PIN_AK7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AK7; Fanout = 1; PIN Node = 'a\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.339 ns) + CELL(0.366 ns) 7.565 ns c_out\[15\]~reg0 2 REG LCFF_X20_Y49_N7 1 " "Info: 2: + IC(6.339 ns) + CELL(0.366 ns) = 7.565 ns; Loc. = LCFF_X20_Y49_N7; Fanout = 1; REG Node = 'c_out\[15\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.705 ns" { a[15] c_out[15]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 16.21 % ) " "Info: Total cell delay = 1.226 ns ( 16.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.339 ns ( 83.79 % ) " "Info: Total interconnect delay = 6.339 ns ( 83.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.565 ns" { a[15] c_out[15]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.565 ns" { a[15] {} a[15]~combout {} c_out[15]~reg0 {} } { 0.000ns 0.000ns 6.339ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.912 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns c_out\[15\]~reg0 3 REG LCFF_X20_Y49_N7 1 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N7; Fanout = 1; REG Node = 'c_out\[15\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { clk~clkctrl c_out[15]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[15]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.565 ns" { a[15] c_out[15]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.565 ns" { a[15] {} a[15]~combout {} c_out[15]~reg0 {} } { 0.000ns 0.000ns 6.339ns } { 0.000ns 0.860ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[15]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk c_out\[8\] c_out\[8\]~reg0 11.034 ns register " "Info: tco from clock \"clk\" to destination pin \"c_out\[8\]\" through register \"c_out\[8\]~reg0\" is 11.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.912 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns c_out\[8\]~reg0 3 REG LCFF_X20_Y49_N9 1 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 1; REG Node = 'c_out\[8\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { clk~clkctrl c_out[8]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[8]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[8]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest register pin " "Info: + Longest register to pin delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c_out\[8\]~reg0 1 REG LCFF_X20_Y49_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 1; REG Node = 'c_out\[8\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_out[8]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.103 ns) + CELL(2.769 ns) 7.872 ns c_out\[8\] 2 PIN PIN_H23 0 " "Info: 2: + IC(5.103 ns) + CELL(2.769 ns) = 7.872 ns; Loc. = PIN_H23; Fanout = 0; PIN Node = 'c_out\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.872 ns" { c_out[8]~reg0 c_out[8] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.769 ns ( 35.18 % ) " "Info: Total cell delay = 2.769 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.103 ns ( 64.82 % ) " "Info: Total interconnect delay = 5.103 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.872 ns" { c_out[8]~reg0 c_out[8] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.872 ns" { c_out[8]~reg0 {} c_out[8] {} } { 0.000ns 5.103ns } { 0.000ns 2.769ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[8]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[8]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.872 ns" { c_out[8]~reg0 c_out[8] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.872 ns" { c_out[8]~reg0 {} c_out[8] {} } { 0.000ns 5.103ns } { 0.000ns 2.769ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "c_out\[0\]~reg0 a\[0\] clk 0.281 ns register " "Info: th for register \"c_out\[0\]~reg0\" (data pin = \"a\[0\]\", clock pin = \"clk\") is 0.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.912 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns c_out\[0\]~reg0 3 REG LCFF_X20_Y49_N17 1 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N17; Fanout = 1; REG Node = 'c_out\[0\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { clk~clkctrl c_out[0]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[0]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.897 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns a\[0\] 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'a\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.149 ns) 2.813 ns c_out\[0\]~reg0feeder 2 COMB LCCOMB_X20_Y49_N16 1 " "Info: 2: + IC(1.705 ns) + CELL(0.149 ns) = 2.813 ns; Loc. = LCCOMB_X20_Y49_N16; Fanout = 1; COMB Node = 'c_out\[0\]~reg0feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.854 ns" { a[0] c_out[0]~reg0feeder } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.897 ns c_out\[0\]~reg0 3 REG LCFF_X20_Y49_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.897 ns; Loc. = LCFF_X20_Y49_N17; Fanout = 1; REG Node = 'c_out\[0\]~reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { c_out[0]~reg0feeder c_out[0]~reg0 } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/REGA_Test/REGA_V.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 41.15 % ) " "Info: Total cell delay = 1.192 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.705 ns ( 58.85 % ) " "Info: Total interconnect delay = 1.705 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { a[0] c_out[0]~reg0feeder c_out[0]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { a[0] {} a[0]~combout {} c_out[0]~reg0feeder {} c_out[0]~reg0 {} } { 0.000ns 0.000ns 1.705ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { clk clk~clkctrl c_out[0]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { clk {} clk~combout {} clk~clkctrl {} c_out[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { a[0] c_out[0]~reg0feeder c_out[0]~reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { a[0] {} a[0]~combout {} c_out[0]~reg0feeder {} c_out[0]~reg0 {} } { 0.000ns 0.000ns 1.705ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4370 " "Info: Peak virtual memory: 4370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 23:28:33 2022 " "Info: Processing ended: Thu Apr 07 23:28:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
