-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity batch_align2D_region is
generic (
    C_M_AXI_MY_REGION_DATA_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MY_REGION_DATA_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_DATA_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_REGION_DATA_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_DATA_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_DATA_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MY_REGION_FCOORD_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MY_PATCHES_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_PATCHES_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_PATCHES_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MY_POS_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_POS_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_POS_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MY_DEBUG_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_DEBUG_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MY_DEBUG_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_PARAM_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_PARAM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MY_REGION_DATA_USER_VALUE : INTEGER := 0;
    C_M_AXI_MY_REGION_DATA_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MY_REGION_DATA_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_MY_REGION_FCOORD_USER_VALUE : INTEGER := 0;
    C_M_AXI_MY_REGION_FCOORD_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_MY_PATCHES_USER_VALUE : INTEGER := 0;
    C_M_AXI_MY_PATCHES_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MY_PATCHES_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_MY_POS_USER_VALUE : INTEGER := 0;
    C_M_AXI_MY_POS_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MY_POS_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_my_region_data_AWVALID : OUT STD_LOGIC;
    m_axi_my_region_data_AWREADY : IN STD_LOGIC;
    m_axi_my_region_data_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ADDR_WIDTH-1 downto 0);
    m_axi_my_region_data_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ID_WIDTH-1 downto 0);
    m_axi_my_region_data_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_region_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH-1 downto 0);
    m_axi_my_region_data_WVALID : OUT STD_LOGIC;
    m_axi_my_region_data_WREADY : IN STD_LOGIC;
    m_axi_my_region_data_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_DATA_WIDTH-1 downto 0);
    m_axi_my_region_data_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_DATA_WIDTH/8-1 downto 0);
    m_axi_my_region_data_WLAST : OUT STD_LOGIC;
    m_axi_my_region_data_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ID_WIDTH-1 downto 0);
    m_axi_my_region_data_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_WUSER_WIDTH-1 downto 0);
    m_axi_my_region_data_ARVALID : OUT STD_LOGIC;
    m_axi_my_region_data_ARREADY : IN STD_LOGIC;
    m_axi_my_region_data_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ADDR_WIDTH-1 downto 0);
    m_axi_my_region_data_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ID_WIDTH-1 downto 0);
    m_axi_my_region_data_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_region_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_data_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH-1 downto 0);
    m_axi_my_region_data_RVALID : IN STD_LOGIC;
    m_axi_my_region_data_RREADY : OUT STD_LOGIC;
    m_axi_my_region_data_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_DATA_WIDTH-1 downto 0);
    m_axi_my_region_data_RLAST : IN STD_LOGIC;
    m_axi_my_region_data_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ID_WIDTH-1 downto 0);
    m_axi_my_region_data_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_RUSER_WIDTH-1 downto 0);
    m_axi_my_region_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_BVALID : IN STD_LOGIC;
    m_axi_my_region_data_BREADY : OUT STD_LOGIC;
    m_axi_my_region_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_data_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_ID_WIDTH-1 downto 0);
    m_axi_my_region_data_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_DATA_BUSER_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_AWVALID : OUT STD_LOGIC;
    m_axi_my_region_fcoord_AWREADY : IN STD_LOGIC;
    m_axi_my_region_fcoord_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ID_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_region_fcoord_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_fcoord_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_fcoord_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_WVALID : OUT STD_LOGIC;
    m_axi_my_region_fcoord_WREADY : IN STD_LOGIC;
    m_axi_my_region_fcoord_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH/8-1 downto 0);
    m_axi_my_region_fcoord_WLAST : OUT STD_LOGIC;
    m_axi_my_region_fcoord_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ID_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_ARVALID : OUT STD_LOGIC;
    m_axi_my_region_fcoord_ARREADY : IN STD_LOGIC;
    m_axi_my_region_fcoord_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ID_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_region_fcoord_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_fcoord_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_region_fcoord_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_region_fcoord_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_RVALID : IN STD_LOGIC;
    m_axi_my_region_fcoord_RREADY : OUT STD_LOGIC;
    m_axi_my_region_fcoord_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_RLAST : IN STD_LOGIC;
    m_axi_my_region_fcoord_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ID_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_BVALID : IN STD_LOGIC;
    m_axi_my_region_fcoord_BREADY : OUT STD_LOGIC;
    m_axi_my_region_fcoord_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_region_fcoord_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_ID_WIDTH-1 downto 0);
    m_axi_my_region_fcoord_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH-1 downto 0);
    m_axi_my_patches_AWVALID : OUT STD_LOGIC;
    m_axi_my_patches_AWREADY : IN STD_LOGIC;
    m_axi_my_patches_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ADDR_WIDTH-1 downto 0);
    m_axi_my_patches_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_my_patches_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_patches_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_patches_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_patches_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_AWUSER_WIDTH-1 downto 0);
    m_axi_my_patches_WVALID : OUT STD_LOGIC;
    m_axi_my_patches_WREADY : IN STD_LOGIC;
    m_axi_my_patches_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_DATA_WIDTH-1 downto 0);
    m_axi_my_patches_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_DATA_WIDTH/8-1 downto 0);
    m_axi_my_patches_WLAST : OUT STD_LOGIC;
    m_axi_my_patches_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_my_patches_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_WUSER_WIDTH-1 downto 0);
    m_axi_my_patches_ARVALID : OUT STD_LOGIC;
    m_axi_my_patches_ARREADY : IN STD_LOGIC;
    m_axi_my_patches_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ADDR_WIDTH-1 downto 0);
    m_axi_my_patches_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_my_patches_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_patches_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_patches_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_patches_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_patches_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ARUSER_WIDTH-1 downto 0);
    m_axi_my_patches_RVALID : IN STD_LOGIC;
    m_axi_my_patches_RREADY : OUT STD_LOGIC;
    m_axi_my_patches_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_DATA_WIDTH-1 downto 0);
    m_axi_my_patches_RLAST : IN STD_LOGIC;
    m_axi_my_patches_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_my_patches_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_RUSER_WIDTH-1 downto 0);
    m_axi_my_patches_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_BVALID : IN STD_LOGIC;
    m_axi_my_patches_BREADY : OUT STD_LOGIC;
    m_axi_my_patches_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_patches_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_my_patches_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_PATCHES_BUSER_WIDTH-1 downto 0);
    m_axi_my_pos_AWVALID : OUT STD_LOGIC;
    m_axi_my_pos_AWREADY : IN STD_LOGIC;
    m_axi_my_pos_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ADDR_WIDTH-1 downto 0);
    m_axi_my_pos_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ID_WIDTH-1 downto 0);
    m_axi_my_pos_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_pos_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_pos_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_pos_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_AWUSER_WIDTH-1 downto 0);
    m_axi_my_pos_WVALID : OUT STD_LOGIC;
    m_axi_my_pos_WREADY : IN STD_LOGIC;
    m_axi_my_pos_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_DATA_WIDTH-1 downto 0);
    m_axi_my_pos_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_DATA_WIDTH/8-1 downto 0);
    m_axi_my_pos_WLAST : OUT STD_LOGIC;
    m_axi_my_pos_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ID_WIDTH-1 downto 0);
    m_axi_my_pos_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_WUSER_WIDTH-1 downto 0);
    m_axi_my_pos_ARVALID : OUT STD_LOGIC;
    m_axi_my_pos_ARREADY : IN STD_LOGIC;
    m_axi_my_pos_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ADDR_WIDTH-1 downto 0);
    m_axi_my_pos_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ID_WIDTH-1 downto 0);
    m_axi_my_pos_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_pos_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_pos_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_pos_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_pos_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ARUSER_WIDTH-1 downto 0);
    m_axi_my_pos_RVALID : IN STD_LOGIC;
    m_axi_my_pos_RREADY : OUT STD_LOGIC;
    m_axi_my_pos_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MY_POS_DATA_WIDTH-1 downto 0);
    m_axi_my_pos_RLAST : IN STD_LOGIC;
    m_axi_my_pos_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ID_WIDTH-1 downto 0);
    m_axi_my_pos_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_POS_RUSER_WIDTH-1 downto 0);
    m_axi_my_pos_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_BVALID : IN STD_LOGIC;
    m_axi_my_pos_BREADY : OUT STD_LOGIC;
    m_axi_my_pos_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_pos_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_POS_ID_WIDTH-1 downto 0);
    m_axi_my_pos_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_POS_BUSER_WIDTH-1 downto 0);
    m_axi_my_debug_AWVALID : OUT STD_LOGIC;
    m_axi_my_debug_AWREADY : IN STD_LOGIC;
    m_axi_my_debug_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ADDR_WIDTH-1 downto 0);
    m_axi_my_debug_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_my_debug_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_debug_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_debug_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_debug_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_AWUSER_WIDTH-1 downto 0);
    m_axi_my_debug_WVALID : OUT STD_LOGIC;
    m_axi_my_debug_WREADY : IN STD_LOGIC;
    m_axi_my_debug_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_DATA_WIDTH-1 downto 0);
    m_axi_my_debug_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_DATA_WIDTH/8-1 downto 0);
    m_axi_my_debug_WLAST : OUT STD_LOGIC;
    m_axi_my_debug_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_my_debug_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_WUSER_WIDTH-1 downto 0);
    m_axi_my_debug_ARVALID : OUT STD_LOGIC;
    m_axi_my_debug_ARREADY : IN STD_LOGIC;
    m_axi_my_debug_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ADDR_WIDTH-1 downto 0);
    m_axi_my_debug_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_my_debug_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_my_debug_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_debug_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_my_debug_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_my_debug_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ARUSER_WIDTH-1 downto 0);
    m_axi_my_debug_RVALID : IN STD_LOGIC;
    m_axi_my_debug_RREADY : OUT STD_LOGIC;
    m_axi_my_debug_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_DATA_WIDTH-1 downto 0);
    m_axi_my_debug_RLAST : IN STD_LOGIC;
    m_axi_my_debug_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_my_debug_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_RUSER_WIDTH-1 downto 0);
    m_axi_my_debug_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_BVALID : IN STD_LOGIC;
    m_axi_my_debug_BREADY : OUT STD_LOGIC;
    m_axi_my_debug_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_my_debug_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_my_debug_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MY_DEBUG_BUSER_WIDTH-1 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_param_AWVALID : IN STD_LOGIC;
    s_axi_param_AWREADY : OUT STD_LOGIC;
    s_axi_param_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_ADDR_WIDTH-1 downto 0);
    s_axi_param_WVALID : IN STD_LOGIC;
    s_axi_param_WREADY : OUT STD_LOGIC;
    s_axi_param_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH-1 downto 0);
    s_axi_param_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH/8-1 downto 0);
    s_axi_param_ARVALID : IN STD_LOGIC;
    s_axi_param_ARREADY : OUT STD_LOGIC;
    s_axi_param_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_ADDR_WIDTH-1 downto 0);
    s_axi_param_RVALID : OUT STD_LOGIC;
    s_axi_param_RREADY : IN STD_LOGIC;
    s_axi_param_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH-1 downto 0);
    s_axi_param_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_param_BVALID : OUT STD_LOGIC;
    s_axi_param_BREADY : IN STD_LOGIC;
    s_axi_param_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of batch_align2D_region is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "batch_align2D_region,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.456000,HLS_SYN_LAT=104638,HLS_SYN_TPT=none,HLS_SYN_MEM=56,HLS_SYN_DSP=1253,HLS_SYN_FF=369211,HLS_SYN_LUT=390248,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage3 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage4 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage5 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage6 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage7 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage8 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage9 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage10 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage11 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage12 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage13 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage14 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage15 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage16 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage17 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage18 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage19 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage20 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage21 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage22 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage23 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage24 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage25 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage26 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage27 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage28 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage29 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage30 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage31 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage32 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage33 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage34 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage35 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage36 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage37 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage38 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage39 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage40 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage41 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage42 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage43 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage44 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage45 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage46 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage47 : STD_LOGIC_VECTOR (90 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state282 : STD_LOGIC_VECTOR (90 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state283 : STD_LOGIC_VECTOR (90 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state284 : STD_LOGIC_VECTOR (90 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (90 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state287 : STD_LOGIC_VECTOR (90 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state288 : STD_LOGIC_VECTOR (90 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state289 : STD_LOGIC_VECTOR (90 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state290 : STD_LOGIC_VECTOR (90 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state291 : STD_LOGIC_VECTOR (90 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_MY_DEBUG_USER_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_MY_DEBUG_PROT_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_MY_DEBUG_CACHE_VALUE : INTEGER range 63 downto 0 := 3;
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_18000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_960 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100101100000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv32_42800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010100000000000000000000000";
    constant ap_const_lv32_3F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000000000000000000000";
    constant ap_const_lv32_3E800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv17_18000 : STD_LOGIC_VECTOR (16 downto 0) := "11000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv12_960 : STD_LOGIC_VECTOR (11 downto 0) := "100101100000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv24_147B : STD_LOGIC_VECTOR (23 downto 0) := "000000000001010001111011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv12_64 : STD_LOGIC_VECTOR (11 downto 0) := "000001100100";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal myRegion_data_ptr : STD_LOGIC_VECTOR (31 downto 0);
    signal myRegion_fcoord_ptr : STD_LOGIC_VECTOR (31 downto 0);
    signal my_ref_patch_with_border_ptr : STD_LOGIC_VECTOR (31 downto 0);
    signal my_cur_px_estimate_ptr : STD_LOGIC_VECTOR (31 downto 0);
    signal my_converged_ap_vld : STD_LOGIC;
    signal n_iter : STD_LOGIC_VECTOR (31 downto 0);
    signal my_inv_out : STD_LOGIC_VECTOR (31 downto 0);
    signal pyr_region_fcoord_0_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_0_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_0_ce0 : STD_LOGIC;
    signal pyr_region_data_0_we0 : STD_LOGIC;
    signal pyr_region_data_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_0_ce1 : STD_LOGIC;
    signal pyr_region_data_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_23_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_23_we0 : STD_LOGIC;
    signal ref_patch_with_borde_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_23_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_23_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_23_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_1_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_1_ce0 : STD_LOGIC;
    signal pyr_region_data_1_we0 : STD_LOGIC;
    signal pyr_region_data_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_1_ce1 : STD_LOGIC;
    signal pyr_region_data_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_22_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_22_we0 : STD_LOGIC;
    signal ref_patch_with_borde_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_22_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_22_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_22_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_2_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_2_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_2_ce0 : STD_LOGIC;
    signal pyr_region_data_2_we0 : STD_LOGIC;
    signal pyr_region_data_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_2_ce1 : STD_LOGIC;
    signal pyr_region_data_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_11_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_11_we0 : STD_LOGIC;
    signal ref_patch_with_borde_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_11_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_11_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_3_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_3_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_3_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_3_ce0 : STD_LOGIC;
    signal pyr_region_data_3_we0 : STD_LOGIC;
    signal pyr_region_data_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_3_ce1 : STD_LOGIC;
    signal pyr_region_data_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_6_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_6_we0 : STD_LOGIC;
    signal ref_patch_with_borde_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_6_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_6_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_4_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_4_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_4_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_4_ce0 : STD_LOGIC;
    signal pyr_region_data_4_we0 : STD_LOGIC;
    signal pyr_region_data_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_4_ce1 : STD_LOGIC;
    signal pyr_region_data_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_5_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_5_we0 : STD_LOGIC;
    signal ref_patch_with_borde_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_5_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_5_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_5_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_5_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_5_ce0 : STD_LOGIC;
    signal pyr_region_data_5_we0 : STD_LOGIC;
    signal pyr_region_data_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_5_ce1 : STD_LOGIC;
    signal pyr_region_data_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_4_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_4_we0 : STD_LOGIC;
    signal ref_patch_with_borde_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_4_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_6_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_6_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_6_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_6_ce0 : STD_LOGIC;
    signal pyr_region_data_6_we0 : STD_LOGIC;
    signal pyr_region_data_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_6_ce1 : STD_LOGIC;
    signal pyr_region_data_6_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_3_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_3_we0 : STD_LOGIC;
    signal ref_patch_with_borde_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_3_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_7_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_7_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_7_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_7_ce0 : STD_LOGIC;
    signal pyr_region_data_7_we0 : STD_LOGIC;
    signal pyr_region_data_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_7_ce1 : STD_LOGIC;
    signal pyr_region_data_7_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_2_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_2_we0 : STD_LOGIC;
    signal ref_patch_with_borde_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_2_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_8_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_8_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_8_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_8_ce0 : STD_LOGIC;
    signal pyr_region_data_8_we0 : STD_LOGIC;
    signal pyr_region_data_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_8_ce1 : STD_LOGIC;
    signal pyr_region_data_8_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_1_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_1_we0 : STD_LOGIC;
    signal ref_patch_with_borde_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_1_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_9_s : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_9_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_9_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_9_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_9_ce0 : STD_LOGIC;
    signal pyr_region_data_9_we0 : STD_LOGIC;
    signal pyr_region_data_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_9_ce1 : STD_LOGIC;
    signal pyr_region_data_9_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_we0 : STD_LOGIC;
    signal ref_patch_with_borde_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_10_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_10_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_10_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_10_ce0 : STD_LOGIC;
    signal pyr_region_data_10_we0 : STD_LOGIC;
    signal pyr_region_data_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_10_ce1 : STD_LOGIC;
    signal pyr_region_data_10_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_21_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_21_we0 : STD_LOGIC;
    signal ref_patch_with_borde_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_21_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_21_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_21_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_11_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_11_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_11_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_11_ce0 : STD_LOGIC;
    signal pyr_region_data_11_we0 : STD_LOGIC;
    signal pyr_region_data_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_11_ce1 : STD_LOGIC;
    signal pyr_region_data_11_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_20_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_20_we0 : STD_LOGIC;
    signal ref_patch_with_borde_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_20_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_20_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_20_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_12_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_12_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_12_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_12_ce0 : STD_LOGIC;
    signal pyr_region_data_12_we0 : STD_LOGIC;
    signal pyr_region_data_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_12_ce1 : STD_LOGIC;
    signal pyr_region_data_12_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_19_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_19_we0 : STD_LOGIC;
    signal ref_patch_with_borde_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_19_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_19_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_19_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_13_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_13_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_13_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_13_ce0 : STD_LOGIC;
    signal pyr_region_data_13_we0 : STD_LOGIC;
    signal pyr_region_data_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_13_ce1 : STD_LOGIC;
    signal pyr_region_data_13_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_18_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_18_we0 : STD_LOGIC;
    signal ref_patch_with_borde_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_18_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_18_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_18_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_14_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_14_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_14_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_14_ce0 : STD_LOGIC;
    signal pyr_region_data_14_we0 : STD_LOGIC;
    signal pyr_region_data_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_14_ce1 : STD_LOGIC;
    signal pyr_region_data_14_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_17_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_17_we0 : STD_LOGIC;
    signal ref_patch_with_borde_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_17_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_17_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_17_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_15_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_15_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_15_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_15_ce0 : STD_LOGIC;
    signal pyr_region_data_15_we0 : STD_LOGIC;
    signal pyr_region_data_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_15_ce1 : STD_LOGIC;
    signal pyr_region_data_15_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_16_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_16_we0 : STD_LOGIC;
    signal ref_patch_with_borde_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_16_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_16_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_16_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_16 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_16_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_16_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_16_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_16_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_16_ce0 : STD_LOGIC;
    signal pyr_region_data_16_we0 : STD_LOGIC;
    signal pyr_region_data_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_16_ce1 : STD_LOGIC;
    signal pyr_region_data_16_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_15_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_15_we0 : STD_LOGIC;
    signal ref_patch_with_borde_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_15_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_15_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_15_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_17 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_17_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_17_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_17_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_17_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_17_ce0 : STD_LOGIC;
    signal pyr_region_data_17_we0 : STD_LOGIC;
    signal pyr_region_data_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_17_ce1 : STD_LOGIC;
    signal pyr_region_data_17_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_14_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_14_we0 : STD_LOGIC;
    signal ref_patch_with_borde_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_14_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_14_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_14_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_18 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_18_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_18_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_18_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_18_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_18_ce0 : STD_LOGIC;
    signal pyr_region_data_18_we0 : STD_LOGIC;
    signal pyr_region_data_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_18_ce1 : STD_LOGIC;
    signal pyr_region_data_18_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_13_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_13_we0 : STD_LOGIC;
    signal ref_patch_with_borde_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_13_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_13_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_13_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_19 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_19_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_19_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_19_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_19_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_19_ce0 : STD_LOGIC;
    signal pyr_region_data_19_we0 : STD_LOGIC;
    signal pyr_region_data_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_19_ce1 : STD_LOGIC;
    signal pyr_region_data_19_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_12_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_12_we0 : STD_LOGIC;
    signal ref_patch_with_borde_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_12_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_12_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_12_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_20 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_20_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_20_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_20_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_20_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_20_ce0 : STD_LOGIC;
    signal pyr_region_data_20_we0 : STD_LOGIC;
    signal pyr_region_data_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_20_ce1 : STD_LOGIC;
    signal pyr_region_data_20_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_10_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_10_we0 : STD_LOGIC;
    signal ref_patch_with_borde_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_10_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_10_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_21 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_21_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_21_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_21_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_21_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_21_ce0 : STD_LOGIC;
    signal pyr_region_data_21_we0 : STD_LOGIC;
    signal pyr_region_data_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_21_ce1 : STD_LOGIC;
    signal pyr_region_data_21_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_9_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_9_we0 : STD_LOGIC;
    signal ref_patch_with_borde_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_9_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_9_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_9_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_22_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_22_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_22_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_22_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_22_ce0 : STD_LOGIC;
    signal pyr_region_data_22_we0 : STD_LOGIC;
    signal pyr_region_data_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_22_ce1 : STD_LOGIC;
    signal pyr_region_data_22_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_8_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_8_we0 : STD_LOGIC;
    signal ref_patch_with_borde_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_8_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_8_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_fcoord_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal pyr_region_fcoord_23_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_23_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_23_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_region_data_23_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pyr_region_data_23_ce0 : STD_LOGIC;
    signal pyr_region_data_23_we0 : STD_LOGIC;
    signal pyr_region_data_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_region_data_23_ce1 : STD_LOGIC;
    signal pyr_region_data_23_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_7_ce0 : STD_LOGIC;
    signal ref_patch_with_borde_7_we0 : STD_LOGIC;
    signal ref_patch_with_borde_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ref_patch_with_borde_7_ce1 : STD_LOGIC;
    signal ref_patch_with_borde_7_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal my_region_data_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal my_region_data_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal my_region_fcoord_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal my_region_fcoord_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal my_patches_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal my_patches_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal exitcond3_reg_59647 : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal my_pos_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal my_pos_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state284 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state284 : signal is "none";
    signal my_pos_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal exitcond6_reg_98056 : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state291 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state291 : signal is "none";
    signal my_region_data_AWREADY : STD_LOGIC;
    signal my_region_data_WREADY : STD_LOGIC;
    signal my_region_data_ARVALID : STD_LOGIC;
    signal my_region_data_ARREADY : STD_LOGIC;
    signal my_region_data_RVALID : STD_LOGIC;
    signal my_region_data_RREADY : STD_LOGIC;
    signal my_region_data_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal my_region_data_RLAST : STD_LOGIC;
    signal my_region_data_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_data_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_data_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_region_data_BVALID : STD_LOGIC;
    signal my_region_data_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_region_data_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_data_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_fcoord_AWREADY : STD_LOGIC;
    signal my_region_fcoord_WREADY : STD_LOGIC;
    signal my_region_fcoord_ARVALID : STD_LOGIC;
    signal my_region_fcoord_ARREADY : STD_LOGIC;
    signal my_region_fcoord_RVALID : STD_LOGIC;
    signal my_region_fcoord_RREADY : STD_LOGIC;
    signal my_region_fcoord_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal my_region_fcoord_RLAST : STD_LOGIC;
    signal my_region_fcoord_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_fcoord_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_fcoord_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_region_fcoord_BVALID : STD_LOGIC;
    signal my_region_fcoord_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_region_fcoord_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_region_fcoord_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_patches_AWREADY : STD_LOGIC;
    signal my_patches_WREADY : STD_LOGIC;
    signal my_patches_ARVALID : STD_LOGIC;
    signal my_patches_ARREADY : STD_LOGIC;
    signal my_patches_RVALID : STD_LOGIC;
    signal my_patches_RREADY : STD_LOGIC;
    signal my_patches_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal my_patches_RLAST : STD_LOGIC;
    signal my_patches_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_patches_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_patches_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_patches_BVALID : STD_LOGIC;
    signal my_patches_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_patches_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_patches_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_AWVALID : STD_LOGIC;
    signal my_pos_AWREADY : STD_LOGIC;
    signal my_pos_WVALID : STD_LOGIC;
    signal my_pos_WREADY : STD_LOGIC;
    signal my_pos_ARVALID : STD_LOGIC;
    signal my_pos_ARREADY : STD_LOGIC;
    signal my_pos_RVALID : STD_LOGIC;
    signal my_pos_RREADY : STD_LOGIC;
    signal my_pos_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal my_pos_RLAST : STD_LOGIC;
    signal my_pos_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_pos_BVALID : STD_LOGIC;
    signal my_pos_BREADY : STD_LOGIC;
    signal my_pos_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal my_pos_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_reg_21414 : STD_LOGIC_VECTOR (16 downto 0);
    signal indvar1_reg_21425 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar3_reg_21436 : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_mul_reg_21447 : STD_LOGIC_VECTOR (23 downto 0);
    signal phi_urem_reg_21458 : STD_LOGIC_VECTOR (11 downto 0);
    signal indvar6_reg_21470 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_reg_21481 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_reg_21481_pp4_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state42_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state90_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state138_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state186_pp4_stage0_iter3 : BOOLEAN;
    signal ap_block_state234_pp4_stage0_iter4 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal k_reg_21481_pp4_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal k_reg_21481_pp4_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal k_reg_21481_pp4_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar8_reg_21493 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_25196_p26 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_25534 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state43_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_state91_pp4_stage1_iter1 : BOOLEAN;
    signal ap_block_state139_pp4_stage1_iter2 : BOOLEAN;
    signal ap_block_state187_pp4_stage1_iter3 : BOOLEAN;
    signal ap_block_state235_pp4_stage1_iter4 : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal exitcond1_reg_79495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_block_state44_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_state92_pp4_stage2_iter1 : BOOLEAN;
    signal ap_block_state140_pp4_stage2_iter2 : BOOLEAN;
    signal ap_block_state188_pp4_stage2_iter3 : BOOLEAN;
    signal ap_block_state236_pp4_stage2_iter4 : BOOLEAN;
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage3 : signal is "none";
    signal ap_block_state45_pp4_stage3_iter0 : BOOLEAN;
    signal ap_block_state93_pp4_stage3_iter1 : BOOLEAN;
    signal ap_block_state141_pp4_stage3_iter2 : BOOLEAN;
    signal ap_block_state189_pp4_stage3_iter3 : BOOLEAN;
    signal ap_block_state237_pp4_stage3_iter4 : BOOLEAN;
    signal ap_block_pp4_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage4 : signal is "none";
    signal ap_block_state46_pp4_stage4_iter0 : BOOLEAN;
    signal ap_block_state94_pp4_stage4_iter1 : BOOLEAN;
    signal ap_block_state142_pp4_stage4_iter2 : BOOLEAN;
    signal ap_block_state190_pp4_stage4_iter3 : BOOLEAN;
    signal ap_block_state238_pp4_stage4_iter4 : BOOLEAN;
    signal ap_block_pp4_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage5 : signal is "none";
    signal ap_block_state47_pp4_stage5_iter0 : BOOLEAN;
    signal ap_block_state95_pp4_stage5_iter1 : BOOLEAN;
    signal ap_block_state143_pp4_stage5_iter2 : BOOLEAN;
    signal ap_block_state191_pp4_stage5_iter3 : BOOLEAN;
    signal ap_block_state239_pp4_stage5_iter4 : BOOLEAN;
    signal ap_block_pp4_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage6 : signal is "none";
    signal ap_block_state48_pp4_stage6_iter0 : BOOLEAN;
    signal ap_block_state96_pp4_stage6_iter1 : BOOLEAN;
    signal ap_block_state144_pp4_stage6_iter2 : BOOLEAN;
    signal ap_block_state192_pp4_stage6_iter3 : BOOLEAN;
    signal ap_block_state240_pp4_stage6_iter4 : BOOLEAN;
    signal ap_block_pp4_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage7 : signal is "none";
    signal ap_block_state49_pp4_stage7_iter0 : BOOLEAN;
    signal ap_block_state97_pp4_stage7_iter1 : BOOLEAN;
    signal ap_block_state145_pp4_stage7_iter2 : BOOLEAN;
    signal ap_block_state193_pp4_stage7_iter3 : BOOLEAN;
    signal ap_block_state241_pp4_stage7_iter4 : BOOLEAN;
    signal ap_block_pp4_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage8 : signal is "none";
    signal ap_block_state50_pp4_stage8_iter0 : BOOLEAN;
    signal ap_block_state98_pp4_stage8_iter1 : BOOLEAN;
    signal ap_block_state146_pp4_stage8_iter2 : BOOLEAN;
    signal ap_block_state194_pp4_stage8_iter3 : BOOLEAN;
    signal ap_block_state242_pp4_stage8_iter4 : BOOLEAN;
    signal ap_block_pp4_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage9 : signal is "none";
    signal ap_block_state51_pp4_stage9_iter0 : BOOLEAN;
    signal ap_block_state99_pp4_stage9_iter1 : BOOLEAN;
    signal ap_block_state147_pp4_stage9_iter2 : BOOLEAN;
    signal ap_block_state195_pp4_stage9_iter3 : BOOLEAN;
    signal ap_block_state243_pp4_stage9_iter4 : BOOLEAN;
    signal ap_block_pp4_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage10 : signal is "none";
    signal ap_block_state52_pp4_stage10_iter0 : BOOLEAN;
    signal ap_block_state100_pp4_stage10_iter1 : BOOLEAN;
    signal ap_block_state148_pp4_stage10_iter2 : BOOLEAN;
    signal ap_block_state196_pp4_stage10_iter3 : BOOLEAN;
    signal ap_block_state244_pp4_stage10_iter4 : BOOLEAN;
    signal ap_block_pp4_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage11 : signal is "none";
    signal ap_block_state53_pp4_stage11_iter0 : BOOLEAN;
    signal ap_block_state101_pp4_stage11_iter1 : BOOLEAN;
    signal ap_block_state149_pp4_stage11_iter2 : BOOLEAN;
    signal ap_block_state197_pp4_stage11_iter3 : BOOLEAN;
    signal ap_block_state245_pp4_stage11_iter4 : BOOLEAN;
    signal ap_block_pp4_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage12 : signal is "none";
    signal ap_block_state54_pp4_stage12_iter0 : BOOLEAN;
    signal ap_block_state102_pp4_stage12_iter1 : BOOLEAN;
    signal ap_block_state150_pp4_stage12_iter2 : BOOLEAN;
    signal ap_block_state198_pp4_stage12_iter3 : BOOLEAN;
    signal ap_block_state246_pp4_stage12_iter4 : BOOLEAN;
    signal ap_block_pp4_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage13 : signal is "none";
    signal ap_block_state55_pp4_stage13_iter0 : BOOLEAN;
    signal ap_block_state103_pp4_stage13_iter1 : BOOLEAN;
    signal ap_block_state151_pp4_stage13_iter2 : BOOLEAN;
    signal ap_block_state199_pp4_stage13_iter3 : BOOLEAN;
    signal ap_block_state247_pp4_stage13_iter4 : BOOLEAN;
    signal ap_block_pp4_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage14 : signal is "none";
    signal ap_block_state56_pp4_stage14_iter0 : BOOLEAN;
    signal ap_block_state104_pp4_stage14_iter1 : BOOLEAN;
    signal ap_block_state152_pp4_stage14_iter2 : BOOLEAN;
    signal ap_block_state200_pp4_stage14_iter3 : BOOLEAN;
    signal ap_block_state248_pp4_stage14_iter4 : BOOLEAN;
    signal ap_block_pp4_stage14_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage15 : signal is "none";
    signal ap_block_state57_pp4_stage15_iter0 : BOOLEAN;
    signal ap_block_state105_pp4_stage15_iter1 : BOOLEAN;
    signal ap_block_state153_pp4_stage15_iter2 : BOOLEAN;
    signal ap_block_state201_pp4_stage15_iter3 : BOOLEAN;
    signal ap_block_state249_pp4_stage15_iter4 : BOOLEAN;
    signal ap_block_pp4_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage16 : signal is "none";
    signal ap_block_state58_pp4_stage16_iter0 : BOOLEAN;
    signal ap_block_state106_pp4_stage16_iter1 : BOOLEAN;
    signal ap_block_state154_pp4_stage16_iter2 : BOOLEAN;
    signal ap_block_state202_pp4_stage16_iter3 : BOOLEAN;
    signal ap_block_state250_pp4_stage16_iter4 : BOOLEAN;
    signal ap_block_pp4_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage17 : signal is "none";
    signal ap_block_state59_pp4_stage17_iter0 : BOOLEAN;
    signal ap_block_state107_pp4_stage17_iter1 : BOOLEAN;
    signal ap_block_state155_pp4_stage17_iter2 : BOOLEAN;
    signal ap_block_state203_pp4_stage17_iter3 : BOOLEAN;
    signal ap_block_state251_pp4_stage17_iter4 : BOOLEAN;
    signal ap_block_pp4_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage18 : signal is "none";
    signal ap_block_state60_pp4_stage18_iter0 : BOOLEAN;
    signal ap_block_state108_pp4_stage18_iter1 : BOOLEAN;
    signal ap_block_state156_pp4_stage18_iter2 : BOOLEAN;
    signal ap_block_state204_pp4_stage18_iter3 : BOOLEAN;
    signal ap_block_state252_pp4_stage18_iter4 : BOOLEAN;
    signal ap_block_pp4_stage18_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage19 : signal is "none";
    signal ap_block_state61_pp4_stage19_iter0 : BOOLEAN;
    signal ap_block_state109_pp4_stage19_iter1 : BOOLEAN;
    signal ap_block_state157_pp4_stage19_iter2 : BOOLEAN;
    signal ap_block_state205_pp4_stage19_iter3 : BOOLEAN;
    signal ap_block_state253_pp4_stage19_iter4 : BOOLEAN;
    signal ap_block_pp4_stage19_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage20 : signal is "none";
    signal ap_block_state62_pp4_stage20_iter0 : BOOLEAN;
    signal ap_block_state110_pp4_stage20_iter1 : BOOLEAN;
    signal ap_block_state158_pp4_stage20_iter2 : BOOLEAN;
    signal ap_block_state206_pp4_stage20_iter3 : BOOLEAN;
    signal ap_block_state254_pp4_stage20_iter4 : BOOLEAN;
    signal ap_block_pp4_stage20_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage21 : signal is "none";
    signal ap_block_state63_pp4_stage21_iter0 : BOOLEAN;
    signal ap_block_state111_pp4_stage21_iter1 : BOOLEAN;
    signal ap_block_state159_pp4_stage21_iter2 : BOOLEAN;
    signal ap_block_state207_pp4_stage21_iter3 : BOOLEAN;
    signal ap_block_state255_pp4_stage21_iter4 : BOOLEAN;
    signal ap_block_pp4_stage21_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage22 : signal is "none";
    signal ap_block_state64_pp4_stage22_iter0 : BOOLEAN;
    signal ap_block_state112_pp4_stage22_iter1 : BOOLEAN;
    signal ap_block_state160_pp4_stage22_iter2 : BOOLEAN;
    signal ap_block_state208_pp4_stage22_iter3 : BOOLEAN;
    signal ap_block_state256_pp4_stage22_iter4 : BOOLEAN;
    signal ap_block_pp4_stage22_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage23 : signal is "none";
    signal ap_block_state65_pp4_stage23_iter0 : BOOLEAN;
    signal ap_block_state113_pp4_stage23_iter1 : BOOLEAN;
    signal ap_block_state161_pp4_stage23_iter2 : BOOLEAN;
    signal ap_block_state209_pp4_stage23_iter3 : BOOLEAN;
    signal ap_block_state257_pp4_stage23_iter4 : BOOLEAN;
    signal ap_block_pp4_stage23_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage24 : signal is "none";
    signal ap_block_state66_pp4_stage24_iter0 : BOOLEAN;
    signal ap_block_state114_pp4_stage24_iter1 : BOOLEAN;
    signal ap_block_state162_pp4_stage24_iter2 : BOOLEAN;
    signal ap_block_state210_pp4_stage24_iter3 : BOOLEAN;
    signal ap_block_state258_pp4_stage24_iter4 : BOOLEAN;
    signal ap_block_pp4_stage24_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage25 : signal is "none";
    signal ap_block_state67_pp4_stage25_iter0 : BOOLEAN;
    signal ap_block_state115_pp4_stage25_iter1 : BOOLEAN;
    signal ap_block_state163_pp4_stage25_iter2 : BOOLEAN;
    signal ap_block_state211_pp4_stage25_iter3 : BOOLEAN;
    signal ap_block_state259_pp4_stage25_iter4 : BOOLEAN;
    signal ap_block_pp4_stage25_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage26 : signal is "none";
    signal ap_block_state68_pp4_stage26_iter0 : BOOLEAN;
    signal ap_block_state116_pp4_stage26_iter1 : BOOLEAN;
    signal ap_block_state164_pp4_stage26_iter2 : BOOLEAN;
    signal ap_block_state212_pp4_stage26_iter3 : BOOLEAN;
    signal ap_block_state260_pp4_stage26_iter4 : BOOLEAN;
    signal ap_block_pp4_stage26_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage27 : signal is "none";
    signal ap_block_state69_pp4_stage27_iter0 : BOOLEAN;
    signal ap_block_state117_pp4_stage27_iter1 : BOOLEAN;
    signal ap_block_state165_pp4_stage27_iter2 : BOOLEAN;
    signal ap_block_state213_pp4_stage27_iter3 : BOOLEAN;
    signal ap_block_state261_pp4_stage27_iter4 : BOOLEAN;
    signal ap_block_pp4_stage27_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage28 : signal is "none";
    signal ap_block_state70_pp4_stage28_iter0 : BOOLEAN;
    signal ap_block_state118_pp4_stage28_iter1 : BOOLEAN;
    signal ap_block_state166_pp4_stage28_iter2 : BOOLEAN;
    signal ap_block_state214_pp4_stage28_iter3 : BOOLEAN;
    signal ap_block_state262_pp4_stage28_iter4 : BOOLEAN;
    signal ap_block_pp4_stage28_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage29 : signal is "none";
    signal ap_block_state71_pp4_stage29_iter0 : BOOLEAN;
    signal ap_block_state119_pp4_stage29_iter1 : BOOLEAN;
    signal ap_block_state167_pp4_stage29_iter2 : BOOLEAN;
    signal ap_block_state215_pp4_stage29_iter3 : BOOLEAN;
    signal ap_block_state263_pp4_stage29_iter4 : BOOLEAN;
    signal ap_block_pp4_stage29_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage30 : signal is "none";
    signal ap_block_state72_pp4_stage30_iter0 : BOOLEAN;
    signal ap_block_state120_pp4_stage30_iter1 : BOOLEAN;
    signal ap_block_state168_pp4_stage30_iter2 : BOOLEAN;
    signal ap_block_state216_pp4_stage30_iter3 : BOOLEAN;
    signal ap_block_state264_pp4_stage30_iter4 : BOOLEAN;
    signal ap_block_pp4_stage30_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage31 : signal is "none";
    signal ap_block_state73_pp4_stage31_iter0 : BOOLEAN;
    signal ap_block_state121_pp4_stage31_iter1 : BOOLEAN;
    signal ap_block_state169_pp4_stage31_iter2 : BOOLEAN;
    signal ap_block_state217_pp4_stage31_iter3 : BOOLEAN;
    signal ap_block_state265_pp4_stage31_iter4 : BOOLEAN;
    signal ap_block_pp4_stage31_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage32 : signal is "none";
    signal ap_block_state74_pp4_stage32_iter0 : BOOLEAN;
    signal ap_block_state122_pp4_stage32_iter1 : BOOLEAN;
    signal ap_block_state170_pp4_stage32_iter2 : BOOLEAN;
    signal ap_block_state218_pp4_stage32_iter3 : BOOLEAN;
    signal ap_block_state266_pp4_stage32_iter4 : BOOLEAN;
    signal ap_block_pp4_stage32_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage33 : signal is "none";
    signal ap_block_state75_pp4_stage33_iter0 : BOOLEAN;
    signal ap_block_state123_pp4_stage33_iter1 : BOOLEAN;
    signal ap_block_state171_pp4_stage33_iter2 : BOOLEAN;
    signal ap_block_state219_pp4_stage33_iter3 : BOOLEAN;
    signal ap_block_state267_pp4_stage33_iter4 : BOOLEAN;
    signal ap_block_pp4_stage33_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage34 : signal is "none";
    signal ap_block_state76_pp4_stage34_iter0 : BOOLEAN;
    signal ap_block_state124_pp4_stage34_iter1 : BOOLEAN;
    signal ap_block_state172_pp4_stage34_iter2 : BOOLEAN;
    signal ap_block_state220_pp4_stage34_iter3 : BOOLEAN;
    signal ap_block_state268_pp4_stage34_iter4 : BOOLEAN;
    signal ap_block_pp4_stage34_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage35 : signal is "none";
    signal ap_block_state77_pp4_stage35_iter0 : BOOLEAN;
    signal ap_block_state125_pp4_stage35_iter1 : BOOLEAN;
    signal ap_block_state173_pp4_stage35_iter2 : BOOLEAN;
    signal ap_block_state221_pp4_stage35_iter3 : BOOLEAN;
    signal ap_block_state269_pp4_stage35_iter4 : BOOLEAN;
    signal ap_block_pp4_stage35_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage36 : signal is "none";
    signal ap_block_state78_pp4_stage36_iter0 : BOOLEAN;
    signal ap_block_state126_pp4_stage36_iter1 : BOOLEAN;
    signal ap_block_state174_pp4_stage36_iter2 : BOOLEAN;
    signal ap_block_state222_pp4_stage36_iter3 : BOOLEAN;
    signal ap_block_state270_pp4_stage36_iter4 : BOOLEAN;
    signal ap_block_pp4_stage36_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage37 : signal is "none";
    signal ap_block_state79_pp4_stage37_iter0 : BOOLEAN;
    signal ap_block_state127_pp4_stage37_iter1 : BOOLEAN;
    signal ap_block_state175_pp4_stage37_iter2 : BOOLEAN;
    signal ap_block_state223_pp4_stage37_iter3 : BOOLEAN;
    signal ap_block_state271_pp4_stage37_iter4 : BOOLEAN;
    signal ap_block_pp4_stage37_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage39 : signal is "none";
    signal ap_block_state81_pp4_stage39_iter0 : BOOLEAN;
    signal ap_block_state129_pp4_stage39_iter1 : BOOLEAN;
    signal ap_block_state177_pp4_stage39_iter2 : BOOLEAN;
    signal ap_block_state225_pp4_stage39_iter3 : BOOLEAN;
    signal ap_block_state273_pp4_stage39_iter4 : BOOLEAN;
    signal ap_block_pp4_stage39_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage40 : signal is "none";
    signal ap_block_state82_pp4_stage40_iter0 : BOOLEAN;
    signal ap_block_state130_pp4_stage40_iter1 : BOOLEAN;
    signal ap_block_state178_pp4_stage40_iter2 : BOOLEAN;
    signal ap_block_state226_pp4_stage40_iter3 : BOOLEAN;
    signal ap_block_state274_pp4_stage40_iter4 : BOOLEAN;
    signal ap_block_pp4_stage40_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage41 : signal is "none";
    signal ap_block_state83_pp4_stage41_iter0 : BOOLEAN;
    signal ap_block_state131_pp4_stage41_iter1 : BOOLEAN;
    signal ap_block_state179_pp4_stage41_iter2 : BOOLEAN;
    signal ap_block_state227_pp4_stage41_iter3 : BOOLEAN;
    signal ap_block_state275_pp4_stage41_iter4 : BOOLEAN;
    signal ap_block_pp4_stage41_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage43 : signal is "none";
    signal ap_block_state85_pp4_stage43_iter0 : BOOLEAN;
    signal ap_block_state133_pp4_stage43_iter1 : BOOLEAN;
    signal ap_block_state181_pp4_stage43_iter2 : BOOLEAN;
    signal ap_block_state229_pp4_stage43_iter3 : BOOLEAN;
    signal ap_block_state277_pp4_stage43_iter4 : BOOLEAN;
    signal ap_block_pp4_stage43_11001 : BOOLEAN;
    signal grp_fu_25250_p26 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_25538 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp4_stage38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage38 : signal is "none";
    signal ap_block_state80_pp4_stage38_iter0 : BOOLEAN;
    signal ap_block_state128_pp4_stage38_iter1 : BOOLEAN;
    signal ap_block_state176_pp4_stage38_iter2 : BOOLEAN;
    signal ap_block_state224_pp4_stage38_iter3 : BOOLEAN;
    signal ap_block_state272_pp4_stage38_iter4 : BOOLEAN;
    signal ap_block_pp4_stage38_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage42 : signal is "none";
    signal ap_block_state84_pp4_stage42_iter0 : BOOLEAN;
    signal ap_block_state132_pp4_stage42_iter1 : BOOLEAN;
    signal ap_block_state180_pp4_stage42_iter2 : BOOLEAN;
    signal ap_block_state228_pp4_stage42_iter3 : BOOLEAN;
    signal ap_block_state276_pp4_stage42_iter4 : BOOLEAN;
    signal ap_block_pp4_stage42_11001 : BOOLEAN;
    signal ap_CS_fsm_pp4_stage44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage44 : signal is "none";
    signal ap_block_state86_pp4_stage44_iter0 : BOOLEAN;
    signal ap_block_state134_pp4_stage44_iter1 : BOOLEAN;
    signal ap_block_state182_pp4_stage44_iter2 : BOOLEAN;
    signal ap_block_state230_pp4_stage44_iter3 : BOOLEAN;
    signal ap_block_state278_pp4_stage44_iter4 : BOOLEAN;
    signal ap_block_pp4_stage44_11001 : BOOLEAN;
    signal grp_fu_25187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25542 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp4_stage46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage46 : signal is "none";
    signal ap_block_state88_pp4_stage46_iter0 : BOOLEAN;
    signal ap_block_state136_pp4_stage46_iter1 : BOOLEAN;
    signal ap_block_state184_pp4_stage46_iter2 : BOOLEAN;
    signal ap_block_state232_pp4_stage46_iter3 : BOOLEAN;
    signal ap_block_state280_pp4_stage46_iter4 : BOOLEAN;
    signal ap_block_pp4_stage46_11001 : BOOLEAN;
    signal reg_25570 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp4_stage47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage47 : signal is "none";
    signal ap_block_state89_pp4_stage47_iter0 : BOOLEAN;
    signal ap_block_state137_pp4_stage47_iter1 : BOOLEAN;
    signal ap_block_state185_pp4_stage47_iter2 : BOOLEAN;
    signal ap_block_state233_pp4_stage47_iter3 : BOOLEAN;
    signal ap_block_state281_pp4_stage47_iter4 : BOOLEAN;
    signal ap_block_pp4_stage47_11001 : BOOLEAN;
    signal reg_25584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal grp_fu_25156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25598 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25606 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25620 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25635 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25160_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25644 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25653 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25665 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25679 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp4_stage45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage45 : signal is "none";
    signal ap_block_state87_pp4_stage45_iter0 : BOOLEAN;
    signal ap_block_state135_pp4_stage45_iter1 : BOOLEAN;
    signal ap_block_state183_pp4_stage45_iter2 : BOOLEAN;
    signal ap_block_state231_pp4_stage45_iter3 : BOOLEAN;
    signal ap_block_state279_pp4_stage45_iter4 : BOOLEAN;
    signal ap_block_pp4_stage45_11001 : BOOLEAN;
    signal reg_25700 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25713 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25721 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25730 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25740 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25756 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25764 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25774 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25789 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25798 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25806 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25814 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25822 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25128_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25834 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25841 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25849 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25858 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25866 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25880 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25888 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25895 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25909 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25918 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25924 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25932 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25941 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25948 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25957 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25966 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25972 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25980 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_25995 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26003 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26010 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26018 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26026 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26038 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26045 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26051 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26063 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26072 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26081 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26088 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26101 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26109 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26117 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26126 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26135 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter3 : STD_LOGIC := '0';
    signal reg_26142 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26154 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26163 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26170 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26177 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26185 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26196 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26205 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26213 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26219 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26228 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26234 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26245 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26251 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26259 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26267 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26280 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26287 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26295 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26301 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26310 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26318 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26325 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26331 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26339 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26347 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26354 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26361 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26368 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26375 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26381 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26387 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26393 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26400 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26407 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal reg_26415 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26422 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26431 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26439 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26447 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26454 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26461 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26467 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26476 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26483 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26491 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26499 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25148_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26508 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26516 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26523 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26530 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_26534 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26540 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26547 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26554 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26560 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26566 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26573 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26580 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26587 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26594 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26602 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26609 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26617 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26625 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26633 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26641 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26648 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26656 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26662 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26669 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26675 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26681 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26688 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26694 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26701 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26707 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter4 : STD_LOGIC := '0';
    signal reg_26714 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26720 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26726 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26732 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_26738 : STD_LOGIC_VECTOR (31 downto 0);
    signal my_cur_px_estimate_p_reg_59554 : STD_LOGIC_VECTOR (29 downto 0);
    signal my_patches_addr_reg_59559 : STD_LOGIC_VECTOR (31 downto 0);
    signal my_region_fcoord_add_reg_59565 : STD_LOGIC_VECTOR (31 downto 0);
    signal my_region_data_addr_reg_59571 : STD_LOGIC_VECTOR (31 downto 0);
    signal my_pos_addr_reg_59577 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal exitcond4_fu_26793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_next_fu_26799_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_159_fu_26805_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_159_reg_59593 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_159_reg_59593_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_t_reg_59598 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_t_reg_59598_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal my_region_data_addr_1_reg_59602 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond2_fu_26846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state19_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal indvar_next1_fu_26852_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal p_t1_reg_59639 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_230_fu_26868_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_reg_59643 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_fu_27160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state28_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state29_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state30_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond3_reg_59647_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next2_fu_27166_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal next_mul_fu_27172_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal div_t_reg_59661 : STD_LOGIC_VECTOR (4 downto 0);
    signal div_t_reg_59661_pp2_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal my_patches_addr_read_reg_59665 : STD_LOGIC_VECTOR (7 downto 0);
    signal idx_urem_fu_27228_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal exitcond5_fu_27236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state38_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state39_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state40_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal indvar_next3_fu_27242_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal p_t2_reg_59707 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_t2_reg_59707_pp3_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_231_fu_27258_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_reg_59711 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_reg_59711_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal my_pos_addr_read_reg_59715 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_27502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_fu_27508_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_1_reg_79499 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_164_cast_fu_27514_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_164_cast_reg_79504 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_01_fu_27528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_cast_fu_27533_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_175_cast_reg_79515 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_01_fu_27547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_1_cast_fu_27552_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_1_cast_reg_79526 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_1_cast_fu_27556_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_1_cast_reg_79532 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_11_fu_27566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_1_cast_fu_27571_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_1_cast_reg_79542 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_11_fu_27585_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_2_cast_fu_27590_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_2_cast_reg_79554 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_21_fu_27599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_2_cast_fu_27604_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_2_cast_reg_79565 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_91_fu_27613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_21_fu_27747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_3_cast_fu_27752_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_3_cast_reg_79582 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_31_fu_27761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_3_cast_fu_27886_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_3_cast_reg_79593 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_31_fu_27900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_101_fu_27910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_4_cast_fu_28035_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_4_cast_reg_79609 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_41_fu_28044_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_4_cast_fu_28049_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_4_cast_reg_79620 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_111_fu_28058_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_41_fu_28192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_5_cast_fu_28197_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_5_cast_reg_79637 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_51_fu_28206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_5_cast_fu_28331_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_5_cast_reg_79648 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_51_fu_28345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_121_fu_28475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_6_cast_fu_28720_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_6_cast_reg_79664 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_61_fu_28729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_6_cast_fu_28734_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_6_cast_reg_79674 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_131_fu_28743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_61_fu_28877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_71_fu_28891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_7_cast_fu_29136_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_7_cast_reg_79696 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_71_fu_29150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_141_fu_29280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_81_fu_29534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_8_cast_fu_29539_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_8_cast_reg_79716 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_81_fu_29548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_9_cast_fu_29673_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_9_cast_reg_79727 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_91_fu_29682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_cast_fu_29687_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_cast_reg_79739 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_101_fu_29696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_171_fu_29826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_10_cast_fu_29951_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_10_cast_reg_79755 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_111_fu_29960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_11_cast_fu_29965_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_11_cast_reg_79766 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_121_fu_29974_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_181_fu_30104_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_12_cast_fu_30349_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_12_cast_reg_79783 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_131_fu_30358_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_13_cast_fu_30363_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_13_cast_reg_79795 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_141_fu_30372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_191_fu_30381_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_151_fu_30635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_14_cast_fu_30640_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_14_cast_reg_79817 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_151_fu_30649_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_201_fu_30658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_8_reg_79833 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_161_fu_30912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_15_cast_fu_30917_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_15_cast_reg_79846 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_161_fu_30926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_211_fu_30935_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_10_reg_79862 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_16_cast_fu_31300_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_16_cast_reg_79870 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_171_fu_31309_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_17_cast_fu_31314_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_17_cast_reg_79882 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_181_fu_31323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_221_fu_31332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_18_cast_fu_31697_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_18_cast_reg_79899 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_191_fu_31706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_19_cast_fu_31711_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_19_cast_reg_79911 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_201_fu_31720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_251_fu_31729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_14_reg_79928 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_20_cast_fu_32094_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_20_cast_reg_79936 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_211_fu_32103_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_21_cast_fu_32108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_21_cast_reg_79948 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_221_fu_32117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_261_fu_32126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_15_reg_79965 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_231_fu_32500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_22_cast_fu_32505_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_22_cast_reg_79978 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_231_fu_32514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_271_fu_32523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_241_fu_32897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_23_cast_fu_32902_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_23_cast_reg_79999 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_241_fu_32911_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_281_fu_32920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_24_cast_fu_33285_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_24_cast_reg_80015 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_251_fu_33294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_25_cast_fu_33299_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_25_cast_reg_80027 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_261_fu_33308_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_291_fu_33317_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_26_cast_fu_33682_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_26_cast_reg_80044 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_271_fu_33691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_27_cast_fu_33696_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_27_cast_reg_80056 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_281_fu_33705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_301_fu_33714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_28_cast_fu_34079_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_28_cast_reg_80073 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_291_fu_34088_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_29_cast_fu_34093_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_29_cast_reg_80085 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_301_fu_34102_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_331_fu_34111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_27_reg_80102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_311_fu_34485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_30_cast_fu_34490_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_30_cast_reg_80115 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_311_fu_34499_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_341_fu_34508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_321_fu_34882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_31_cast_fu_34887_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_31_cast_reg_80136 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_321_fu_34896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_351_fu_34905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_32_cast_fu_35270_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_32_cast_reg_80152 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_331_fu_35279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_33_cast_fu_35284_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_33_cast_reg_80164 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_341_fu_35293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_361_fu_35302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_34_cast_fu_35667_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_34_cast_reg_80181 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_351_fu_35676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_35_cast_fu_35681_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_35_cast_reg_80193 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_361_fu_35690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_371_fu_35699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_36_cast_fu_36064_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_36_cast_reg_80210 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_371_fu_36073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_381_fu_36082_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_37_cast_fu_36087_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_37_cast_reg_80227 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_381_fu_36096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_391_fu_36470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_38_cast_fu_36475_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_38_cast_reg_80244 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_391_fu_36484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_411_fu_36493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_35_reg_80260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_401_fu_36867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_39_cast_fu_36872_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_39_cast_reg_80273 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_401_fu_36881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_421_fu_36890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_40_cast_fu_37255_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_40_cast_reg_80289 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_411_fu_37264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_41_cast_fu_37269_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_41_cast_reg_80301 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_421_fu_37278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_431_fu_37287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_42_cast_fu_37652_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_42_cast_reg_80318 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_431_fu_37661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_441_fu_37670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_43_cast_fu_37675_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_43_cast_reg_80335 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_441_fu_37684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_451_fu_38053_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_44_cast_fu_38058_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_44_cast_reg_80352 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_451_fu_38067_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_461_fu_38076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_45_cast_fu_38441_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_45_cast_reg_80369 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_461_fu_38450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_471_fu_38464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_46_cast_fu_38469_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_46_cast_reg_80386 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_471_fu_38478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_481_fu_38852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_47_cast_fu_38857_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_47_cast_reg_80402 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_481_fu_38866_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_491_fu_38875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_48_cast_fu_39240_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_48_cast_reg_80417 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_491_fu_39249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_501_fu_39258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_49_cast_fu_39263_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_49_cast_reg_80433 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_501_fu_39272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_511_fu_39641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_50_cast_fu_39646_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_50_cast_reg_80449 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_511_fu_39655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_521_fu_39664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_51_cast_fu_40029_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_51_cast_reg_80465 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_521_fu_40038_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_531_fu_40047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_52_cast_fu_40052_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_52_cast_reg_80481 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_531_fu_40061_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_541_fu_40430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_53_cast_fu_40435_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_53_cast_reg_80497 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_541_fu_40444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_551_fu_40458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_55_fu_40467_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_55_reg_80513 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_54_cast_fu_40832_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_54_cast_reg_80518 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_551_fu_40841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_561_fu_40855_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_561_fu_40860_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_56_fu_40868_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_56_reg_80538 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_57_fu_40877_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_57_reg_80543 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_571_fu_41246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_571_fu_41251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_581_fu_41259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_58_fu_41268_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_58_reg_80563 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_59_fu_41277_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_59_reg_80568 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_581_fu_41642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_591_fu_41650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_591_fu_41655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_60_fu_41663_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_60_reg_80588 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_61_fu_41672_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_61_reg_80593 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dx_0_601_fu_42041_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_601_fu_42046_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_611_fu_42054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_62_fu_42063_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_62_reg_80613 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_62_fu_42072_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_62_reg_80618 : STD_LOGIC_VECTOR (8 downto 0);
    signal ref_patch_dy_0_611_fu_42437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_621_fu_42445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_621_fu_42450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_0_631_fu_42814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_631_fu_42818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_0_61_47_reg_80648 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_205_60_reg_80656 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp236_reg_80661 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp214_reg_80666 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp270_reg_80671 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp314_reg_80676 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp438_reg_80681 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp329_reg_80686 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp252_reg_80691 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp453_reg_80696 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp190_reg_80701 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp376_reg_80706 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp267_reg_80711 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp391_reg_80716 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp220_reg_80721 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp406_reg_80726 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp345_reg_80731 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_reg_80736 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_reg_80742 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_s_reg_80747 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_100_reg_80752 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_reg_80761 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_reg_80768 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_80774 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_reg_80780 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_104_reg_80786 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_reg_80791 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_108_reg_80797 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_102_reg_80803 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_reg_80808 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_reg_80813 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_reg_80819 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_reg_80824 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_reg_80829 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_reg_80829_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_reg_80834 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_reg_80834_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_reg_80839 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_reg_80839_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_reg_80844 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_reg_80844_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_reg_80849 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_reg_80849_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_154_reg_80854 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_154_reg_80854_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_reg_80859 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_reg_80859_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_reg_80864 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_reg_80864_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_reg_80869 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_neg_fu_44505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_neg_reg_80874 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_fu_44511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_neg_fu_44518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_neg_reg_80884 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_fu_44524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state282 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state282 : signal is "none";
    signal cur_px_estimate_0_0_1_reg_97814 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state283 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state283 : signal is "none";
    signal grp_gauss_newton_optim_r_fu_21504_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ap_done : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ap_ready : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ap_done : STD_LOGIC;
    signal ap_block_state283_on_subcall_done : BOOLEAN;
    signal cur_px_estimate_0_1_1_reg_97819 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_1_0_1_reg_97824 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_1_1_1_reg_97829 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_2_0_1_reg_97834 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_2_1_1_reg_97839 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_3_0_1_reg_97844 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_3_1_1_reg_97849 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_4_0_1_reg_97854 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_4_1_1_reg_97859 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_5_0_1_reg_97864 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_5_1_1_reg_97869 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_6_0_1_reg_97874 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_6_1_1_reg_97879 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_7_0_1_reg_97884 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_7_1_1_reg_97889 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_8_0_1_reg_97894 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_8_1_1_reg_97899 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_9_0_1_reg_97904 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_9_1_1_reg_97909 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_10_0_2_reg_97914 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_10_1_2_reg_97919 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_11_0_2_reg_97924 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_11_1_2_reg_97929 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_12_0_2_reg_97934 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_12_1_2_reg_97939 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_13_0_2_reg_97944 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_13_1_2_reg_97949 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_14_0_2_reg_97954 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_14_1_2_reg_97959 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_15_0_2_reg_97964 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_15_1_2_reg_97969 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_16_0_2_reg_97974 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_16_1_2_reg_97979 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_17_0_2_reg_97984 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_17_1_2_reg_97989 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_18_0_2_reg_97994 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_18_1_2_reg_97999 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_19_0_2_reg_98004 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_19_1_2_reg_98009 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_20_0_2_reg_98014 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_20_1_2_reg_98019 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_21_0_2_reg_98024 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_21_1_2_reg_98029 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_22_0_2_reg_98034 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_22_1_2_reg_98039 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_23_0_2_reg_98044 : STD_LOGIC_VECTOR (31 downto 0);
    signal cur_px_estimate_23_1_2_reg_98050 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond6_fu_59442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state285_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state286_pp5_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_my_pos_WREADY : STD_LOGIC;
    signal ap_block_state286_io : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal indvar_next4_fu_59448_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal tmp_116_fu_59454_p50 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_116_reg_98065 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state19 : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state28 : STD_LOGIC;
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state38 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state42 : STD_LOGIC;
    signal ap_block_pp4_stage47_subdone : BOOLEAN;
    signal ap_sig_ioackin_my_pos_AWREADY : STD_LOGIC;
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state285 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21504_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21504_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21655_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21655_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21806_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21806_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_21957_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_21957_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22108_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22108_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22259_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22259_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22410_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22410_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22561_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22561_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22712_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22712_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_22863_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_22863_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23014_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23014_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23165_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23165_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23316_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23316_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23467_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23467_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23618_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23618_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23769_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23769_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_23920_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_23920_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24071_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24071_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24222_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24222_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24373_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24373_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24524_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24524_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24675_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24675_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24826_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24826_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_ap_start : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ap_idle : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1 : STD_LOGIC;
    signal grp_gauss_newton_optim_r_fu_24977_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_gauss_newton_optim_r_fu_24977_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_k_phi_fu_21485_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal grp_gauss_newton_optim_r_fu_21504_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_21655_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_21806_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_21957_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22108_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22259_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22410_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22561_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22712_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_22863_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23014_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23165_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23316_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23467_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23618_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23769_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_23920_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24071_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24222_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24373_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24524_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24675_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24826_ap_start_reg : STD_LOGIC := '0';
    signal grp_gauss_newton_optim_r_fu_24977_ap_start_reg : STD_LOGIC := '0';
    signal tmp_cast_fu_26819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_87_fu_27188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_26754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_157_fu_26764_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_158_fu_26774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_26784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_my_region_data_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_my_region_data_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_my_region_fcoord_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_my_region_fcoord_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_my_patches_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_my_patches_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_my_pos_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_my_pos_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_my_pos_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_my_pos_WREADY : STD_LOGIC := '0';
    signal ap_block_pp5_stage0_01001 : BOOLEAN;
    signal ref_patch_dx_23_0_fu_5148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_fu_5152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_fu_5156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_fu_5160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_fu_5164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_fu_5168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_fu_5172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_fu_5176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_fu_5180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_fu_5184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_1_fu_5188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_1_fu_5192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_1_fu_5196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_1_fu_5200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_1_fu_5204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_1_fu_5208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_1_fu_5212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_1_fu_5216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_1_fu_5220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_1_fu_5224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_1_fu_5228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_1_fu_5232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_1_fu_5236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_1_fu_5240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_1_fu_5244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_1_fu_5248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_1_fu_5252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_1_fu_5256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_1_fu_5260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_1_fu_5264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_1_fu_5268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_1_fu_5272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_1_fu_5276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_1_fu_5280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_1_fu_5284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_1_fu_5288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_1_fu_5292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_1_fu_5296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_1_fu_5300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_1_fu_5304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_1_fu_5308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_1_fu_5312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_1_fu_5316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_1_fu_5320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_1_fu_5324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_1_fu_5328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_1_fu_5332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_1_fu_5336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_1_fu_5340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_1_fu_5344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_1_fu_5348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_1_fu_5352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_1_fu_5356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_1_fu_5360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_1_fu_5364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_1_fu_5368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_1_fu_5372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_1_fu_5376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_1_fu_5380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_1_fu_5384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_1_fu_5388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_1_fu_5392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_1_fu_5396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_1_fu_5400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_1_fu_5404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_1_fu_5408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_1_fu_5412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_1_fu_5416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_1_fu_5420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_1_fu_5424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_1_fu_5428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_1_fu_5432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_1_fu_5436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_1_fu_5440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_2_fu_5444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_2_fu_5448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_2_fu_5452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_2_fu_5456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_2_fu_5460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_2_fu_5464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_2_fu_5468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_2_fu_5472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_2_fu_5476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_2_fu_5480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_2_fu_5484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_2_fu_5488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_2_fu_5492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_2_fu_5496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_2_fu_5500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_2_fu_5504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_2_fu_5508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_2_fu_5512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_2_fu_5516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_2_fu_5520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_2_fu_5524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_2_fu_5528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_2_fu_5532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_2_fu_5536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_2_fu_5540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_2_fu_5544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_2_fu_5548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_2_fu_5552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_2_fu_5556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_2_fu_5560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_2_fu_5564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_2_fu_5568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_2_fu_5572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_2_fu_5576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_2_fu_5580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_2_fu_5584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_2_fu_5588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_2_fu_5592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_2_fu_5596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_2_fu_5600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_2_fu_5604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_2_fu_5608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_2_fu_5612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_2_fu_5616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_2_fu_5620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_2_fu_5624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_2_fu_5628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_2_fu_5632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_2_fu_5636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_2_fu_5640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_2_fu_5644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_2_fu_5648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_2_fu_5652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_2_fu_5656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_2_fu_5660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_2_fu_5664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_2_fu_5668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_2_fu_5672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_2_fu_5676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_2_fu_5680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_2_fu_5684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_2_fu_5688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_2_fu_5692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_2_fu_5696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_3_fu_5700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_3_fu_5704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_3_fu_5708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_3_fu_5712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_3_fu_5716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_3_fu_5720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_3_fu_5724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_3_fu_5728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_3_fu_5732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_3_fu_5736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_3_fu_5740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_3_fu_5744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_3_fu_5748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_3_fu_5752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_3_fu_5756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_3_fu_5760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_3_fu_5764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_3_fu_5768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_3_fu_5772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_3_fu_5776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_3_fu_5780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_3_fu_5784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_3_fu_5788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_3_fu_5792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_3_fu_5796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_3_fu_5800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_3_fu_5804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_3_fu_5808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_3_fu_5812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_3_fu_5816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_3_fu_5820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_3_fu_5824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_3_fu_5828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_3_fu_5832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_3_fu_5836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_3_fu_5840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_3_fu_5844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_3_fu_5848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_3_fu_5852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_3_fu_5856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_3_fu_5860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_3_fu_5864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_3_fu_5868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_3_fu_5872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_3_fu_5876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_3_fu_5880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_3_fu_5884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_3_fu_5888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_3_fu_5892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_3_fu_5896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_3_fu_5900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_3_fu_5904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_3_fu_5908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_3_fu_5912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_3_fu_5916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_3_fu_5920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_3_fu_5924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_3_fu_5928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_3_fu_5932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_3_fu_5936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_3_fu_5940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_3_fu_5944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_3_fu_5948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_3_fu_5952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_4_fu_5956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_4_fu_5960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_4_fu_5964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_4_fu_5968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_4_fu_5972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_4_fu_5976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_4_fu_5980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_4_fu_5984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_4_fu_5988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_4_fu_5992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_4_fu_5996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_4_fu_6000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_4_fu_6004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_4_fu_6008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_4_fu_6012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_4_fu_6016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_4_fu_6020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_4_fu_6024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_4_fu_6028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_4_fu_6032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_4_fu_6036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_4_fu_6040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_4_fu_6044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_4_fu_6048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_4_fu_6052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_4_fu_6056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_4_fu_6060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_4_fu_6064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_4_fu_6068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_4_fu_6072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_4_fu_6076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_4_fu_6080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_4_fu_6084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_4_fu_6088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_4_fu_6092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_4_fu_6096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_4_fu_6100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_4_fu_6104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_4_fu_6108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_4_fu_6112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_4_fu_6116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_4_fu_6120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_4_fu_6124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_4_fu_6128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_4_fu_6132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_4_fu_6136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_4_fu_6140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_4_fu_6144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_4_fu_6148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_4_fu_6152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_4_fu_6156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_4_fu_6160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_4_fu_6164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_4_fu_6168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_4_fu_6172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_4_fu_6176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_4_fu_6180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_4_fu_6184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_4_fu_6188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_4_fu_6192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_4_fu_6196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_4_fu_6200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_4_fu_6204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_4_fu_6208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_5_fu_6212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_5_fu_6216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_5_fu_6220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_5_fu_6224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_5_fu_6228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_5_fu_6232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_5_fu_6236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_5_fu_6240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_5_fu_6244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_5_fu_6248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_5_fu_6252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_5_fu_6256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_5_fu_6260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_5_fu_6264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_5_fu_6268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_5_fu_6272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_5_fu_6276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_5_fu_6280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_5_fu_6284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_5_fu_6288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_5_fu_6292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_5_fu_6296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_5_fu_6300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_5_fu_6304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_5_fu_6308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_5_fu_6312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_5_fu_6316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_5_fu_6320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_5_fu_6324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_5_fu_6328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_5_fu_6332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_5_fu_6336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_5_fu_6340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_5_fu_6344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_5_fu_6348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_5_fu_6352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_5_fu_6356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_5_fu_6360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_5_fu_6364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_5_fu_6368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_5_fu_6372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_5_fu_6376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_5_fu_6380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_5_fu_6384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_5_fu_6388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_5_fu_6392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_5_fu_6396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_5_fu_6400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_5_fu_6404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_5_fu_6408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_5_fu_6412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_5_fu_6416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_5_fu_6420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_5_fu_6424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_5_fu_6428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_5_fu_6432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_5_fu_6436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_5_fu_6440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_5_fu_6444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_5_fu_6448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_5_fu_6452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_5_fu_6456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_5_fu_6460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_5_fu_6464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_6_fu_6468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_6_fu_6472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_6_fu_6476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_6_fu_6480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_6_fu_6484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_6_fu_6488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_6_fu_6492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_6_fu_6496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_6_fu_6500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_6_fu_6504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_6_fu_6508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_6_fu_6512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_6_fu_6516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_6_fu_6520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_6_fu_6524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_6_fu_6528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_6_fu_6532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_6_fu_6536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_6_fu_6540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_6_fu_6544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_6_fu_6548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_6_fu_6552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_6_fu_6556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_6_fu_6560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_6_fu_6564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_6_fu_6568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_6_fu_6572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_6_fu_6576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_6_fu_6580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_6_fu_6584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_6_fu_6588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_6_fu_6592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_6_fu_6596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_6_fu_6600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_6_fu_6604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_6_fu_6608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_6_fu_6612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_6_fu_6616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_6_fu_6620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_6_fu_6624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_6_fu_6628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_6_fu_6632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_6_fu_6636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_6_fu_6640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_6_fu_6644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_6_fu_6648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_6_fu_6652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_6_fu_6656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_6_fu_6660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_6_fu_6664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_6_fu_6668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_6_fu_6672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_6_fu_6676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_6_fu_6680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_6_fu_6684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_6_fu_6688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_6_fu_6692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_6_fu_6696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_6_fu_6700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_6_fu_6704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_6_fu_6708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_6_fu_6712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_6_fu_6716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_6_fu_6720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_7_fu_6724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_7_fu_6728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_7_fu_6732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_7_fu_6736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_7_fu_6740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_7_fu_6744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_7_fu_6748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_7_fu_6752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_7_fu_6756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_7_fu_6760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_7_fu_6764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_7_fu_6768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_7_fu_6772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_7_fu_6776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_7_fu_6780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_7_fu_6784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_7_fu_6788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_7_fu_6792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_7_fu_6796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_7_fu_6800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_7_fu_6804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_7_fu_6808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_7_fu_6812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_7_fu_6816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_7_fu_6820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_7_fu_6824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_7_fu_6828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_7_fu_6832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_7_fu_6836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_7_fu_6840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_7_fu_6844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_7_fu_6848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_7_fu_6852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_7_fu_6856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_7_fu_6860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_7_fu_6864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_7_fu_6868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_7_fu_6872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_7_fu_6876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_7_fu_6880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_7_fu_6884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_7_fu_6888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_7_fu_6892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_7_fu_6896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_7_fu_6900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_7_fu_6904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_7_fu_6908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_7_fu_6912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_7_fu_6916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_7_fu_6920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_7_fu_6924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_7_fu_6928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_7_fu_6932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_7_fu_6936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_7_fu_6940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_7_fu_6944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_7_fu_6948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_7_fu_6952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_7_fu_6956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_7_fu_6960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_7_fu_6964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_7_fu_6968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_7_fu_6972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_7_fu_6976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_8_fu_6980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_8_fu_6984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_8_fu_6988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_8_fu_6992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_8_fu_6996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_8_fu_7000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_8_fu_7004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_8_fu_7008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_8_fu_7012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_8_fu_7016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_8_fu_7020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_8_fu_7024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_8_fu_7028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_8_fu_7032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_8_fu_7036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_8_fu_7040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_8_fu_7044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_8_fu_7048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_8_fu_7052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_8_fu_7056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_8_fu_7060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_8_fu_7064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_8_fu_7068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_8_fu_7072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_8_fu_7076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_8_fu_7080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_8_fu_7084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_8_fu_7088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_8_fu_7092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_8_fu_7096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_8_fu_7100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_8_fu_7104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_8_fu_7108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_8_fu_7112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_8_fu_7116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_8_fu_7120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_8_fu_7124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_8_fu_7128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_8_fu_7132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_8_fu_7136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_8_fu_7140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_8_fu_7144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_8_fu_7148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_8_fu_7152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_8_fu_7156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_8_fu_7160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_8_fu_7164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_8_fu_7168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_8_fu_7172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_8_fu_7176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_8_fu_7180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_8_fu_7184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_8_fu_7188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_8_fu_7192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_8_fu_7196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_8_fu_7200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_8_fu_7204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_8_fu_7208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_8_fu_7212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_8_fu_7216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_8_fu_7220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_8_fu_7224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_8_fu_7228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_8_fu_7232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_9_fu_7236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_9_fu_7240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_9_fu_7244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_9_fu_7248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_9_fu_7252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_9_fu_7256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_9_fu_7260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_9_fu_7264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_9_fu_7268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_9_fu_7272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_9_fu_7276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_9_fu_7280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_9_fu_7284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_9_fu_7288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_9_fu_7292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_9_fu_7296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_9_fu_7300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_9_fu_7304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_9_fu_7308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_9_fu_7312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_9_fu_7316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_9_fu_7320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_9_fu_7324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_9_fu_7328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_9_fu_7332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_9_fu_7336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_9_fu_7340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_9_fu_7344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_9_fu_7348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_9_fu_7352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_9_fu_7356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_9_fu_7360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_9_fu_7364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_9_fu_7368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_9_fu_7372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_9_fu_7376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_9_fu_7380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_9_fu_7384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_9_fu_7388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_9_fu_7392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_9_fu_7396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_9_fu_7400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_9_fu_7404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_9_fu_7408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_9_fu_7412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_9_fu_7416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_9_fu_7420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_9_fu_7424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_9_fu_7428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_9_fu_7432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_9_fu_7436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_9_fu_7440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_9_fu_7444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_9_fu_7448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_9_fu_7452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_9_fu_7456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_9_fu_7460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_9_fu_7464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_9_fu_7468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_9_fu_7472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_9_fu_7476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_9_fu_7480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_9_fu_7484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_9_fu_7488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_10_fu_7492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_10_fu_7496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_10_fu_7500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_10_fu_7504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_10_fu_7508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_10_fu_7512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_10_fu_7516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_10_fu_7520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_10_fu_7524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_10_fu_7528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_10_fu_7532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_10_fu_7536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_10_fu_7540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_10_fu_7544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_10_fu_7548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_10_fu_7552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_10_fu_7556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_10_fu_7560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_10_fu_7564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_10_fu_7568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_10_fu_7572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_10_fu_7576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_10_fu_7580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_10_fu_7584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_10_fu_7588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_10_fu_7592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_10_fu_7596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_10_fu_7600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_10_fu_7604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_10_fu_7608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_10_fu_7612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_10_fu_7616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_10_fu_7620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_10_fu_7624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_10_fu_7628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_10_fu_7632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_10_fu_7636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_10_fu_7640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_10_fu_7644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_10_fu_7648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_10_fu_7652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_10_fu_7656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_10_fu_7660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_10_fu_7664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_10_fu_7668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_10_fu_7672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_10_fu_7676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_10_fu_7680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_10_fu_7684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_10_fu_7688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_10_fu_7692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_10_fu_7696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_10_fu_7700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_10_fu_7704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_10_fu_7708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_10_fu_7712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_10_fu_7716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_10_fu_7720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_10_fu_7724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_10_fu_7728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_10_fu_7732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_10_fu_7736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_10_fu_7740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_10_fu_7744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_11_fu_7748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_11_fu_7752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_11_fu_7756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_11_fu_7760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_11_fu_7764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_11_fu_7768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_11_fu_7772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_11_fu_7776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_11_fu_7780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_11_fu_7784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_11_fu_7788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_11_fu_7792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_11_fu_7796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_11_fu_7800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_11_fu_7804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_11_fu_7808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_11_fu_7812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_11_fu_7816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_11_fu_7820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_11_fu_7824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_11_fu_7828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_11_fu_7832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_11_fu_7836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_11_fu_7840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_11_fu_7844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_11_fu_7848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_11_fu_7852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_11_fu_7856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_11_fu_7860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_11_fu_7864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_11_fu_7868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_11_fu_7872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_11_fu_7876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_11_fu_7880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_11_fu_7884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_11_fu_7888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_11_fu_7892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_11_fu_7896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_11_fu_7900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_11_fu_7904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_11_fu_7908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_11_fu_7912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_11_fu_7916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_11_fu_7920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_11_fu_7924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_11_fu_7928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_11_fu_7932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_11_fu_7936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_11_fu_7940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_11_fu_7944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_11_fu_7948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_11_fu_7952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_11_fu_7956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_11_fu_7960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_11_fu_7964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_11_fu_7968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_11_fu_7972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_11_fu_7976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_11_fu_7980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_11_fu_7984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_11_fu_7988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_11_fu_7992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_11_fu_7996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_11_fu_8000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_12_fu_8004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_12_fu_8008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_12_fu_8012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_12_fu_8016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_12_fu_8020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_12_fu_8024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_12_fu_8028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_12_fu_8032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_12_fu_8036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_12_fu_8040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_12_fu_8044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_12_fu_8048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_12_fu_8052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_12_fu_8056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_12_fu_8060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_12_fu_8064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_12_fu_8068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_12_fu_8072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_12_fu_8076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_12_fu_8080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_12_fu_8084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_12_fu_8088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_12_fu_8092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_12_fu_8096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_12_fu_8100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_12_fu_8104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_12_fu_8108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_12_fu_8112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_12_fu_8116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_12_fu_8120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_12_fu_8124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_12_fu_8128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_12_fu_8132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_12_fu_8136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_12_fu_8140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_12_fu_8144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_12_fu_8148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_12_fu_8152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_12_fu_8156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_12_fu_8160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_12_fu_8164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_12_fu_8168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_12_fu_8172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_12_fu_8176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_12_fu_8180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_12_fu_8184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_12_fu_8188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_12_fu_8192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_12_fu_8196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_12_fu_8200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_12_fu_8204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_12_fu_8208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_12_fu_8212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_12_fu_8216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_12_fu_8220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_12_fu_8224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_12_fu_8228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_12_fu_8232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_12_fu_8236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_12_fu_8240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_12_fu_8244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_12_fu_8248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_12_fu_8252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_12_fu_8256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_13_fu_8260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_13_fu_8264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_13_fu_8268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_13_fu_8272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_13_fu_8276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_13_fu_8280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_13_fu_8284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_13_fu_8288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_13_fu_8292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_13_fu_8296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_13_fu_8300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_13_fu_8304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_13_fu_8308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_13_fu_8312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_13_fu_8316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_13_fu_8320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_13_fu_8324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_13_fu_8328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_13_fu_8332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_13_fu_8336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_13_fu_8340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_13_fu_8344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_13_fu_8348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_13_fu_8352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_13_fu_8356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_13_fu_8360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_13_fu_8364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_13_fu_8368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_13_fu_8372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_13_fu_8376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_13_fu_8380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_13_fu_8384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_13_fu_8388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_13_fu_8392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_13_fu_8396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_13_fu_8400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_13_fu_8404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_13_fu_8408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_13_fu_8412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_13_fu_8416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_13_fu_8420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_13_fu_8424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_13_fu_8428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_13_fu_8432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_13_fu_8436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_13_fu_8440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_13_fu_8444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_13_fu_8448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_13_fu_8452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_13_fu_8456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_13_fu_8460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_13_fu_8464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_13_fu_8468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_13_fu_8472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_13_fu_8476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_13_fu_8480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_13_fu_8484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_13_fu_8488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_13_fu_8492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_13_fu_8496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_13_fu_8500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_13_fu_8504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_13_fu_8508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_13_fu_8512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_14_fu_8516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_14_fu_8520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_14_fu_8524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_14_fu_8528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_14_fu_8532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_14_fu_8536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_14_fu_8540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_14_fu_8544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_14_fu_8548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_14_fu_8552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_14_fu_8556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_14_fu_8560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_14_fu_8564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_14_fu_8568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_14_fu_8572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_14_fu_8576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_14_fu_8580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_14_fu_8584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_14_fu_8588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_14_fu_8592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_14_fu_8596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_14_fu_8600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_14_fu_8604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_14_fu_8608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_14_fu_8612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_14_fu_8616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_14_fu_8620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_14_fu_8624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_14_fu_8628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_14_fu_8632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_14_fu_8636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_14_fu_8640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_14_fu_8644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_14_fu_8648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_14_fu_8652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_14_fu_8656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_14_fu_8660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_14_fu_8664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_14_fu_8668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_14_fu_8672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_14_fu_8676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_14_fu_8680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_14_fu_8684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_14_fu_8688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_14_fu_8692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_14_fu_8696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_14_fu_8700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_14_fu_8704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_14_fu_8708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_14_fu_8712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_14_fu_8716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_14_fu_8720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_14_fu_8724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_14_fu_8728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_14_fu_8732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_14_fu_8736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_14_fu_8740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_14_fu_8744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_14_fu_8748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_14_fu_8752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_14_fu_8756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_14_fu_8760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_14_fu_8764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_14_fu_8768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_15_fu_8772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_15_fu_8776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_15_fu_8780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_15_fu_8784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_15_fu_8788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_15_fu_8792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_15_fu_8796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_15_fu_8800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_15_fu_8804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_15_fu_8808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_15_fu_8812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_15_fu_8816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_15_fu_8820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_15_fu_8824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_15_fu_8828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_15_fu_8832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_15_fu_8836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_15_fu_8840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_15_fu_8844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_15_fu_8848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_15_fu_8852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_15_fu_8856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_15_fu_8860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_15_fu_8864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_15_fu_8868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_15_fu_8872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_15_fu_8876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_15_fu_8880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_15_fu_8884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_15_fu_8888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_15_fu_8892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_15_fu_8896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_15_fu_8900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_15_fu_8904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_15_fu_8908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_15_fu_8912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_15_fu_8916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_15_fu_8920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_15_fu_8924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_15_fu_8928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_15_fu_8932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_15_fu_8936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_15_fu_8940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_15_fu_8944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_15_fu_8948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_15_fu_8952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_15_fu_8956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_15_fu_8960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_15_fu_8964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_15_fu_8968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_15_fu_8972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_15_fu_8976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_15_fu_8980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_15_fu_8984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_15_fu_8988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_15_fu_8992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_15_fu_8996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_15_fu_9000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_15_fu_9004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_15_fu_9008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_15_fu_9012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_15_fu_9016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_15_fu_9020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_15_fu_9024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_16_fu_9028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_16_fu_9032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_16_fu_9036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_16_fu_9040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_16_fu_9044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_16_fu_9048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_16_fu_9052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_16_fu_9056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_16_fu_9060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_16_fu_9064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_16_fu_9068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_16_fu_9072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_16_fu_9076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_16_fu_9080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_16_fu_9084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_16_fu_9088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_16_fu_9092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_16_fu_9096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_16_fu_9100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_16_fu_9104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_16_fu_9108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_16_fu_9112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_16_fu_9116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_16_fu_9120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_16_fu_9124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_16_fu_9128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_16_fu_9132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_16_fu_9136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_16_fu_9140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_16_fu_9144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_16_fu_9148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_16_fu_9152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_16_fu_9156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_16_fu_9160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_16_fu_9164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_16_fu_9168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_16_fu_9172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_16_fu_9176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_16_fu_9180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_16_fu_9184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_16_fu_9188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_16_fu_9192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_16_fu_9196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_16_fu_9200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_16_fu_9204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_16_fu_9208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_16_fu_9212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_16_fu_9216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_16_fu_9220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_16_fu_9224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_16_fu_9228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_16_fu_9232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_16_fu_9236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_16_fu_9240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_16_fu_9244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_16_fu_9248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_16_fu_9252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_16_fu_9256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_16_fu_9260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_16_fu_9264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_16_fu_9268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_16_fu_9272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_16_fu_9276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_16_fu_9280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_17_fu_9284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_17_fu_9288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_17_fu_9292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_17_fu_9296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_17_fu_9300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_17_fu_9304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_17_fu_9308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_17_fu_9312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_17_fu_9316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_17_fu_9320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_17_fu_9324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_17_fu_9328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_17_fu_9332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_17_fu_9336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_17_fu_9340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_17_fu_9344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_17_fu_9348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_17_fu_9352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_17_fu_9356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_17_fu_9360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_17_fu_9364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_17_fu_9368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_17_fu_9372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_17_fu_9376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_17_fu_9380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_17_fu_9384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_17_fu_9388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_17_fu_9392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_17_fu_9396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_17_fu_9400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_17_fu_9404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_17_fu_9408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_17_fu_9412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_17_fu_9416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_17_fu_9420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_17_fu_9424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_17_fu_9428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_17_fu_9432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_17_fu_9436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_17_fu_9440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_17_fu_9444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_17_fu_9448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_17_fu_9452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_17_fu_9456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_17_fu_9460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_17_fu_9464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_17_fu_9468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_17_fu_9472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_17_fu_9476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_17_fu_9480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_17_fu_9484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_17_fu_9488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_17_fu_9492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_17_fu_9496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_17_fu_9500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_17_fu_9504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_17_fu_9508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_17_fu_9512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_17_fu_9516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_17_fu_9520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_17_fu_9524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_17_fu_9528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_17_fu_9532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_17_fu_9536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_18_fu_9540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_18_fu_9544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_18_fu_9548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_18_fu_9552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_18_fu_9556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_18_fu_9560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_18_fu_9564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_18_fu_9568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_18_fu_9572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_18_fu_9576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_18_fu_9580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_18_fu_9584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_18_fu_9588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_18_fu_9592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_18_fu_9596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_18_fu_9600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_18_fu_9604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_18_fu_9608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_18_fu_9612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_18_fu_9616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_18_fu_9620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_18_fu_9624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_18_fu_9628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_18_fu_9632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_18_fu_9636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_18_fu_9640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_18_fu_9644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_18_fu_9648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_18_fu_9652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_18_fu_9656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_18_fu_9660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_18_fu_9664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_18_fu_9668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_18_fu_9672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_18_fu_9676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_18_fu_9680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_18_fu_9684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_18_fu_9688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_18_fu_9692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_18_fu_9696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_18_fu_9700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_18_fu_9704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_18_fu_9708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_18_fu_9712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_18_fu_9716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_18_fu_9720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_18_fu_9724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_18_fu_9728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_18_fu_9732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_18_fu_9736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_18_fu_9740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_18_fu_9744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_18_fu_9748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_18_fu_9752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_18_fu_9756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_18_fu_9760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_18_fu_9764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_18_fu_9768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_18_fu_9772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_18_fu_9776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_18_fu_9780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_18_fu_9784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_18_fu_9788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_18_fu_9792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_19_fu_9796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_19_fu_9800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_19_fu_9804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_19_fu_9808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_19_fu_9812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_19_fu_9816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_19_fu_9820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_19_fu_9824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_19_fu_9828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_19_fu_9832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_19_fu_9836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_19_fu_9840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_19_fu_9844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_19_fu_9848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_19_fu_9852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_19_fu_9856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_19_fu_9860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_19_fu_9864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_19_fu_9868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_19_fu_9872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_19_fu_9876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_19_fu_9880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_19_fu_9884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_19_fu_9888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_19_fu_9892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_19_fu_9896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_19_fu_9900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_19_fu_9904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_19_fu_9908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_19_fu_9912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_19_fu_9916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_19_fu_9920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_19_fu_9924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_19_fu_9928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_19_fu_9932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_19_fu_9936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_19_fu_9940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_19_fu_9944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_19_fu_9948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_19_fu_9952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_19_fu_9956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_19_fu_9960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_19_fu_9964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_19_fu_9968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_19_fu_9972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_19_fu_9976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_19_fu_9980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_19_fu_9984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_19_fu_9988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_19_fu_9992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_19_fu_9996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_19_fu_10000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_19_fu_10004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_19_fu_10008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_19_fu_10012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_19_fu_10016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_19_fu_10020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_19_fu_10024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_19_fu_10028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_19_fu_10032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_19_fu_10036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_19_fu_10040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_19_fu_10044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_19_fu_10048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_20_fu_10052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_20_fu_10056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_20_fu_10060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_20_fu_10064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_20_fu_10068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_20_fu_10072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_20_fu_10076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_20_fu_10080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_20_fu_10084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_20_fu_10088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_20_fu_10092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_20_fu_10096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_20_fu_10100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_20_fu_10104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_20_fu_10108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_20_fu_10112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_20_fu_10116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_20_fu_10120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_20_fu_10124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_20_fu_10128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_20_fu_10132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_20_fu_10136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_20_fu_10140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_20_fu_10144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_20_fu_10148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_20_fu_10152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_20_fu_10156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_20_fu_10160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_20_fu_10164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_20_fu_10168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_20_fu_10172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_20_fu_10176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_20_fu_10180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_20_fu_10184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_20_fu_10188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_20_fu_10192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_20_fu_10196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_20_fu_10200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_20_fu_10204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_20_fu_10208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_20_fu_10212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_20_fu_10216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_20_fu_10220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_20_fu_10224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_20_fu_10228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_20_fu_10232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_20_fu_10236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_20_fu_10240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_20_fu_10244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_20_fu_10248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_20_fu_10252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_20_fu_10256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_20_fu_10260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_20_fu_10264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_20_fu_10268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_20_fu_10272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_20_fu_10276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_20_fu_10280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_20_fu_10284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_20_fu_10288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_20_fu_10292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_20_fu_10296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_20_fu_10300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_20_fu_10304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_21_fu_10308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_21_fu_10312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_21_fu_10316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_21_fu_10320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_21_fu_10324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_21_fu_10328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_21_fu_10332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_21_fu_10336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_21_fu_10340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_21_fu_10344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_21_fu_10348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_21_fu_10352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_21_fu_10356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_21_fu_10360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_21_fu_10364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_21_fu_10368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_21_fu_10372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_21_fu_10376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_21_fu_10380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_21_fu_10384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_21_fu_10388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_21_fu_10392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_21_fu_10396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_21_fu_10400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_21_fu_10404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_21_fu_10408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_21_fu_10412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_21_fu_10416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_21_fu_10420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_21_fu_10424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_21_fu_10428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_21_fu_10432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_21_fu_10436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_21_fu_10440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_21_fu_10444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_21_fu_10448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_21_fu_10452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_21_fu_10456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_21_fu_10460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_21_fu_10464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_21_fu_10468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_21_fu_10472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_21_fu_10476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_21_fu_10480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_21_fu_10484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_21_fu_10488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_21_fu_10492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_21_fu_10496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_21_fu_10500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_21_fu_10504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_21_fu_10508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_21_fu_10512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_21_fu_10516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_21_fu_10520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_21_fu_10524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_21_fu_10528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_21_fu_10532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_21_fu_10536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_21_fu_10540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_21_fu_10544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_21_fu_10548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_21_fu_10552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_21_fu_10556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_21_fu_10560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_22_fu_10564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_22_fu_10568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_22_fu_10572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_22_fu_10576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_22_fu_10580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_22_fu_10584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_22_fu_10588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_22_fu_10592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_22_fu_10596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_22_fu_10600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_22_fu_10604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_22_fu_10608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_22_fu_10612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_22_fu_10616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_22_fu_10620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_22_fu_10624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_22_fu_10628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_22_fu_10632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_22_fu_10636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_22_fu_10640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_22_fu_10644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_22_fu_10648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_22_fu_10652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_22_fu_10656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_22_fu_10660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_22_fu_10664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_22_fu_10668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_22_fu_10672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_22_fu_10676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_22_fu_10680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_22_fu_10684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_22_fu_10688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_22_fu_10692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_22_fu_10696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_22_fu_10700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_22_fu_10704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_22_fu_10708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_22_fu_10712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_22_fu_10716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_22_fu_10720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_22_fu_10724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_22_fu_10728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_22_fu_10732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_22_fu_10736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_22_fu_10740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_22_fu_10744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_22_fu_10748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_22_fu_10752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_22_fu_10756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_22_fu_10760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_22_fu_10764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_22_fu_10768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_22_fu_10772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_22_fu_10776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_22_fu_10780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_22_fu_10784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_22_fu_10788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_22_fu_10792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_22_fu_10796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_22_fu_10800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_22_fu_10804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_22_fu_10808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_22_fu_10812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_22_fu_10816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_23_fu_10820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_23_fu_10824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_23_fu_10828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_23_fu_10832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_23_fu_10836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_23_fu_10840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_23_fu_10844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_23_fu_10848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_23_fu_10852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_23_fu_10856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_23_fu_10860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_23_fu_10864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_23_fu_10868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_23_fu_10872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_23_fu_10876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_23_fu_10880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_23_fu_10884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_23_fu_10888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_23_fu_10892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_23_fu_10896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_23_fu_10900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_23_fu_10904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_23_fu_10908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_23_fu_10912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_23_fu_10916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_23_fu_10920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_23_fu_10924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_23_fu_10928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_23_fu_10932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_23_fu_10936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_23_fu_10940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_23_fu_10944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_23_fu_10948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_23_fu_10952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_23_fu_10956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_23_fu_10960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_23_fu_10964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_23_fu_10968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_23_fu_10972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_23_fu_10976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_23_fu_10980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_23_fu_10984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_23_fu_10988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_23_fu_10992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_23_fu_10996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_23_fu_11000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_23_fu_11004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_23_fu_11008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_23_fu_11012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_23_fu_11016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_23_fu_11020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_23_fu_11024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_23_fu_11028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_23_fu_11032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_0_23_fu_11036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_1_23_fu_11040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_2_23_fu_11044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_3_23_fu_11048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_4_23_fu_11052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_5_23_fu_11056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_6_23_fu_11060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_7_23_fu_11064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_8_23_fu_11068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_9_23_fu_11072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_10_fu_11076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_11_fu_11080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_12_fu_11084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_13_fu_11088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_14_fu_11092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_15_fu_11096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_16_fu_11100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_17_fu_11104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_18_fu_11108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_19_fu_11112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_20_fu_11116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_21_fu_11120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_22_fu_11124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_23_fu_11128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_24_fu_11132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_25_fu_11136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_26_fu_11140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_27_fu_11144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_28_fu_11148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_29_fu_11152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_30_fu_11156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_31_fu_11160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_32_fu_11164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_33_fu_11168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_34_fu_11172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_35_fu_11176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_36_fu_11180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_37_fu_11184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_38_fu_11188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_39_fu_11192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_40_fu_11196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_41_fu_11200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_42_fu_11204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_43_fu_11208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_44_fu_11212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_45_fu_11216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_46_fu_11220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_47_fu_11224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_48_fu_11228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_49_fu_11232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_50_fu_11236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_51_fu_11240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_52_fu_11244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_53_fu_11248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_54_fu_11252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_55_fu_11256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_56_fu_11260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_57_fu_11264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_58_fu_11268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_59_fu_11272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_60_fu_11276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_61_fu_11280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_62_fu_11284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dx_23_63_fu_11288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_fu_11292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_fu_11296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_fu_11300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_fu_11304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_fu_11308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_fu_11312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_fu_11316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_fu_11320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_fu_11324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_fu_11328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_1_fu_11332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_1_fu_11336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_1_fu_11340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_1_fu_11344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_1_fu_11348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_1_fu_11352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_1_fu_11356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_1_fu_11360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_1_fu_11364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_1_fu_11368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_1_fu_11372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_1_fu_11376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_1_fu_11380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_1_fu_11384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_1_fu_11388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_1_fu_11392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_1_fu_11396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_1_fu_11400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_1_fu_11404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_1_fu_11408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_1_fu_11412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_1_fu_11416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_1_fu_11420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_1_fu_11424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_1_fu_11428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_1_fu_11432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_1_fu_11436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_1_fu_11440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_1_fu_11444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_1_fu_11448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_1_fu_11452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_1_fu_11456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_1_fu_11460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_1_fu_11464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_1_fu_11468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_1_fu_11472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_1_fu_11476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_1_fu_11480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_1_fu_11484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_1_fu_11488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_1_fu_11492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_1_fu_11496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_1_fu_11500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_1_fu_11504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_1_fu_11508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_1_fu_11512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_1_fu_11516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_1_fu_11520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_1_fu_11524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_1_fu_11528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_1_fu_11532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_1_fu_11536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_1_fu_11540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_1_fu_11544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_1_fu_11548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_1_fu_11552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_1_fu_11556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_1_fu_11560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_1_fu_11564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_1_fu_11568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_1_fu_11572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_1_fu_11576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_1_fu_11580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_1_fu_11584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_2_fu_11588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_2_fu_11592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_2_fu_11596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_2_fu_11600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_2_fu_11604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_2_fu_11608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_2_fu_11612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_2_fu_11616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_2_fu_11620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_2_fu_11624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_2_fu_11628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_2_fu_11632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_2_fu_11636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_2_fu_11640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_2_fu_11644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_2_fu_11648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_2_fu_11652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_2_fu_11656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_2_fu_11660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_2_fu_11664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_2_fu_11668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_2_fu_11672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_2_fu_11676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_2_fu_11680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_2_fu_11684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_2_fu_11688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_2_fu_11692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_2_fu_11696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_2_fu_11700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_2_fu_11704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_2_fu_11708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_2_fu_11712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_2_fu_11716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_2_fu_11720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_2_fu_11724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_2_fu_11728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_2_fu_11732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_2_fu_11736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_2_fu_11740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_2_fu_11744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_2_fu_11748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_2_fu_11752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_2_fu_11756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_2_fu_11760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_2_fu_11764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_2_fu_11768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_2_fu_11772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_2_fu_11776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_2_fu_11780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_2_fu_11784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_2_fu_11788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_2_fu_11792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_2_fu_11796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_2_fu_11800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_2_fu_11804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_2_fu_11808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_2_fu_11812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_2_fu_11816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_2_fu_11820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_2_fu_11824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_2_fu_11828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_2_fu_11832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_2_fu_11836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_2_fu_11840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_3_fu_11844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_3_fu_11848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_3_fu_11852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_3_fu_11856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_3_fu_11860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_3_fu_11864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_3_fu_11868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_3_fu_11872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_3_fu_11876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_3_fu_11880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_3_fu_11884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_3_fu_11888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_3_fu_11892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_3_fu_11896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_3_fu_11900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_3_fu_11904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_3_fu_11908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_3_fu_11912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_3_fu_11916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_3_fu_11920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_3_fu_11924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_3_fu_11928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_3_fu_11932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_3_fu_11936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_3_fu_11940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_3_fu_11944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_3_fu_11948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_3_fu_11952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_3_fu_11956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_3_fu_11960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_3_fu_11964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_3_fu_11968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_3_fu_11972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_3_fu_11976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_3_fu_11980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_3_fu_11984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_3_fu_11988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_3_fu_11992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_3_fu_11996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_3_fu_12000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_3_fu_12004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_3_fu_12008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_3_fu_12012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_3_fu_12016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_3_fu_12020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_3_fu_12024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_3_fu_12028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_3_fu_12032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_3_fu_12036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_3_fu_12040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_3_fu_12044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_3_fu_12048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_3_fu_12052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_3_fu_12056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_3_fu_12060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_3_fu_12064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_3_fu_12068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_3_fu_12072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_3_fu_12076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_3_fu_12080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_3_fu_12084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_3_fu_12088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_3_fu_12092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_3_fu_12096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_4_fu_12100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_4_fu_12104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_4_fu_12108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_4_fu_12112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_4_fu_12116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_4_fu_12120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_4_fu_12124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_4_fu_12128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_4_fu_12132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_4_fu_12136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_4_fu_12140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_4_fu_12144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_4_fu_12148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_4_fu_12152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_4_fu_12156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_4_fu_12160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_4_fu_12164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_4_fu_12168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_4_fu_12172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_4_fu_12176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_4_fu_12180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_4_fu_12184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_4_fu_12188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_4_fu_12192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_4_fu_12196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_4_fu_12200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_4_fu_12204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_4_fu_12208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_4_fu_12212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_4_fu_12216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_4_fu_12220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_4_fu_12224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_4_fu_12228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_4_fu_12232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_4_fu_12236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_4_fu_12240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_4_fu_12244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_4_fu_12248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_4_fu_12252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_4_fu_12256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_4_fu_12260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_4_fu_12264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_4_fu_12268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_4_fu_12272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_4_fu_12276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_4_fu_12280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_4_fu_12284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_4_fu_12288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_4_fu_12292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_4_fu_12296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_4_fu_12300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_4_fu_12304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_4_fu_12308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_4_fu_12312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_4_fu_12316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_4_fu_12320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_4_fu_12324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_4_fu_12328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_4_fu_12332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_4_fu_12336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_4_fu_12340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_4_fu_12344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_4_fu_12348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_4_fu_12352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_5_fu_12356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_5_fu_12360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_5_fu_12364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_5_fu_12368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_5_fu_12372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_5_fu_12376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_5_fu_12380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_5_fu_12384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_5_fu_12388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_5_fu_12392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_5_fu_12396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_5_fu_12400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_5_fu_12404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_5_fu_12408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_5_fu_12412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_5_fu_12416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_5_fu_12420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_5_fu_12424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_5_fu_12428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_5_fu_12432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_5_fu_12436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_5_fu_12440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_5_fu_12444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_5_fu_12448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_5_fu_12452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_5_fu_12456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_5_fu_12460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_5_fu_12464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_5_fu_12468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_5_fu_12472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_5_fu_12476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_5_fu_12480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_5_fu_12484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_5_fu_12488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_5_fu_12492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_5_fu_12496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_5_fu_12500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_5_fu_12504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_5_fu_12508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_5_fu_12512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_5_fu_12516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_5_fu_12520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_5_fu_12524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_5_fu_12528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_5_fu_12532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_5_fu_12536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_5_fu_12540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_5_fu_12544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_5_fu_12548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_5_fu_12552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_5_fu_12556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_5_fu_12560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_5_fu_12564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_5_fu_12568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_5_fu_12572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_5_fu_12576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_5_fu_12580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_5_fu_12584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_5_fu_12588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_5_fu_12592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_5_fu_12596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_5_fu_12600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_5_fu_12604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_5_fu_12608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_6_fu_12612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_6_fu_12616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_6_fu_12620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_6_fu_12624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_6_fu_12628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_6_fu_12632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_6_fu_12636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_6_fu_12640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_6_fu_12644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_6_fu_12648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_6_fu_12652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_6_fu_12656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_6_fu_12660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_6_fu_12664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_6_fu_12668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_6_fu_12672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_6_fu_12676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_6_fu_12680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_6_fu_12684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_6_fu_12688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_6_fu_12692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_6_fu_12696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_6_fu_12700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_6_fu_12704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_6_fu_12708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_6_fu_12712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_6_fu_12716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_6_fu_12720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_6_fu_12724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_6_fu_12728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_6_fu_12732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_6_fu_12736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_6_fu_12740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_6_fu_12744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_6_fu_12748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_6_fu_12752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_6_fu_12756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_6_fu_12760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_6_fu_12764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_6_fu_12768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_6_fu_12772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_6_fu_12776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_6_fu_12780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_6_fu_12784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_6_fu_12788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_6_fu_12792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_6_fu_12796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_6_fu_12800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_6_fu_12804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_6_fu_12808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_6_fu_12812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_6_fu_12816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_6_fu_12820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_6_fu_12824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_6_fu_12828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_6_fu_12832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_6_fu_12836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_6_fu_12840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_6_fu_12844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_6_fu_12848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_6_fu_12852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_6_fu_12856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_6_fu_12860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_6_fu_12864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_7_fu_12868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_7_fu_12872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_7_fu_12876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_7_fu_12880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_7_fu_12884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_7_fu_12888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_7_fu_12892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_7_fu_12896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_7_fu_12900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_7_fu_12904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_7_fu_12908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_7_fu_12912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_7_fu_12916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_7_fu_12920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_7_fu_12924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_7_fu_12928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_7_fu_12932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_7_fu_12936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_7_fu_12940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_7_fu_12944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_7_fu_12948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_7_fu_12952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_7_fu_12956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_7_fu_12960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_7_fu_12964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_7_fu_12968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_7_fu_12972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_7_fu_12976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_7_fu_12980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_7_fu_12984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_7_fu_12988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_7_fu_12992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_7_fu_12996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_7_fu_13000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_7_fu_13004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_7_fu_13008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_7_fu_13012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_7_fu_13016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_7_fu_13020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_7_fu_13024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_7_fu_13028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_7_fu_13032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_7_fu_13036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_7_fu_13040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_7_fu_13044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_7_fu_13048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_7_fu_13052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_7_fu_13056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_7_fu_13060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_7_fu_13064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_7_fu_13068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_7_fu_13072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_7_fu_13076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_7_fu_13080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_7_fu_13084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_7_fu_13088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_7_fu_13092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_7_fu_13096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_7_fu_13100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_7_fu_13104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_7_fu_13108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_7_fu_13112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_7_fu_13116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_7_fu_13120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_8_fu_13124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_8_fu_13128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_8_fu_13132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_8_fu_13136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_8_fu_13140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_8_fu_13144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_8_fu_13148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_8_fu_13152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_8_fu_13156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_8_fu_13160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_8_fu_13164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_8_fu_13168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_8_fu_13172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_8_fu_13176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_8_fu_13180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_8_fu_13184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_8_fu_13188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_8_fu_13192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_8_fu_13196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_8_fu_13200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_8_fu_13204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_8_fu_13208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_8_fu_13212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_8_fu_13216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_8_fu_13220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_8_fu_13224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_8_fu_13228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_8_fu_13232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_8_fu_13236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_8_fu_13240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_8_fu_13244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_8_fu_13248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_8_fu_13252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_8_fu_13256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_8_fu_13260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_8_fu_13264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_8_fu_13268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_8_fu_13272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_8_fu_13276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_8_fu_13280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_8_fu_13284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_8_fu_13288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_8_fu_13292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_8_fu_13296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_8_fu_13300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_8_fu_13304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_8_fu_13308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_8_fu_13312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_8_fu_13316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_8_fu_13320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_8_fu_13324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_8_fu_13328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_8_fu_13332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_8_fu_13336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_8_fu_13340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_8_fu_13344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_8_fu_13348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_8_fu_13352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_8_fu_13356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_8_fu_13360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_8_fu_13364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_8_fu_13368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_8_fu_13372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_8_fu_13376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_9_fu_13380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_9_fu_13384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_9_fu_13388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_9_fu_13392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_9_fu_13396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_9_fu_13400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_9_fu_13404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_9_fu_13408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_9_fu_13412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_9_fu_13416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_9_fu_13420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_9_fu_13424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_9_fu_13428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_9_fu_13432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_9_fu_13436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_9_fu_13440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_9_fu_13444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_9_fu_13448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_9_fu_13452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_9_fu_13456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_9_fu_13460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_9_fu_13464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_9_fu_13468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_9_fu_13472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_9_fu_13476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_9_fu_13480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_9_fu_13484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_9_fu_13488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_9_fu_13492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_9_fu_13496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_9_fu_13500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_9_fu_13504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_9_fu_13508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_9_fu_13512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_9_fu_13516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_9_fu_13520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_9_fu_13524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_9_fu_13528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_9_fu_13532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_9_fu_13536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_9_fu_13540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_9_fu_13544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_9_fu_13548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_9_fu_13552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_9_fu_13556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_9_fu_13560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_9_fu_13564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_9_fu_13568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_9_fu_13572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_9_fu_13576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_9_fu_13580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_9_fu_13584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_9_fu_13588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_9_fu_13592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_9_fu_13596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_9_fu_13600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_9_fu_13604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_9_fu_13608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_9_fu_13612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_9_fu_13616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_9_fu_13620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_9_fu_13624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_9_fu_13628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_9_fu_13632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_10_fu_13636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_10_fu_13640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_10_fu_13644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_10_fu_13648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_10_fu_13652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_10_fu_13656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_10_fu_13660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_10_fu_13664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_10_fu_13668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_10_fu_13672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_10_fu_13676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_10_fu_13680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_10_fu_13684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_10_fu_13688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_10_fu_13692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_10_fu_13696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_10_fu_13700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_10_fu_13704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_10_fu_13708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_10_fu_13712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_10_fu_13716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_10_fu_13720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_10_fu_13724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_10_fu_13728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_10_fu_13732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_10_fu_13736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_10_fu_13740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_10_fu_13744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_10_fu_13748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_10_fu_13752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_10_fu_13756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_10_fu_13760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_10_fu_13764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_10_fu_13768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_10_fu_13772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_10_fu_13776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_10_fu_13780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_10_fu_13784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_10_fu_13788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_10_fu_13792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_10_fu_13796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_10_fu_13800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_10_fu_13804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_10_fu_13808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_10_fu_13812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_10_fu_13816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_10_fu_13820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_10_fu_13824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_10_fu_13828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_10_fu_13832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_10_fu_13836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_10_fu_13840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_10_fu_13844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_10_fu_13848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_10_fu_13852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_10_fu_13856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_10_fu_13860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_10_fu_13864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_10_fu_13868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_10_fu_13872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_10_fu_13876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_10_fu_13880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_10_fu_13884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_10_fu_13888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_11_fu_13892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_11_fu_13896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_11_fu_13900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_11_fu_13904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_11_fu_13908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_11_fu_13912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_11_fu_13916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_11_fu_13920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_11_fu_13924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_11_fu_13928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_11_fu_13932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_11_fu_13936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_11_fu_13940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_11_fu_13944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_11_fu_13948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_11_fu_13952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_11_fu_13956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_11_fu_13960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_11_fu_13964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_11_fu_13968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_11_fu_13972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_11_fu_13976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_11_fu_13980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_11_fu_13984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_11_fu_13988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_11_fu_13992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_11_fu_13996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_11_fu_14000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_11_fu_14004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_11_fu_14008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_11_fu_14012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_11_fu_14016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_11_fu_14020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_11_fu_14024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_11_fu_14028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_11_fu_14032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_11_fu_14036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_11_fu_14040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_11_fu_14044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_11_fu_14048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_11_fu_14052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_11_fu_14056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_11_fu_14060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_11_fu_14064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_11_fu_14068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_11_fu_14072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_11_fu_14076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_11_fu_14080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_11_fu_14084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_11_fu_14088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_11_fu_14092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_11_fu_14096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_11_fu_14100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_11_fu_14104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_11_fu_14108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_11_fu_14112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_11_fu_14116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_11_fu_14120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_11_fu_14124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_11_fu_14128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_11_fu_14132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_11_fu_14136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_11_fu_14140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_11_fu_14144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_12_fu_14148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_12_fu_14152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_12_fu_14156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_12_fu_14160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_12_fu_14164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_12_fu_14168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_12_fu_14172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_12_fu_14176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_12_fu_14180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_12_fu_14184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_12_fu_14188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_12_fu_14192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_12_fu_14196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_12_fu_14200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_12_fu_14204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_12_fu_14208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_12_fu_14212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_12_fu_14216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_12_fu_14220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_12_fu_14224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_12_fu_14228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_12_fu_14232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_12_fu_14236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_12_fu_14240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_12_fu_14244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_12_fu_14248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_12_fu_14252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_12_fu_14256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_12_fu_14260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_12_fu_14264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_12_fu_14268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_12_fu_14272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_12_fu_14276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_12_fu_14280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_12_fu_14284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_12_fu_14288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_12_fu_14292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_12_fu_14296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_12_fu_14300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_12_fu_14304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_12_fu_14308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_12_fu_14312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_12_fu_14316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_12_fu_14320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_12_fu_14324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_12_fu_14328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_12_fu_14332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_12_fu_14336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_12_fu_14340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_12_fu_14344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_12_fu_14348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_12_fu_14352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_12_fu_14356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_12_fu_14360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_12_fu_14364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_12_fu_14368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_12_fu_14372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_12_fu_14376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_12_fu_14380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_12_fu_14384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_12_fu_14388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_12_fu_14392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_12_fu_14396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_12_fu_14400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_13_fu_14404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_13_fu_14408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_13_fu_14412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_13_fu_14416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_13_fu_14420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_13_fu_14424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_13_fu_14428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_13_fu_14432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_13_fu_14436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_13_fu_14440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_13_fu_14444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_13_fu_14448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_13_fu_14452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_13_fu_14456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_13_fu_14460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_13_fu_14464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_13_fu_14468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_13_fu_14472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_13_fu_14476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_13_fu_14480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_13_fu_14484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_13_fu_14488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_13_fu_14492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_13_fu_14496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_13_fu_14500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_13_fu_14504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_13_fu_14508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_13_fu_14512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_13_fu_14516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_13_fu_14520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_13_fu_14524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_13_fu_14528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_13_fu_14532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_13_fu_14536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_13_fu_14540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_13_fu_14544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_13_fu_14548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_13_fu_14552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_13_fu_14556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_13_fu_14560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_13_fu_14564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_13_fu_14568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_13_fu_14572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_13_fu_14576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_13_fu_14580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_13_fu_14584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_13_fu_14588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_13_fu_14592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_13_fu_14596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_13_fu_14600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_13_fu_14604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_13_fu_14608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_13_fu_14612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_13_fu_14616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_13_fu_14620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_13_fu_14624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_13_fu_14628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_13_fu_14632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_13_fu_14636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_13_fu_14640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_13_fu_14644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_13_fu_14648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_13_fu_14652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_13_fu_14656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_14_fu_14660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_14_fu_14664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_14_fu_14668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_14_fu_14672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_14_fu_14676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_14_fu_14680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_14_fu_14684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_14_fu_14688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_14_fu_14692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_14_fu_14696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_14_fu_14700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_14_fu_14704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_14_fu_14708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_14_fu_14712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_14_fu_14716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_14_fu_14720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_14_fu_14724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_14_fu_14728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_14_fu_14732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_14_fu_14736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_14_fu_14740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_14_fu_14744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_14_fu_14748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_14_fu_14752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_14_fu_14756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_14_fu_14760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_14_fu_14764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_14_fu_14768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_14_fu_14772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_14_fu_14776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_14_fu_14780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_14_fu_14784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_14_fu_14788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_14_fu_14792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_14_fu_14796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_14_fu_14800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_14_fu_14804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_14_fu_14808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_14_fu_14812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_14_fu_14816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_14_fu_14820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_14_fu_14824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_14_fu_14828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_14_fu_14832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_14_fu_14836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_14_fu_14840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_14_fu_14844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_14_fu_14848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_14_fu_14852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_14_fu_14856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_14_fu_14860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_14_fu_14864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_14_fu_14868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_14_fu_14872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_14_fu_14876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_14_fu_14880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_14_fu_14884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_14_fu_14888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_14_fu_14892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_14_fu_14896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_14_fu_14900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_14_fu_14904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_14_fu_14908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_14_fu_14912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_15_fu_14916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_15_fu_14920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_15_fu_14924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_15_fu_14928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_15_fu_14932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_15_fu_14936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_15_fu_14940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_15_fu_14944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_15_fu_14948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_15_fu_14952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_15_fu_14956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_15_fu_14960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_15_fu_14964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_15_fu_14968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_15_fu_14972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_15_fu_14976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_15_fu_14980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_15_fu_14984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_15_fu_14988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_15_fu_14992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_15_fu_14996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_15_fu_15000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_15_fu_15004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_15_fu_15008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_15_fu_15012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_15_fu_15016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_15_fu_15020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_15_fu_15024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_15_fu_15028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_15_fu_15032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_15_fu_15036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_15_fu_15040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_15_fu_15044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_15_fu_15048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_15_fu_15052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_15_fu_15056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_15_fu_15060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_15_fu_15064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_15_fu_15068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_15_fu_15072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_15_fu_15076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_15_fu_15080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_15_fu_15084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_15_fu_15088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_15_fu_15092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_15_fu_15096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_15_fu_15100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_15_fu_15104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_15_fu_15108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_15_fu_15112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_15_fu_15116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_15_fu_15120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_15_fu_15124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_15_fu_15128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_15_fu_15132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_15_fu_15136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_15_fu_15140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_15_fu_15144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_15_fu_15148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_15_fu_15152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_15_fu_15156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_15_fu_15160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_15_fu_15164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_15_fu_15168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_16_fu_15172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_16_fu_15176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_16_fu_15180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_16_fu_15184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_16_fu_15188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_16_fu_15192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_16_fu_15196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_16_fu_15200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_16_fu_15204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_16_fu_15208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_16_fu_15212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_16_fu_15216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_16_fu_15220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_16_fu_15224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_16_fu_15228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_16_fu_15232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_16_fu_15236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_16_fu_15240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_16_fu_15244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_16_fu_15248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_16_fu_15252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_16_fu_15256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_16_fu_15260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_16_fu_15264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_16_fu_15268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_16_fu_15272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_16_fu_15276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_16_fu_15280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_16_fu_15284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_16_fu_15288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_16_fu_15292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_16_fu_15296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_16_fu_15300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_16_fu_15304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_16_fu_15308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_16_fu_15312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_16_fu_15316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_16_fu_15320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_16_fu_15324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_16_fu_15328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_16_fu_15332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_16_fu_15336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_16_fu_15340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_16_fu_15344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_16_fu_15348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_16_fu_15352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_16_fu_15356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_16_fu_15360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_16_fu_15364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_16_fu_15368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_16_fu_15372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_16_fu_15376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_16_fu_15380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_16_fu_15384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_16_fu_15388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_16_fu_15392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_16_fu_15396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_16_fu_15400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_16_fu_15404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_16_fu_15408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_16_fu_15412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_16_fu_15416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_16_fu_15420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_16_fu_15424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_17_fu_15428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_17_fu_15432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_17_fu_15436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_17_fu_15440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_17_fu_15444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_17_fu_15448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_17_fu_15452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_17_fu_15456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_17_fu_15460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_17_fu_15464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_17_fu_15468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_17_fu_15472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_17_fu_15476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_17_fu_15480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_17_fu_15484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_17_fu_15488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_17_fu_15492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_17_fu_15496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_17_fu_15500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_17_fu_15504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_17_fu_15508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_17_fu_15512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_17_fu_15516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_17_fu_15520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_17_fu_15524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_17_fu_15528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_17_fu_15532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_17_fu_15536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_17_fu_15540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_17_fu_15544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_17_fu_15548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_17_fu_15552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_17_fu_15556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_17_fu_15560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_17_fu_15564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_17_fu_15568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_17_fu_15572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_17_fu_15576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_17_fu_15580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_17_fu_15584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_17_fu_15588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_17_fu_15592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_17_fu_15596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_17_fu_15600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_17_fu_15604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_17_fu_15608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_17_fu_15612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_17_fu_15616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_17_fu_15620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_17_fu_15624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_17_fu_15628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_17_fu_15632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_17_fu_15636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_17_fu_15640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_17_fu_15644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_17_fu_15648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_17_fu_15652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_17_fu_15656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_17_fu_15660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_17_fu_15664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_17_fu_15668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_17_fu_15672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_17_fu_15676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_17_fu_15680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_18_fu_15684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_18_fu_15688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_18_fu_15692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_18_fu_15696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_18_fu_15700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_18_fu_15704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_18_fu_15708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_18_fu_15712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_18_fu_15716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_18_fu_15720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_18_fu_15724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_18_fu_15728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_18_fu_15732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_18_fu_15736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_18_fu_15740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_18_fu_15744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_18_fu_15748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_18_fu_15752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_18_fu_15756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_18_fu_15760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_18_fu_15764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_18_fu_15768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_18_fu_15772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_18_fu_15776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_18_fu_15780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_18_fu_15784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_18_fu_15788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_18_fu_15792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_18_fu_15796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_18_fu_15800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_18_fu_15804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_18_fu_15808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_18_fu_15812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_18_fu_15816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_18_fu_15820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_18_fu_15824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_18_fu_15828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_18_fu_15832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_18_fu_15836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_18_fu_15840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_18_fu_15844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_18_fu_15848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_18_fu_15852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_18_fu_15856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_18_fu_15860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_18_fu_15864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_18_fu_15868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_18_fu_15872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_18_fu_15876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_18_fu_15880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_18_fu_15884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_18_fu_15888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_18_fu_15892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_18_fu_15896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_18_fu_15900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_18_fu_15904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_18_fu_15908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_18_fu_15912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_18_fu_15916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_18_fu_15920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_18_fu_15924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_18_fu_15928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_18_fu_15932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_18_fu_15936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_19_fu_15940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_19_fu_15944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_19_fu_15948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_19_fu_15952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_19_fu_15956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_19_fu_15960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_19_fu_15964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_19_fu_15968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_19_fu_15972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_19_fu_15976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_19_fu_15980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_19_fu_15984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_19_fu_15988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_19_fu_15992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_19_fu_15996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_19_fu_16000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_19_fu_16004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_19_fu_16008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_19_fu_16012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_19_fu_16016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_19_fu_16020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_19_fu_16024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_19_fu_16028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_19_fu_16032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_19_fu_16036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_19_fu_16040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_19_fu_16044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_19_fu_16048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_19_fu_16052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_19_fu_16056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_19_fu_16060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_19_fu_16064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_19_fu_16068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_19_fu_16072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_19_fu_16076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_19_fu_16080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_19_fu_16084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_19_fu_16088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_19_fu_16092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_19_fu_16096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_19_fu_16100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_19_fu_16104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_19_fu_16108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_19_fu_16112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_19_fu_16116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_19_fu_16120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_19_fu_16124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_19_fu_16128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_19_fu_16132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_19_fu_16136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_19_fu_16140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_19_fu_16144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_19_fu_16148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_19_fu_16152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_19_fu_16156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_19_fu_16160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_19_fu_16164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_19_fu_16168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_19_fu_16172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_19_fu_16176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_19_fu_16180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_19_fu_16184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_19_fu_16188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_19_fu_16192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_20_fu_16196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_20_fu_16200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_20_fu_16204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_20_fu_16208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_20_fu_16212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_20_fu_16216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_20_fu_16220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_20_fu_16224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_20_fu_16228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_20_fu_16232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_20_fu_16236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_20_fu_16240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_20_fu_16244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_20_fu_16248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_20_fu_16252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_20_fu_16256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_20_fu_16260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_20_fu_16264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_20_fu_16268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_20_fu_16272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_20_fu_16276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_20_fu_16280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_20_fu_16284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_20_fu_16288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_20_fu_16292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_20_fu_16296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_20_fu_16300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_20_fu_16304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_20_fu_16308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_20_fu_16312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_20_fu_16316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_20_fu_16320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_20_fu_16324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_20_fu_16328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_20_fu_16332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_20_fu_16336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_20_fu_16340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_20_fu_16344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_20_fu_16348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_20_fu_16352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_20_fu_16356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_20_fu_16360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_20_fu_16364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_20_fu_16368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_20_fu_16372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_20_fu_16376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_20_fu_16380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_20_fu_16384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_20_fu_16388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_20_fu_16392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_20_fu_16396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_20_fu_16400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_20_fu_16404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_20_fu_16408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_20_fu_16412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_20_fu_16416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_20_fu_16420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_20_fu_16424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_20_fu_16428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_20_fu_16432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_20_fu_16436 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_20_fu_16440 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_20_fu_16444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_20_fu_16448 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_21_fu_16452 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_21_fu_16456 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_21_fu_16460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_21_fu_16464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_21_fu_16468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_21_fu_16472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_21_fu_16476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_21_fu_16480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_21_fu_16484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_21_fu_16488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_21_fu_16492 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_21_fu_16496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_21_fu_16500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_21_fu_16504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_21_fu_16508 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_21_fu_16512 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_21_fu_16516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_21_fu_16520 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_21_fu_16524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_21_fu_16528 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_21_fu_16532 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_21_fu_16536 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_21_fu_16540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_21_fu_16544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_21_fu_16548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_21_fu_16552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_21_fu_16556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_21_fu_16560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_21_fu_16564 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_21_fu_16568 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_21_fu_16572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_21_fu_16576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_21_fu_16580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_21_fu_16584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_21_fu_16588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_21_fu_16592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_21_fu_16596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_21_fu_16600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_21_fu_16604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_21_fu_16608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_21_fu_16612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_21_fu_16616 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_21_fu_16620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_21_fu_16624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_21_fu_16628 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_21_fu_16632 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_21_fu_16636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_21_fu_16640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_21_fu_16644 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_21_fu_16648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_21_fu_16652 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_21_fu_16656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_21_fu_16660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_21_fu_16664 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_21_fu_16668 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_21_fu_16672 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_21_fu_16676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_21_fu_16680 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_21_fu_16684 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_21_fu_16688 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_21_fu_16692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_21_fu_16696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_21_fu_16700 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_21_fu_16704 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_22_fu_16708 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_22_fu_16712 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_22_fu_16716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_22_fu_16720 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_22_fu_16724 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_22_fu_16728 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_22_fu_16732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_22_fu_16736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_22_fu_16740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_22_fu_16744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_22_fu_16748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_22_fu_16752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_22_fu_16756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_22_fu_16760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_22_fu_16764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_22_fu_16768 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_22_fu_16772 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_22_fu_16776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_22_fu_16780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_22_fu_16784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_22_fu_16788 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_22_fu_16792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_22_fu_16796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_22_fu_16800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_22_fu_16804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_22_fu_16808 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_22_fu_16812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_22_fu_16816 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_22_fu_16820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_22_fu_16824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_22_fu_16828 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_22_fu_16832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_22_fu_16836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_22_fu_16840 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_22_fu_16844 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_22_fu_16848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_22_fu_16852 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_22_fu_16856 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_22_fu_16860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_22_fu_16864 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_22_fu_16868 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_22_fu_16872 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_22_fu_16876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_22_fu_16880 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_22_fu_16884 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_22_fu_16888 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_22_fu_16892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_22_fu_16896 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_22_fu_16900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_22_fu_16904 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_22_fu_16908 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_22_fu_16912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_22_fu_16916 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_22_fu_16920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_22_fu_16924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_22_fu_16928 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_22_fu_16932 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_22_fu_16936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_22_fu_16940 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_22_fu_16944 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_22_fu_16948 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_22_fu_16952 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_22_fu_16956 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_22_fu_16960 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_23_fu_16964 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_23_fu_16968 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_23_fu_16972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_23_fu_16976 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_23_fu_16980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_23_fu_16984 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_23_fu_16988 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_23_fu_16992 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_23_fu_16996 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_23_fu_17000 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_23_fu_17004 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_23_fu_17008 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_23_fu_17012 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_23_fu_17016 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_23_fu_17020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_23_fu_17024 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_23_fu_17028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_23_fu_17032 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_23_fu_17036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_23_fu_17040 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_23_fu_17044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_23_fu_17048 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_23_fu_17052 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_23_fu_17056 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_23_fu_17060 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_23_fu_17064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_23_fu_17068 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_23_fu_17072 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_23_fu_17076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_23_fu_17080 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_23_fu_17084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_23_fu_17088 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_23_fu_17092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_23_fu_17096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_23_fu_17100 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_23_fu_17104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_23_fu_17108 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_23_fu_17112 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_23_fu_17116 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_23_fu_17120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_23_fu_17124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_23_fu_17128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_23_fu_17132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_23_fu_17136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_23_fu_17140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_23_fu_17144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_23_fu_17148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_23_fu_17152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_23_fu_17156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_23_fu_17160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_23_fu_17164 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_23_fu_17168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_23_fu_17172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_23_fu_17176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_0_23_fu_17180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_1_23_fu_17184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_2_23_fu_17188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_3_23_fu_17192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_4_23_fu_17196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_5_23_fu_17200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_6_23_fu_17204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_7_23_fu_17208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_8_23_fu_17212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_9_23_fu_17216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_10_fu_17220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_11_fu_17224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_12_fu_17228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_13_fu_17232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_14_fu_17236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_15_fu_17240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_16_fu_17244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_17_fu_17248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_18_fu_17252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_19_fu_17256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_20_fu_17260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_21_fu_17264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_22_fu_17268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_23_fu_17272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_24_fu_17276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_25_fu_17280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_26_fu_17284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_27_fu_17288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_28_fu_17292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_29_fu_17296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_30_fu_17300 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_31_fu_17304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_32_fu_17308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_33_fu_17312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_34_fu_17316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_35_fu_17320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_36_fu_17324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_37_fu_17328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_38_fu_17332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_39_fu_17336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_40_fu_17340 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_41_fu_17344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_42_fu_17348 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_43_fu_17352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_44_fu_17356 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_45_fu_17360 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_46_fu_17364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_47_fu_17368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_48_fu_17372 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_49_fu_17376 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_50_fu_17380 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_51_fu_17384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_52_fu_17388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_53_fu_17392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_54_fu_17396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_55_fu_17400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_56_fu_17404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_57_fu_17408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_58_fu_17412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_59_fu_17416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_60_fu_17420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_61_fu_17424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_62_fu_17428 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_patch_dy_23_63_fu_17432 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_fu_17436 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25183_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_fu_17440 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_fu_17444 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_1_fu_17448 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_fu_17452 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_fu_17456 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_1_fu_17460 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_1_fu_17464 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_fu_17468 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_1_fu_17472 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_2_fu_17476 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_2_fu_17480 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_3_fu_17484 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_1_fu_17488 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_2_fu_17492 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_3_fu_17496 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_3_fu_17500 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_1_fu_17504 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_2_fu_17508 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_4_fu_17512 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_4_fu_17516 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_5_fu_17520 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_2_fu_17524 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_4_fu_17528 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_5_fu_17532 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_5_fu_17536 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_2_fu_17540 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_3_fu_17544 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_6_fu_17548 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_6_fu_17552 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_7_fu_17556 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_3_fu_17560 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_6_fu_17564 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_7_fu_17568 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_7_fu_17572 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_3_fu_17576 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_4_fu_17580 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_8_fu_17584 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_8_fu_17588 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_9_fu_17592 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_4_fu_17596 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_8_fu_17600 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_9_fu_17604 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_9_fu_17608 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_4_fu_17612 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_5_fu_17616 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_10_fu_17620 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_10_fu_17624 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_11_fu_17628 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_5_fu_17632 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_10_fu_17636 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_11_fu_17640 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_11_fu_17644 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_5_fu_17648 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_6_fu_17652 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_12_fu_17656 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_12_fu_17660 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_13_fu_17664 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_6_fu_17668 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_12_fu_17672 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_13_fu_17676 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_13_fu_17680 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_6_fu_17684 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_7_fu_17688 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_14_fu_17692 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_14_fu_17696 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_15_fu_17700 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_7_fu_17704 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_14_fu_17708 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_15_fu_17712 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_15_fu_17716 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_7_fu_17720 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_8_fu_17724 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_16_fu_17728 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_16_fu_17732 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_17_fu_17736 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_8_fu_17740 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_16_fu_17744 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_17_fu_17748 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_17_fu_17752 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_8_fu_17756 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_9_fu_17760 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_18_fu_17764 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_18_fu_17768 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_19_fu_17772 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_9_fu_17776 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_18_fu_17780 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_19_fu_17784 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_19_fu_17788 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_9_fu_17792 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_10_fu_17796 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_20_fu_17800 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_20_fu_17804 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_21_fu_17808 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_10_fu_17812 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_20_fu_17816 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_21_fu_17820 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_21_fu_17824 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_10_fu_17828 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_11_fu_17832 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_22_fu_17836 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_22_fu_17840 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_23_fu_17844 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_11_fu_17848 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_22_fu_17852 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_23_fu_17856 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_23_fu_17860 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_11_fu_17864 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_12_fu_17868 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_24_fu_17872 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_24_fu_17876 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_25_fu_17880 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_12_fu_17884 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_24_fu_17888 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_25_fu_17892 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_25_fu_17896 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_12_fu_17900 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_13_fu_17904 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_26_fu_17908 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_26_fu_17912 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_27_fu_17916 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_13_fu_17920 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_26_fu_17924 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_27_fu_17928 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_27_fu_17932 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_13_fu_17936 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_14_fu_17940 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_28_fu_17944 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_28_fu_17948 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_29_fu_17952 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_14_fu_17956 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_28_fu_17960 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_29_fu_17964 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_29_fu_17968 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_14_fu_17972 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_15_fu_17976 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_30_fu_17980 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_30_fu_17984 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_31_fu_17988 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_15_fu_17992 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_30_fu_17996 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_31_fu_18000 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_31_fu_18004 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_15_fu_18008 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_16_fu_18012 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_32_fu_18016 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_32_fu_18020 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_33_fu_18024 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_16_fu_18028 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_32_fu_18032 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_33_fu_18036 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_33_fu_18040 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_16_fu_18044 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_17_fu_18048 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_34_fu_18052 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_34_fu_18056 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_35_fu_18060 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_17_fu_18064 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_34_fu_18068 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_35_fu_18072 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_35_fu_18076 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_17_fu_18080 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_18_fu_18084 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_36_fu_18088 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_36_fu_18092 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_37_fu_18096 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_18_fu_18100 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_36_fu_18104 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_37_fu_18108 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_37_fu_18112 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_18_fu_18116 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_19_fu_18120 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_38_fu_18124 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_38_fu_18128 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_39_fu_18132 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_19_fu_18136 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_38_fu_18140 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_39_fu_18144 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_39_fu_18148 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_19_fu_18152 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_20_fu_18156 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_40_fu_18160 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_40_fu_18164 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_41_fu_18168 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_20_fu_18172 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_40_fu_18176 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_41_fu_18180 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_41_fu_18184 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_20_fu_18188 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_21_fu_18192 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_42_fu_18196 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_42_fu_18200 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_43_fu_18204 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_21_fu_18208 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_42_fu_18212 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_43_fu_18216 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_43_fu_18220 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_21_fu_18224 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_22_fu_18228 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_44_fu_18232 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_44_fu_18236 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_45_fu_18240 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_22_fu_18244 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_44_fu_18248 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_45_fu_18252 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_45_fu_18256 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_22_fu_18260 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_0_23_fu_18264 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_46_fu_18268 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_46_fu_18272 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_3_47_fu_18276 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_4_23_fu_18280 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_46_fu_18284 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_6_47_fu_18288 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_7_47_fu_18292 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_23_8_23_fu_18296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal ap_block_pp4_stage3 : BOOLEAN;
    signal ap_block_pp4_stage4 : BOOLEAN;
    signal ap_block_pp4_stage5 : BOOLEAN;
    signal ap_block_pp4_stage6 : BOOLEAN;
    signal ap_block_pp4_stage7 : BOOLEAN;
    signal ap_block_pp4_stage8 : BOOLEAN;
    signal ap_block_pp4_stage9 : BOOLEAN;
    signal ap_block_pp4_stage10 : BOOLEAN;
    signal ap_block_pp4_stage11 : BOOLEAN;
    signal ap_block_pp4_stage12 : BOOLEAN;
    signal ap_block_pp4_stage13 : BOOLEAN;
    signal ap_block_pp4_stage14 : BOOLEAN;
    signal ap_block_pp4_stage15 : BOOLEAN;
    signal ap_block_pp4_stage16 : BOOLEAN;
    signal ap_block_pp4_stage17 : BOOLEAN;
    signal ap_block_pp4_stage18 : BOOLEAN;
    signal ap_block_pp4_stage19 : BOOLEAN;
    signal ap_block_pp4_stage20 : BOOLEAN;
    signal ap_block_pp4_stage21 : BOOLEAN;
    signal ap_block_pp4_stage22 : BOOLEAN;
    signal ap_block_pp4_stage23 : BOOLEAN;
    signal ap_block_pp4_stage24 : BOOLEAN;
    signal ap_block_pp4_stage25 : BOOLEAN;
    signal ap_block_pp4_stage26 : BOOLEAN;
    signal ap_block_pp4_stage27 : BOOLEAN;
    signal ap_block_pp4_stage28 : BOOLEAN;
    signal ap_block_pp4_stage29 : BOOLEAN;
    signal ap_block_pp4_stage30 : BOOLEAN;
    signal ap_block_pp4_stage31 : BOOLEAN;
    signal ap_block_pp4_stage32 : BOOLEAN;
    signal ap_block_pp4_stage33 : BOOLEAN;
    signal ap_block_pp4_stage34 : BOOLEAN;
    signal ap_block_pp4_stage35 : BOOLEAN;
    signal ap_block_pp4_stage36 : BOOLEAN;
    signal ap_block_pp4_stage37 : BOOLEAN;
    signal ap_block_pp4_stage38 : BOOLEAN;
    signal ap_block_pp4_stage39 : BOOLEAN;
    signal ap_block_pp4_stage40 : BOOLEAN;
    signal ap_block_pp4_stage41 : BOOLEAN;
    signal ap_block_pp4_stage42 : BOOLEAN;
    signal ap_block_pp4_stage43 : BOOLEAN;
    signal ap_block_pp4_stage44 : BOOLEAN;
    signal ap_block_pp4_stage45 : BOOLEAN;
    signal ap_block_pp4_stage46 : BOOLEAN;
    signal ap_block_pp4_stage47 : BOOLEAN;
    signal grp_fu_25128_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25128_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25132_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25136_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25140_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25144_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25148_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25148_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25152_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25152_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25156_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25160_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25160_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25164_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25164_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25168_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25172_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25172_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25183_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25187_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25190_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25193_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_urem_fu_27216_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_232_fu_27222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_cast_fu_27518_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_90_fu_27522_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_178_cast_fu_27537_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_92_fu_27541_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_1_fu_27560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_1_cast_fu_27575_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_1_fu_27579_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_2_fu_27594_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_9_fu_27608_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_2_cast_fu_27738_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_2_fu_27742_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_3_fu_27756_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_3_cast_fu_27890_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_3_fu_27894_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_s_fu_27905_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_4_fu_28039_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_10_fu_28053_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_4_cast_fu_28183_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_4_fu_28187_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_5_fu_28201_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_5_cast_fu_28335_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_5_fu_28339_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_11_fu_28470_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_6_fu_28724_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_12_fu_28738_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_6_cast_fu_28868_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_6_fu_28872_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_7_cast_fu_28882_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_7_fu_28886_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_200_7_cast_fu_29140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_7_fu_29144_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_13_fu_29275_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_8_cast_fu_29525_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_8_fu_29529_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_8_fu_29543_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_9_fu_29677_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_s_fu_29691_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_16_fu_29821_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_10_fu_29955_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_11_fu_29969_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_17_fu_30099_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_12_fu_30353_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_13_fu_30367_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_18_fu_30377_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_cast_fu_30626_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_14_fu_30630_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_14_fu_30644_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_19_fu_30654_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_cast_fu_30903_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_15_fu_30907_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_15_fu_30921_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_20_fu_30931_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_16_fu_31304_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_17_fu_31318_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_21_fu_31328_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_18_fu_31701_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_19_fu_31715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_24_fu_31725_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_20_fu_32098_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_21_fu_32112_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_25_fu_32122_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_8_cast_fu_32491_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_22_fu_32495_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_22_fu_32509_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_26_fu_32519_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_2_cast_fu_32888_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_23_fu_32892_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_23_fu_32906_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_27_fu_32916_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_24_fu_33289_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_25_fu_33303_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_28_fu_33313_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_26_fu_33686_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_27_fu_33700_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_29_fu_33710_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_28_fu_34083_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_29_fu_34097_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_32_fu_34107_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_9_cast_fu_34476_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_30_fu_34480_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_30_fu_34494_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_33_fu_34504_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_3_cast_fu_34873_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_31_fu_34877_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_31_fu_34891_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_34_fu_34901_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_32_fu_35274_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_33_fu_35288_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_35_fu_35298_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_34_fu_35671_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_35_fu_35685_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_36_fu_35695_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_36_fu_36068_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_37_fu_36078_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_37_fu_36091_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_10_cast_fu_36461_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_38_fu_36465_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_38_fu_36479_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_40_fu_36489_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_4_cast_fu_36858_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_39_fu_36862_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_39_fu_36876_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_41_fu_36886_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_40_fu_37259_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_41_fu_37273_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_42_fu_37283_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_42_fu_37656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_43_fu_37666_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_43_fu_37679_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_44_fu_38049_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_44_fu_38062_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_45_fu_38072_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_45_fu_38445_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_11_cast_fu_38455_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_46_fu_38459_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_46_fu_38473_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_5_cast_fu_38843_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_47_fu_38847_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_47_fu_38861_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_48_fu_38871_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_48_fu_39244_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_49_fu_39254_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_49_fu_39267_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_50_fu_39637_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_50_fu_39650_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_51_fu_39660_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_51_fu_40033_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_52_fu_40043_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_52_fu_40056_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_53_fu_40426_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_53_fu_40439_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_12_cast_fu_40449_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_54_fu_40453_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_55_cast_fu_40463_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_201_54_fu_40836_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_189_6_cast_fu_40846_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_55_fu_40850_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_56_cast_fu_40864_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_57_cast_fu_40873_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_56_fu_41242_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_57_fu_41255_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_58_cast_fu_41264_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_59_cast_fu_41273_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_58_fu_41646_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_60_cast_fu_41659_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_61_cast_fu_41668_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_59_fu_42037_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_60_fu_42050_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_13_cast_fu_42059_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_196_62_cast_fu_42068_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_61_fu_42441_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_168_to_int_fu_44502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_to_int_fu_44515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_25144_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp4_stage24_00001 : BOOLEAN;
    signal ap_block_pp4_stage25_00001 : BOOLEAN;
    signal ap_block_pp4_stage26_00001 : BOOLEAN;
    signal ap_block_pp4_stage28_00001 : BOOLEAN;
    signal ap_block_pp4_stage30_00001 : BOOLEAN;
    signal ap_block_pp4_stage31_00001 : BOOLEAN;
    signal ap_block_pp4_stage32_00001 : BOOLEAN;
    signal ap_block_pp4_stage33_00001 : BOOLEAN;
    signal ap_block_pp4_stage34_00001 : BOOLEAN;
    signal ap_block_pp4_stage35_00001 : BOOLEAN;
    signal ap_block_pp4_stage36_00001 : BOOLEAN;
    signal ap_block_pp4_stage37_00001 : BOOLEAN;
    signal ap_block_pp4_stage38_00001 : BOOLEAN;
    signal ap_block_pp4_stage39_00001 : BOOLEAN;
    signal ap_block_pp4_stage40_00001 : BOOLEAN;
    signal ap_block_pp4_stage41_00001 : BOOLEAN;
    signal ap_block_pp4_stage42_00001 : BOOLEAN;
    signal ap_block_pp4_stage43_00001 : BOOLEAN;
    signal ap_block_pp4_stage44_00001 : BOOLEAN;
    signal ap_block_pp4_stage45_00001 : BOOLEAN;
    signal ap_block_pp4_stage46_00001 : BOOLEAN;
    signal ap_block_pp4_stage47_00001 : BOOLEAN;
    signal ap_block_pp4_stage0_00001 : BOOLEAN;
    signal ap_block_pp4_stage1_00001 : BOOLEAN;
    signal ap_block_pp4_stage2_00001 : BOOLEAN;
    signal ap_block_pp4_stage3_00001 : BOOLEAN;
    signal ap_block_pp4_stage4_00001 : BOOLEAN;
    signal ap_block_pp4_stage5_00001 : BOOLEAN;
    signal ap_block_pp4_stage6_00001 : BOOLEAN;
    signal ap_block_pp4_stage7_00001 : BOOLEAN;
    signal ap_block_pp4_stage8_00001 : BOOLEAN;
    signal ap_block_pp4_stage9_00001 : BOOLEAN;
    signal ap_block_pp4_stage10_00001 : BOOLEAN;
    signal ap_block_pp4_stage11_00001 : BOOLEAN;
    signal ap_block_pp4_stage12_00001 : BOOLEAN;
    signal ap_block_pp4_stage14_00001 : BOOLEAN;
    signal ap_block_pp4_stage15_00001 : BOOLEAN;
    signal ap_block_pp4_stage16_00001 : BOOLEAN;
    signal ap_block_pp4_stage19_00001 : BOOLEAN;
    signal ap_block_pp4_stage20_00001 : BOOLEAN;
    signal ap_block_pp4_stage21_00001 : BOOLEAN;
    signal ap_block_pp4_stage22_00001 : BOOLEAN;
    signal ap_block_pp4_stage27_00001 : BOOLEAN;
    signal ap_block_pp4_stage29_00001 : BOOLEAN;
    signal ap_block_pp4_stage13_00001 : BOOLEAN;
    signal ap_block_pp4_stage17_00001 : BOOLEAN;
    signal ap_block_pp4_stage18_00001 : BOOLEAN;
    signal ap_block_pp4_stage23_00001 : BOOLEAN;
    signal grp_fu_25148_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_25152_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (90 downto 0);
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_block_pp4_stage3_subdone : BOOLEAN;
    signal ap_block_pp4_stage4_subdone : BOOLEAN;
    signal ap_block_pp4_stage5_subdone : BOOLEAN;
    signal ap_block_pp4_stage6_subdone : BOOLEAN;
    signal ap_block_pp4_stage7_subdone : BOOLEAN;
    signal ap_block_pp4_stage8_subdone : BOOLEAN;
    signal ap_block_pp4_stage9_subdone : BOOLEAN;
    signal ap_block_pp4_stage10_subdone : BOOLEAN;
    signal ap_block_pp4_stage11_subdone : BOOLEAN;
    signal ap_block_pp4_stage12_subdone : BOOLEAN;
    signal ap_block_pp4_stage13_subdone : BOOLEAN;
    signal ap_block_pp4_stage14_subdone : BOOLEAN;
    signal ap_block_pp4_stage15_subdone : BOOLEAN;
    signal ap_block_pp4_stage16_subdone : BOOLEAN;
    signal ap_block_pp4_stage17_subdone : BOOLEAN;
    signal ap_block_pp4_stage18_subdone : BOOLEAN;
    signal ap_block_pp4_stage19_subdone : BOOLEAN;
    signal ap_block_pp4_stage20_subdone : BOOLEAN;
    signal ap_block_pp4_stage21_subdone : BOOLEAN;
    signal ap_block_pp4_stage22_subdone : BOOLEAN;
    signal ap_block_pp4_stage23_subdone : BOOLEAN;
    signal ap_block_pp4_stage24_subdone : BOOLEAN;
    signal ap_block_pp4_stage25_subdone : BOOLEAN;
    signal ap_block_pp4_stage26_subdone : BOOLEAN;
    signal ap_block_pp4_stage27_subdone : BOOLEAN;
    signal ap_block_pp4_stage28_subdone : BOOLEAN;
    signal ap_block_pp4_stage29_subdone : BOOLEAN;
    signal ap_block_pp4_stage30_subdone : BOOLEAN;
    signal ap_block_pp4_stage31_subdone : BOOLEAN;
    signal ap_block_pp4_stage32_subdone : BOOLEAN;
    signal ap_block_pp4_stage33_subdone : BOOLEAN;
    signal ap_block_pp4_stage34_subdone : BOOLEAN;
    signal ap_block_pp4_stage35_subdone : BOOLEAN;
    signal ap_block_pp4_stage36_subdone : BOOLEAN;
    signal ap_block_pp4_stage37_subdone : BOOLEAN;
    signal ap_block_pp4_stage38_subdone : BOOLEAN;
    signal ap_block_pp4_stage39_subdone : BOOLEAN;
    signal ap_block_pp4_stage40_subdone : BOOLEAN;
    signal ap_block_pp4_stage41_subdone : BOOLEAN;
    signal ap_block_pp4_stage42_subdone : BOOLEAN;
    signal ap_block_pp4_stage43_subdone : BOOLEAN;
    signal ap_block_pp4_stage44_subdone : BOOLEAN;
    signal ap_block_pp4_stage45_subdone : BOOLEAN;
    signal ap_block_pp4_stage46_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal ap_condition_30132 : BOOLEAN;

    component gauss_newton_optim_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pyr_region_data_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        pyr_region_data_ce0 : OUT STD_LOGIC;
        pyr_region_data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pyr_region_data_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        pyr_region_data_ce1 : OUT STD_LOGIC;
        pyr_region_data_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read100 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read101 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read102 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read103 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read104 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read105 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read106 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read107 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read108 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read109 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read110 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read111 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read112 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read113 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read114 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read115 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read116 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read117 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read118 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read119 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read120 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read121 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read122 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read123 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read124 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read125 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read126 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read127 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read128 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read129 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read130 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read131 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read132 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read133 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read134 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read135 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read136 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read137 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read138 : IN STD_LOGIC_VECTOR (31 downto 0);
        ref_patch_with_border_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ref_patch_with_border_ce0 : OUT STD_LOGIC;
        ref_patch_with_border_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ref_patch_with_border_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ref_patch_with_border_ce1 : OUT STD_LOGIC;
        ref_patch_with_border_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        cur_px_estimate_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        cur_px_estimate_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_fdiv_32ns_32ns_32_12_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_sitofp_32s_32_6_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_mux_245_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component batch_align2D_region_mux_486_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (31 downto 0);
        din33 : IN STD_LOGIC_VECTOR (31 downto 0);
        din34 : IN STD_LOGIC_VECTOR (31 downto 0);
        din35 : IN STD_LOGIC_VECTOR (31 downto 0);
        din36 : IN STD_LOGIC_VECTOR (31 downto 0);
        din37 : IN STD_LOGIC_VECTOR (31 downto 0);
        din38 : IN STD_LOGIC_VECTOR (31 downto 0);
        din39 : IN STD_LOGIC_VECTOR (31 downto 0);
        din40 : IN STD_LOGIC_VECTOR (31 downto 0);
        din41 : IN STD_LOGIC_VECTOR (31 downto 0);
        din42 : IN STD_LOGIC_VECTOR (31 downto 0);
        din43 : IN STD_LOGIC_VECTOR (31 downto 0);
        din44 : IN STD_LOGIC_VECTOR (31 downto 0);
        din45 : IN STD_LOGIC_VECTOR (31 downto 0);
        din46 : IN STD_LOGIC_VECTOR (31 downto 0);
        din47 : IN STD_LOGIC_VECTOR (31 downto 0);
        din48 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_pyr_region_data_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component batch_align2D_region_ref_patch_with_borde_23 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component batch_align2D_region_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        myRegion_data_ptr : OUT STD_LOGIC_VECTOR (31 downto 0);
        myRegion_fcoord_ptr : OUT STD_LOGIC_VECTOR (31 downto 0);
        my_ref_patch_with_border_ptr : OUT STD_LOGIC_VECTOR (31 downto 0);
        my_cur_px_estimate_ptr : OUT STD_LOGIC_VECTOR (31 downto 0);
        my_inv_out : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_param_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        my_converged : IN STD_LOGIC_VECTOR (63 downto 0);
        my_converged_ap_vld : IN STD_LOGIC;
        n_iter : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_region_my_region_data_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_region_my_region_fcoord_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_region_my_patches_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_region_my_pos_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    pyr_region_data_0_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_0_address0,
        ce0 => pyr_region_data_0_ce0,
        we0 => pyr_region_data_0_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_0_q0,
        address1 => grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1,
        ce1 => pyr_region_data_0_ce1,
        q1 => pyr_region_data_0_q1);

    ref_patch_with_borde_23_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_23_address0,
        ce0 => ref_patch_with_borde_23_ce0,
        we0 => ref_patch_with_borde_23_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_23_q0,
        address1 => ref_patch_with_borde_23_address1,
        ce1 => ref_patch_with_borde_23_ce1,
        q1 => ref_patch_with_borde_23_q1);

    pyr_region_data_1_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_1_address0,
        ce0 => pyr_region_data_1_ce0,
        we0 => pyr_region_data_1_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_1_q0,
        address1 => grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1,
        ce1 => pyr_region_data_1_ce1,
        q1 => pyr_region_data_1_q1);

    ref_patch_with_borde_22_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_22_address0,
        ce0 => ref_patch_with_borde_22_ce0,
        we0 => ref_patch_with_borde_22_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_22_q0,
        address1 => ref_patch_with_borde_22_address1,
        ce1 => ref_patch_with_borde_22_ce1,
        q1 => ref_patch_with_borde_22_q1);

    pyr_region_data_2_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_2_address0,
        ce0 => pyr_region_data_2_ce0,
        we0 => pyr_region_data_2_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_2_q0,
        address1 => grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1,
        ce1 => pyr_region_data_2_ce1,
        q1 => pyr_region_data_2_q1);

    ref_patch_with_borde_11_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_11_address0,
        ce0 => ref_patch_with_borde_11_ce0,
        we0 => ref_patch_with_borde_11_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_11_q0,
        address1 => ref_patch_with_borde_11_address1,
        ce1 => ref_patch_with_borde_11_ce1,
        q1 => ref_patch_with_borde_11_q1);

    pyr_region_data_3_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_3_address0,
        ce0 => pyr_region_data_3_ce0,
        we0 => pyr_region_data_3_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_3_q0,
        address1 => grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1,
        ce1 => pyr_region_data_3_ce1,
        q1 => pyr_region_data_3_q1);

    ref_patch_with_borde_6_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_6_address0,
        ce0 => ref_patch_with_borde_6_ce0,
        we0 => ref_patch_with_borde_6_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_6_q0,
        address1 => ref_patch_with_borde_6_address1,
        ce1 => ref_patch_with_borde_6_ce1,
        q1 => ref_patch_with_borde_6_q1);

    pyr_region_data_4_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_4_address0,
        ce0 => pyr_region_data_4_ce0,
        we0 => pyr_region_data_4_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_4_q0,
        address1 => grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1,
        ce1 => pyr_region_data_4_ce1,
        q1 => pyr_region_data_4_q1);

    ref_patch_with_borde_5_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_5_address0,
        ce0 => ref_patch_with_borde_5_ce0,
        we0 => ref_patch_with_borde_5_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_5_q0,
        address1 => ref_patch_with_borde_5_address1,
        ce1 => ref_patch_with_borde_5_ce1,
        q1 => ref_patch_with_borde_5_q1);

    pyr_region_data_5_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_5_address0,
        ce0 => pyr_region_data_5_ce0,
        we0 => pyr_region_data_5_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_5_q0,
        address1 => grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1,
        ce1 => pyr_region_data_5_ce1,
        q1 => pyr_region_data_5_q1);

    ref_patch_with_borde_4_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_4_address0,
        ce0 => ref_patch_with_borde_4_ce0,
        we0 => ref_patch_with_borde_4_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_4_q0,
        address1 => ref_patch_with_borde_4_address1,
        ce1 => ref_patch_with_borde_4_ce1,
        q1 => ref_patch_with_borde_4_q1);

    pyr_region_data_6_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_6_address0,
        ce0 => pyr_region_data_6_ce0,
        we0 => pyr_region_data_6_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_6_q0,
        address1 => grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1,
        ce1 => pyr_region_data_6_ce1,
        q1 => pyr_region_data_6_q1);

    ref_patch_with_borde_3_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_3_address0,
        ce0 => ref_patch_with_borde_3_ce0,
        we0 => ref_patch_with_borde_3_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_3_q0,
        address1 => ref_patch_with_borde_3_address1,
        ce1 => ref_patch_with_borde_3_ce1,
        q1 => ref_patch_with_borde_3_q1);

    pyr_region_data_7_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_7_address0,
        ce0 => pyr_region_data_7_ce0,
        we0 => pyr_region_data_7_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_7_q0,
        address1 => grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1,
        ce1 => pyr_region_data_7_ce1,
        q1 => pyr_region_data_7_q1);

    ref_patch_with_borde_2_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_2_address0,
        ce0 => ref_patch_with_borde_2_ce0,
        we0 => ref_patch_with_borde_2_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_2_q0,
        address1 => ref_patch_with_borde_2_address1,
        ce1 => ref_patch_with_borde_2_ce1,
        q1 => ref_patch_with_borde_2_q1);

    pyr_region_data_8_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_8_address0,
        ce0 => pyr_region_data_8_ce0,
        we0 => pyr_region_data_8_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_8_q0,
        address1 => grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1,
        ce1 => pyr_region_data_8_ce1,
        q1 => pyr_region_data_8_q1);

    ref_patch_with_borde_1_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_1_address0,
        ce0 => ref_patch_with_borde_1_ce0,
        we0 => ref_patch_with_borde_1_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_1_q0,
        address1 => ref_patch_with_borde_1_address1,
        ce1 => ref_patch_with_borde_1_ce1,
        q1 => ref_patch_with_borde_1_q1);

    pyr_region_data_9_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_9_address0,
        ce0 => pyr_region_data_9_ce0,
        we0 => pyr_region_data_9_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_9_q0,
        address1 => grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1,
        ce1 => pyr_region_data_9_ce1,
        q1 => pyr_region_data_9_q1);

    ref_patch_with_borde_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_address0,
        ce0 => ref_patch_with_borde_ce0,
        we0 => ref_patch_with_borde_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_q0,
        address1 => ref_patch_with_borde_address1,
        ce1 => ref_patch_with_borde_ce1,
        q1 => ref_patch_with_borde_q1);

    pyr_region_data_10_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_10_address0,
        ce0 => pyr_region_data_10_ce0,
        we0 => pyr_region_data_10_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_10_q0,
        address1 => grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1,
        ce1 => pyr_region_data_10_ce1,
        q1 => pyr_region_data_10_q1);

    ref_patch_with_borde_21_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_21_address0,
        ce0 => ref_patch_with_borde_21_ce0,
        we0 => ref_patch_with_borde_21_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_21_q0,
        address1 => ref_patch_with_borde_21_address1,
        ce1 => ref_patch_with_borde_21_ce1,
        q1 => ref_patch_with_borde_21_q1);

    pyr_region_data_11_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_11_address0,
        ce0 => pyr_region_data_11_ce0,
        we0 => pyr_region_data_11_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_11_q0,
        address1 => grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1,
        ce1 => pyr_region_data_11_ce1,
        q1 => pyr_region_data_11_q1);

    ref_patch_with_borde_20_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_20_address0,
        ce0 => ref_patch_with_borde_20_ce0,
        we0 => ref_patch_with_borde_20_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_20_q0,
        address1 => ref_patch_with_borde_20_address1,
        ce1 => ref_patch_with_borde_20_ce1,
        q1 => ref_patch_with_borde_20_q1);

    pyr_region_data_12_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_12_address0,
        ce0 => pyr_region_data_12_ce0,
        we0 => pyr_region_data_12_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_12_q0,
        address1 => grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1,
        ce1 => pyr_region_data_12_ce1,
        q1 => pyr_region_data_12_q1);

    ref_patch_with_borde_19_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_19_address0,
        ce0 => ref_patch_with_borde_19_ce0,
        we0 => ref_patch_with_borde_19_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_19_q0,
        address1 => ref_patch_with_borde_19_address1,
        ce1 => ref_patch_with_borde_19_ce1,
        q1 => ref_patch_with_borde_19_q1);

    pyr_region_data_13_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_13_address0,
        ce0 => pyr_region_data_13_ce0,
        we0 => pyr_region_data_13_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_13_q0,
        address1 => grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1,
        ce1 => pyr_region_data_13_ce1,
        q1 => pyr_region_data_13_q1);

    ref_patch_with_borde_18_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_18_address0,
        ce0 => ref_patch_with_borde_18_ce0,
        we0 => ref_patch_with_borde_18_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_18_q0,
        address1 => ref_patch_with_borde_18_address1,
        ce1 => ref_patch_with_borde_18_ce1,
        q1 => ref_patch_with_borde_18_q1);

    pyr_region_data_14_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_14_address0,
        ce0 => pyr_region_data_14_ce0,
        we0 => pyr_region_data_14_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_14_q0,
        address1 => grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1,
        ce1 => pyr_region_data_14_ce1,
        q1 => pyr_region_data_14_q1);

    ref_patch_with_borde_17_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_17_address0,
        ce0 => ref_patch_with_borde_17_ce0,
        we0 => ref_patch_with_borde_17_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_17_q0,
        address1 => ref_patch_with_borde_17_address1,
        ce1 => ref_patch_with_borde_17_ce1,
        q1 => ref_patch_with_borde_17_q1);

    pyr_region_data_15_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_15_address0,
        ce0 => pyr_region_data_15_ce0,
        we0 => pyr_region_data_15_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_15_q0,
        address1 => grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1,
        ce1 => pyr_region_data_15_ce1,
        q1 => pyr_region_data_15_q1);

    ref_patch_with_borde_16_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_16_address0,
        ce0 => ref_patch_with_borde_16_ce0,
        we0 => ref_patch_with_borde_16_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_16_q0,
        address1 => ref_patch_with_borde_16_address1,
        ce1 => ref_patch_with_borde_16_ce1,
        q1 => ref_patch_with_borde_16_q1);

    pyr_region_data_16_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_16_address0,
        ce0 => pyr_region_data_16_ce0,
        we0 => pyr_region_data_16_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_16_q0,
        address1 => grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1,
        ce1 => pyr_region_data_16_ce1,
        q1 => pyr_region_data_16_q1);

    ref_patch_with_borde_15_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_15_address0,
        ce0 => ref_patch_with_borde_15_ce0,
        we0 => ref_patch_with_borde_15_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_15_q0,
        address1 => ref_patch_with_borde_15_address1,
        ce1 => ref_patch_with_borde_15_ce1,
        q1 => ref_patch_with_borde_15_q1);

    pyr_region_data_17_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_17_address0,
        ce0 => pyr_region_data_17_ce0,
        we0 => pyr_region_data_17_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_17_q0,
        address1 => grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1,
        ce1 => pyr_region_data_17_ce1,
        q1 => pyr_region_data_17_q1);

    ref_patch_with_borde_14_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_14_address0,
        ce0 => ref_patch_with_borde_14_ce0,
        we0 => ref_patch_with_borde_14_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_14_q0,
        address1 => ref_patch_with_borde_14_address1,
        ce1 => ref_patch_with_borde_14_ce1,
        q1 => ref_patch_with_borde_14_q1);

    pyr_region_data_18_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_18_address0,
        ce0 => pyr_region_data_18_ce0,
        we0 => pyr_region_data_18_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_18_q0,
        address1 => grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1,
        ce1 => pyr_region_data_18_ce1,
        q1 => pyr_region_data_18_q1);

    ref_patch_with_borde_13_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_13_address0,
        ce0 => ref_patch_with_borde_13_ce0,
        we0 => ref_patch_with_borde_13_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_13_q0,
        address1 => ref_patch_with_borde_13_address1,
        ce1 => ref_patch_with_borde_13_ce1,
        q1 => ref_patch_with_borde_13_q1);

    pyr_region_data_19_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_19_address0,
        ce0 => pyr_region_data_19_ce0,
        we0 => pyr_region_data_19_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_19_q0,
        address1 => grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1,
        ce1 => pyr_region_data_19_ce1,
        q1 => pyr_region_data_19_q1);

    ref_patch_with_borde_12_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_12_address0,
        ce0 => ref_patch_with_borde_12_ce0,
        we0 => ref_patch_with_borde_12_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_12_q0,
        address1 => ref_patch_with_borde_12_address1,
        ce1 => ref_patch_with_borde_12_ce1,
        q1 => ref_patch_with_borde_12_q1);

    pyr_region_data_20_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_20_address0,
        ce0 => pyr_region_data_20_ce0,
        we0 => pyr_region_data_20_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_20_q0,
        address1 => grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1,
        ce1 => pyr_region_data_20_ce1,
        q1 => pyr_region_data_20_q1);

    ref_patch_with_borde_10_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_10_address0,
        ce0 => ref_patch_with_borde_10_ce0,
        we0 => ref_patch_with_borde_10_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_10_q0,
        address1 => ref_patch_with_borde_10_address1,
        ce1 => ref_patch_with_borde_10_ce1,
        q1 => ref_patch_with_borde_10_q1);

    pyr_region_data_21_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_21_address0,
        ce0 => pyr_region_data_21_ce0,
        we0 => pyr_region_data_21_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_21_q0,
        address1 => grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1,
        ce1 => pyr_region_data_21_ce1,
        q1 => pyr_region_data_21_q1);

    ref_patch_with_borde_9_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_9_address0,
        ce0 => ref_patch_with_borde_9_ce0,
        we0 => ref_patch_with_borde_9_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_9_q0,
        address1 => ref_patch_with_borde_9_address1,
        ce1 => ref_patch_with_borde_9_ce1,
        q1 => ref_patch_with_borde_9_q1);

    pyr_region_data_22_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_22_address0,
        ce0 => pyr_region_data_22_ce0,
        we0 => pyr_region_data_22_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_22_q0,
        address1 => grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1,
        ce1 => pyr_region_data_22_ce1,
        q1 => pyr_region_data_22_q1);

    ref_patch_with_borde_8_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_8_address0,
        ce0 => ref_patch_with_borde_8_ce0,
        we0 => ref_patch_with_borde_8_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_8_q0,
        address1 => ref_patch_with_borde_8_address1,
        ce1 => ref_patch_with_borde_8_ce1,
        q1 => ref_patch_with_borde_8_q1);

    pyr_region_data_23_U : component batch_align2D_region_pyr_region_data_0
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_region_data_23_address0,
        ce0 => pyr_region_data_23_ce0,
        we0 => pyr_region_data_23_we0,
        d0 => my_region_data_addr_1_reg_59602,
        q0 => pyr_region_data_23_q0,
        address1 => grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1,
        ce1 => pyr_region_data_23_ce1,
        q1 => pyr_region_data_23_q1);

    ref_patch_with_borde_7_U : component batch_align2D_region_ref_patch_with_borde_23
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_patch_with_borde_7_address0,
        ce0 => ref_patch_with_borde_7_ce0,
        we0 => ref_patch_with_borde_7_we0,
        d0 => my_patches_addr_read_reg_59665,
        q0 => ref_patch_with_borde_7_q0,
        address1 => ref_patch_with_borde_7_address1,
        ce1 => ref_patch_with_borde_7_ce1,
        q1 => ref_patch_with_borde_7_q1);

    batch_align2D_region_ctrl_s_axi_U : component batch_align2D_region_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        myRegion_data_ptr => myRegion_data_ptr,
        myRegion_fcoord_ptr => myRegion_fcoord_ptr,
        my_ref_patch_with_border_ptr => my_ref_patch_with_border_ptr,
        my_cur_px_estimate_ptr => my_cur_px_estimate_ptr,
        my_inv_out => my_inv_out);

    batch_align2D_region_param_s_axi_U : component batch_align2D_region_param_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_PARAM_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_PARAM_DATA_WIDTH)
    port map (
        AWVALID => s_axi_param_AWVALID,
        AWREADY => s_axi_param_AWREADY,
        AWADDR => s_axi_param_AWADDR,
        WVALID => s_axi_param_WVALID,
        WREADY => s_axi_param_WREADY,
        WDATA => s_axi_param_WDATA,
        WSTRB => s_axi_param_WSTRB,
        ARVALID => s_axi_param_ARVALID,
        ARREADY => s_axi_param_ARREADY,
        ARADDR => s_axi_param_ARADDR,
        RVALID => s_axi_param_RVALID,
        RREADY => s_axi_param_RREADY,
        RDATA => s_axi_param_RDATA,
        RRESP => s_axi_param_RRESP,
        BVALID => s_axi_param_BVALID,
        BREADY => s_axi_param_BREADY,
        BRESP => s_axi_param_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        my_converged => ap_const_lv64_0,
        my_converged_ap_vld => my_converged_ap_vld,
        n_iter => n_iter);

    batch_align2D_region_my_region_data_m_axi_U : component batch_align2D_region_my_region_data_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MY_REGION_DATA_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MY_REGION_DATA_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MY_REGION_DATA_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MY_REGION_DATA_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MY_REGION_DATA_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MY_REGION_DATA_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MY_REGION_DATA_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MY_REGION_DATA_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MY_REGION_DATA_CACHE_VALUE)
    port map (
        AWVALID => m_axi_my_region_data_AWVALID,
        AWREADY => m_axi_my_region_data_AWREADY,
        AWADDR => m_axi_my_region_data_AWADDR,
        AWID => m_axi_my_region_data_AWID,
        AWLEN => m_axi_my_region_data_AWLEN,
        AWSIZE => m_axi_my_region_data_AWSIZE,
        AWBURST => m_axi_my_region_data_AWBURST,
        AWLOCK => m_axi_my_region_data_AWLOCK,
        AWCACHE => m_axi_my_region_data_AWCACHE,
        AWPROT => m_axi_my_region_data_AWPROT,
        AWQOS => m_axi_my_region_data_AWQOS,
        AWREGION => m_axi_my_region_data_AWREGION,
        AWUSER => m_axi_my_region_data_AWUSER,
        WVALID => m_axi_my_region_data_WVALID,
        WREADY => m_axi_my_region_data_WREADY,
        WDATA => m_axi_my_region_data_WDATA,
        WSTRB => m_axi_my_region_data_WSTRB,
        WLAST => m_axi_my_region_data_WLAST,
        WID => m_axi_my_region_data_WID,
        WUSER => m_axi_my_region_data_WUSER,
        ARVALID => m_axi_my_region_data_ARVALID,
        ARREADY => m_axi_my_region_data_ARREADY,
        ARADDR => m_axi_my_region_data_ARADDR,
        ARID => m_axi_my_region_data_ARID,
        ARLEN => m_axi_my_region_data_ARLEN,
        ARSIZE => m_axi_my_region_data_ARSIZE,
        ARBURST => m_axi_my_region_data_ARBURST,
        ARLOCK => m_axi_my_region_data_ARLOCK,
        ARCACHE => m_axi_my_region_data_ARCACHE,
        ARPROT => m_axi_my_region_data_ARPROT,
        ARQOS => m_axi_my_region_data_ARQOS,
        ARREGION => m_axi_my_region_data_ARREGION,
        ARUSER => m_axi_my_region_data_ARUSER,
        RVALID => m_axi_my_region_data_RVALID,
        RREADY => m_axi_my_region_data_RREADY,
        RDATA => m_axi_my_region_data_RDATA,
        RLAST => m_axi_my_region_data_RLAST,
        RID => m_axi_my_region_data_RID,
        RUSER => m_axi_my_region_data_RUSER,
        RRESP => m_axi_my_region_data_RRESP,
        BVALID => m_axi_my_region_data_BVALID,
        BREADY => m_axi_my_region_data_BREADY,
        BRESP => m_axi_my_region_data_BRESP,
        BID => m_axi_my_region_data_BID,
        BUSER => m_axi_my_region_data_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => my_region_data_ARVALID,
        I_ARREADY => my_region_data_ARREADY,
        I_ARADDR => my_region_data_addr_reg_59571,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_18000,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => my_region_data_RVALID,
        I_RREADY => my_region_data_RREADY,
        I_RDATA => my_region_data_RDATA,
        I_RID => my_region_data_RID,
        I_RUSER => my_region_data_RUSER,
        I_RRESP => my_region_data_RRESP,
        I_RLAST => my_region_data_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => my_region_data_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => my_region_data_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => my_region_data_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => my_region_data_BRESP,
        I_BID => my_region_data_BID,
        I_BUSER => my_region_data_BUSER);

    batch_align2D_region_my_region_fcoord_m_axi_U : component batch_align2D_region_my_region_fcoord_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MY_REGION_FCOORD_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MY_REGION_FCOORD_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MY_REGION_FCOORD_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE)
    port map (
        AWVALID => m_axi_my_region_fcoord_AWVALID,
        AWREADY => m_axi_my_region_fcoord_AWREADY,
        AWADDR => m_axi_my_region_fcoord_AWADDR,
        AWID => m_axi_my_region_fcoord_AWID,
        AWLEN => m_axi_my_region_fcoord_AWLEN,
        AWSIZE => m_axi_my_region_fcoord_AWSIZE,
        AWBURST => m_axi_my_region_fcoord_AWBURST,
        AWLOCK => m_axi_my_region_fcoord_AWLOCK,
        AWCACHE => m_axi_my_region_fcoord_AWCACHE,
        AWPROT => m_axi_my_region_fcoord_AWPROT,
        AWQOS => m_axi_my_region_fcoord_AWQOS,
        AWREGION => m_axi_my_region_fcoord_AWREGION,
        AWUSER => m_axi_my_region_fcoord_AWUSER,
        WVALID => m_axi_my_region_fcoord_WVALID,
        WREADY => m_axi_my_region_fcoord_WREADY,
        WDATA => m_axi_my_region_fcoord_WDATA,
        WSTRB => m_axi_my_region_fcoord_WSTRB,
        WLAST => m_axi_my_region_fcoord_WLAST,
        WID => m_axi_my_region_fcoord_WID,
        WUSER => m_axi_my_region_fcoord_WUSER,
        ARVALID => m_axi_my_region_fcoord_ARVALID,
        ARREADY => m_axi_my_region_fcoord_ARREADY,
        ARADDR => m_axi_my_region_fcoord_ARADDR,
        ARID => m_axi_my_region_fcoord_ARID,
        ARLEN => m_axi_my_region_fcoord_ARLEN,
        ARSIZE => m_axi_my_region_fcoord_ARSIZE,
        ARBURST => m_axi_my_region_fcoord_ARBURST,
        ARLOCK => m_axi_my_region_fcoord_ARLOCK,
        ARCACHE => m_axi_my_region_fcoord_ARCACHE,
        ARPROT => m_axi_my_region_fcoord_ARPROT,
        ARQOS => m_axi_my_region_fcoord_ARQOS,
        ARREGION => m_axi_my_region_fcoord_ARREGION,
        ARUSER => m_axi_my_region_fcoord_ARUSER,
        RVALID => m_axi_my_region_fcoord_RVALID,
        RREADY => m_axi_my_region_fcoord_RREADY,
        RDATA => m_axi_my_region_fcoord_RDATA,
        RLAST => m_axi_my_region_fcoord_RLAST,
        RID => m_axi_my_region_fcoord_RID,
        RUSER => m_axi_my_region_fcoord_RUSER,
        RRESP => m_axi_my_region_fcoord_RRESP,
        BVALID => m_axi_my_region_fcoord_BVALID,
        BREADY => m_axi_my_region_fcoord_BREADY,
        BRESP => m_axi_my_region_fcoord_BRESP,
        BID => m_axi_my_region_fcoord_BID,
        BUSER => m_axi_my_region_fcoord_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => my_region_fcoord_ARVALID,
        I_ARREADY => my_region_fcoord_ARREADY,
        I_ARADDR => my_region_fcoord_add_reg_59565,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_30,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => my_region_fcoord_RVALID,
        I_RREADY => my_region_fcoord_RREADY,
        I_RDATA => my_region_fcoord_RDATA,
        I_RID => my_region_fcoord_RID,
        I_RUSER => my_region_fcoord_RUSER,
        I_RRESP => my_region_fcoord_RRESP,
        I_RLAST => my_region_fcoord_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => my_region_fcoord_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => my_region_fcoord_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => my_region_fcoord_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => my_region_fcoord_BRESP,
        I_BID => my_region_fcoord_BID,
        I_BUSER => my_region_fcoord_BUSER);

    batch_align2D_region_my_patches_m_axi_U : component batch_align2D_region_my_patches_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MY_PATCHES_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MY_PATCHES_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MY_PATCHES_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MY_PATCHES_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MY_PATCHES_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MY_PATCHES_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MY_PATCHES_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MY_PATCHES_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MY_PATCHES_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MY_PATCHES_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MY_PATCHES_CACHE_VALUE)
    port map (
        AWVALID => m_axi_my_patches_AWVALID,
        AWREADY => m_axi_my_patches_AWREADY,
        AWADDR => m_axi_my_patches_AWADDR,
        AWID => m_axi_my_patches_AWID,
        AWLEN => m_axi_my_patches_AWLEN,
        AWSIZE => m_axi_my_patches_AWSIZE,
        AWBURST => m_axi_my_patches_AWBURST,
        AWLOCK => m_axi_my_patches_AWLOCK,
        AWCACHE => m_axi_my_patches_AWCACHE,
        AWPROT => m_axi_my_patches_AWPROT,
        AWQOS => m_axi_my_patches_AWQOS,
        AWREGION => m_axi_my_patches_AWREGION,
        AWUSER => m_axi_my_patches_AWUSER,
        WVALID => m_axi_my_patches_WVALID,
        WREADY => m_axi_my_patches_WREADY,
        WDATA => m_axi_my_patches_WDATA,
        WSTRB => m_axi_my_patches_WSTRB,
        WLAST => m_axi_my_patches_WLAST,
        WID => m_axi_my_patches_WID,
        WUSER => m_axi_my_patches_WUSER,
        ARVALID => m_axi_my_patches_ARVALID,
        ARREADY => m_axi_my_patches_ARREADY,
        ARADDR => m_axi_my_patches_ARADDR,
        ARID => m_axi_my_patches_ARID,
        ARLEN => m_axi_my_patches_ARLEN,
        ARSIZE => m_axi_my_patches_ARSIZE,
        ARBURST => m_axi_my_patches_ARBURST,
        ARLOCK => m_axi_my_patches_ARLOCK,
        ARCACHE => m_axi_my_patches_ARCACHE,
        ARPROT => m_axi_my_patches_ARPROT,
        ARQOS => m_axi_my_patches_ARQOS,
        ARREGION => m_axi_my_patches_ARREGION,
        ARUSER => m_axi_my_patches_ARUSER,
        RVALID => m_axi_my_patches_RVALID,
        RREADY => m_axi_my_patches_RREADY,
        RDATA => m_axi_my_patches_RDATA,
        RLAST => m_axi_my_patches_RLAST,
        RID => m_axi_my_patches_RID,
        RUSER => m_axi_my_patches_RUSER,
        RRESP => m_axi_my_patches_RRESP,
        BVALID => m_axi_my_patches_BVALID,
        BREADY => m_axi_my_patches_BREADY,
        BRESP => m_axi_my_patches_BRESP,
        BID => m_axi_my_patches_BID,
        BUSER => m_axi_my_patches_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => my_patches_ARVALID,
        I_ARREADY => my_patches_ARREADY,
        I_ARADDR => my_patches_addr_reg_59559,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_960,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => my_patches_RVALID,
        I_RREADY => my_patches_RREADY,
        I_RDATA => my_patches_RDATA,
        I_RID => my_patches_RID,
        I_RUSER => my_patches_RUSER,
        I_RRESP => my_patches_RRESP,
        I_RLAST => my_patches_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => my_patches_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => my_patches_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => my_patches_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => my_patches_BRESP,
        I_BID => my_patches_BID,
        I_BUSER => my_patches_BUSER);

    batch_align2D_region_my_pos_m_axi_U : component batch_align2D_region_my_pos_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MY_POS_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MY_POS_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MY_POS_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MY_POS_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MY_POS_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MY_POS_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MY_POS_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MY_POS_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MY_POS_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MY_POS_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MY_POS_CACHE_VALUE)
    port map (
        AWVALID => m_axi_my_pos_AWVALID,
        AWREADY => m_axi_my_pos_AWREADY,
        AWADDR => m_axi_my_pos_AWADDR,
        AWID => m_axi_my_pos_AWID,
        AWLEN => m_axi_my_pos_AWLEN,
        AWSIZE => m_axi_my_pos_AWSIZE,
        AWBURST => m_axi_my_pos_AWBURST,
        AWLOCK => m_axi_my_pos_AWLOCK,
        AWCACHE => m_axi_my_pos_AWCACHE,
        AWPROT => m_axi_my_pos_AWPROT,
        AWQOS => m_axi_my_pos_AWQOS,
        AWREGION => m_axi_my_pos_AWREGION,
        AWUSER => m_axi_my_pos_AWUSER,
        WVALID => m_axi_my_pos_WVALID,
        WREADY => m_axi_my_pos_WREADY,
        WDATA => m_axi_my_pos_WDATA,
        WSTRB => m_axi_my_pos_WSTRB,
        WLAST => m_axi_my_pos_WLAST,
        WID => m_axi_my_pos_WID,
        WUSER => m_axi_my_pos_WUSER,
        ARVALID => m_axi_my_pos_ARVALID,
        ARREADY => m_axi_my_pos_ARREADY,
        ARADDR => m_axi_my_pos_ARADDR,
        ARID => m_axi_my_pos_ARID,
        ARLEN => m_axi_my_pos_ARLEN,
        ARSIZE => m_axi_my_pos_ARSIZE,
        ARBURST => m_axi_my_pos_ARBURST,
        ARLOCK => m_axi_my_pos_ARLOCK,
        ARCACHE => m_axi_my_pos_ARCACHE,
        ARPROT => m_axi_my_pos_ARPROT,
        ARQOS => m_axi_my_pos_ARQOS,
        ARREGION => m_axi_my_pos_ARREGION,
        ARUSER => m_axi_my_pos_ARUSER,
        RVALID => m_axi_my_pos_RVALID,
        RREADY => m_axi_my_pos_RREADY,
        RDATA => m_axi_my_pos_RDATA,
        RLAST => m_axi_my_pos_RLAST,
        RID => m_axi_my_pos_RID,
        RUSER => m_axi_my_pos_RUSER,
        RRESP => m_axi_my_pos_RRESP,
        BVALID => m_axi_my_pos_BVALID,
        BREADY => m_axi_my_pos_BREADY,
        BRESP => m_axi_my_pos_BRESP,
        BID => m_axi_my_pos_BID,
        BUSER => m_axi_my_pos_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => my_pos_ARVALID,
        I_ARREADY => my_pos_ARREADY,
        I_ARADDR => my_pos_addr_reg_59577,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_30,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => my_pos_RVALID,
        I_RREADY => my_pos_RREADY,
        I_RDATA => my_pos_RDATA,
        I_RID => my_pos_RID,
        I_RUSER => my_pos_RUSER,
        I_RRESP => my_pos_RRESP,
        I_RLAST => my_pos_RLAST,
        I_AWVALID => my_pos_AWVALID,
        I_AWREADY => my_pos_AWREADY,
        I_AWADDR => my_pos_addr_reg_59577,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_30,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => my_pos_WVALID,
        I_WREADY => my_pos_WREADY,
        I_WDATA => tmp_116_reg_98065,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => my_pos_BVALID,
        I_BREADY => my_pos_BREADY,
        I_BRESP => my_pos_BRESP,
        I_BID => my_pos_BID,
        I_BUSER => my_pos_BUSER);

    grp_gauss_newton_optim_r_fu_21504 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_21504_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_21504_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_21504_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_21504_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_0_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_0_q1,
        p_read => pyr_region_fcoord_0_s,
        p_read1 => pyr_region_fcoord_0_1,
        p_read2 => H_inv_23_0_fu_17436,
        p_read3 => H_inv_23_3_fu_17440,
        p_read4 => H_inv_23_6_fu_17444,
        p_read5 => H_inv_23_3_1_fu_17448,
        p_read6 => H_inv_23_4_fu_17452,
        p_read7 => H_inv_23_7_fu_17456,
        p_read8 => H_inv_23_6_1_fu_17460,
        p_read9 => H_inv_23_7_1_fu_17464,
        p_read10 => H_inv_23_8_fu_17468,
        p_read11 => ref_patch_dx_23_0_fu_5148,
        p_read12 => ref_patch_dx_23_1_fu_5152,
        p_read13 => ref_patch_dx_23_2_fu_5156,
        p_read14 => ref_patch_dx_23_3_fu_5160,
        p_read15 => ref_patch_dx_23_4_fu_5164,
        p_read16 => ref_patch_dx_23_5_fu_5168,
        p_read17 => ref_patch_dx_23_6_fu_5172,
        p_read18 => ref_patch_dx_23_7_fu_5176,
        p_read19 => ref_patch_dx_23_8_fu_5180,
        p_read20 => ref_patch_dx_23_9_fu_5184,
        p_read21 => ref_patch_dx_23_10_1_fu_5188,
        p_read22 => ref_patch_dx_23_11_1_fu_5192,
        p_read23 => ref_patch_dx_23_12_1_fu_5196,
        p_read24 => ref_patch_dx_23_13_1_fu_5200,
        p_read25 => ref_patch_dx_23_14_1_fu_5204,
        p_read26 => ref_patch_dx_23_15_1_fu_5208,
        p_read27 => ref_patch_dx_23_16_1_fu_5212,
        p_read28 => ref_patch_dx_23_17_1_fu_5216,
        p_read29 => ref_patch_dx_23_18_1_fu_5220,
        p_read30 => ref_patch_dx_23_19_1_fu_5224,
        p_read31 => ref_patch_dx_23_20_1_fu_5228,
        p_read32 => ref_patch_dx_23_21_1_fu_5232,
        p_read33 => ref_patch_dx_23_22_1_fu_5236,
        p_read34 => ref_patch_dx_23_23_1_fu_5240,
        p_read35 => ref_patch_dx_23_24_1_fu_5244,
        p_read36 => ref_patch_dx_23_25_1_fu_5248,
        p_read37 => ref_patch_dx_23_26_1_fu_5252,
        p_read38 => ref_patch_dx_23_27_1_fu_5256,
        p_read39 => ref_patch_dx_23_28_1_fu_5260,
        p_read40 => ref_patch_dx_23_29_1_fu_5264,
        p_read41 => ref_patch_dx_23_30_1_fu_5268,
        p_read42 => ref_patch_dx_23_31_1_fu_5272,
        p_read43 => ref_patch_dx_23_32_1_fu_5276,
        p_read44 => ref_patch_dx_23_33_1_fu_5280,
        p_read45 => ref_patch_dx_23_34_1_fu_5284,
        p_read46 => ref_patch_dx_23_35_1_fu_5288,
        p_read47 => ref_patch_dx_23_36_1_fu_5292,
        p_read48 => ref_patch_dx_23_37_1_fu_5296,
        p_read49 => ref_patch_dx_23_38_1_fu_5300,
        p_read50 => ref_patch_dx_23_39_1_fu_5304,
        p_read51 => ref_patch_dx_23_40_1_fu_5308,
        p_read52 => ref_patch_dx_23_41_1_fu_5312,
        p_read53 => ref_patch_dx_23_42_1_fu_5316,
        p_read54 => ref_patch_dx_23_43_1_fu_5320,
        p_read55 => ref_patch_dx_23_44_1_fu_5324,
        p_read56 => ref_patch_dx_23_45_1_fu_5328,
        p_read57 => ref_patch_dx_23_46_1_fu_5332,
        p_read58 => ref_patch_dx_23_47_1_fu_5336,
        p_read59 => ref_patch_dx_23_48_1_fu_5340,
        p_read60 => ref_patch_dx_23_49_1_fu_5344,
        p_read61 => ref_patch_dx_23_50_1_fu_5348,
        p_read62 => ref_patch_dx_23_51_1_fu_5352,
        p_read63 => ref_patch_dx_23_52_1_fu_5356,
        p_read64 => ref_patch_dx_23_53_1_fu_5360,
        p_read65 => ref_patch_dx_23_54_1_fu_5364,
        p_read66 => ref_patch_dx_23_55_1_fu_5368,
        p_read67 => ref_patch_dx_23_56_1_fu_5372,
        p_read68 => ref_patch_dx_23_57_1_fu_5376,
        p_read69 => ref_patch_dx_23_58_1_fu_5380,
        p_read70 => ref_patch_dx_23_59_1_fu_5384,
        p_read71 => ref_patch_dx_23_60_1_fu_5388,
        p_read72 => ref_patch_dx_23_61_1_fu_5392,
        p_read73 => ref_patch_dx_23_62_1_fu_5396,
        p_read74 => ref_patch_dx_23_63_1_fu_5400,
        p_read75 => ref_patch_dy_23_0_fu_11292,
        p_read76 => ref_patch_dy_23_1_fu_11296,
        p_read77 => ref_patch_dy_23_2_fu_11300,
        p_read78 => ref_patch_dy_23_3_fu_11304,
        p_read79 => ref_patch_dy_23_4_fu_11308,
        p_read80 => ref_patch_dy_23_5_fu_11312,
        p_read81 => ref_patch_dy_23_6_fu_11316,
        p_read82 => ref_patch_dy_23_7_fu_11320,
        p_read83 => ref_patch_dy_23_8_fu_11324,
        p_read84 => ref_patch_dy_23_9_fu_11328,
        p_read85 => ref_patch_dy_23_10_1_fu_11332,
        p_read86 => ref_patch_dy_23_11_1_fu_11336,
        p_read87 => ref_patch_dy_23_12_1_fu_11340,
        p_read88 => ref_patch_dy_23_13_1_fu_11344,
        p_read89 => ref_patch_dy_23_14_1_fu_11348,
        p_read90 => ref_patch_dy_23_15_1_fu_11352,
        p_read91 => ref_patch_dy_23_16_1_fu_11356,
        p_read92 => ref_patch_dy_23_17_1_fu_11360,
        p_read93 => ref_patch_dy_23_18_1_fu_11364,
        p_read94 => ref_patch_dy_23_19_1_fu_11368,
        p_read95 => ref_patch_dy_23_20_1_fu_11372,
        p_read96 => ref_patch_dy_23_21_1_fu_11376,
        p_read97 => ref_patch_dy_23_22_1_fu_11380,
        p_read98 => ref_patch_dy_23_23_1_fu_11384,
        p_read99 => ref_patch_dy_23_24_1_fu_11388,
        p_read100 => ref_patch_dy_23_25_1_fu_11392,
        p_read101 => ref_patch_dy_23_26_1_fu_11396,
        p_read102 => ref_patch_dy_23_27_1_fu_11400,
        p_read103 => ref_patch_dy_23_28_1_fu_11404,
        p_read104 => ref_patch_dy_23_29_1_fu_11408,
        p_read105 => ref_patch_dy_23_30_1_fu_11412,
        p_read106 => ref_patch_dy_23_31_1_fu_11416,
        p_read107 => ref_patch_dy_23_32_1_fu_11420,
        p_read108 => ref_patch_dy_23_33_1_fu_11424,
        p_read109 => ref_patch_dy_23_34_1_fu_11428,
        p_read110 => ref_patch_dy_23_35_1_fu_11432,
        p_read111 => ref_patch_dy_23_36_1_fu_11436,
        p_read112 => ref_patch_dy_23_37_1_fu_11440,
        p_read113 => ref_patch_dy_23_38_1_fu_11444,
        p_read114 => ref_patch_dy_23_39_1_fu_11448,
        p_read115 => ref_patch_dy_23_40_1_fu_11452,
        p_read116 => ref_patch_dy_23_41_1_fu_11456,
        p_read117 => ref_patch_dy_23_42_1_fu_11460,
        p_read118 => ref_patch_dy_23_43_1_fu_11464,
        p_read119 => ref_patch_dy_23_44_1_fu_11468,
        p_read120 => ref_patch_dy_23_45_1_fu_11472,
        p_read121 => ref_patch_dy_23_46_1_fu_11476,
        p_read122 => ref_patch_dy_23_47_1_fu_11480,
        p_read123 => ref_patch_dy_23_48_1_fu_11484,
        p_read124 => ref_patch_dy_23_49_1_fu_11488,
        p_read125 => ref_patch_dy_23_50_1_fu_11492,
        p_read126 => ref_patch_dy_23_51_1_fu_11496,
        p_read127 => ref_patch_dy_23_52_1_fu_11500,
        p_read128 => ref_patch_dy_23_53_1_fu_11504,
        p_read129 => ref_patch_dy_23_54_1_fu_11508,
        p_read130 => ref_patch_dy_23_55_1_fu_11512,
        p_read131 => ref_patch_dy_23_56_1_fu_11516,
        p_read132 => ref_patch_dy_23_57_1_fu_11520,
        p_read133 => ref_patch_dy_23_58_1_fu_11524,
        p_read134 => ref_patch_dy_23_59_1_fu_11528,
        p_read135 => ref_patch_dy_23_60_1_fu_11532,
        p_read136 => ref_patch_dy_23_61_1_fu_11536,
        p_read137 => ref_patch_dy_23_62_1_fu_11540,
        p_read138 => ref_patch_dy_23_63_1_fu_11544,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_23_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_23_q1,
        cur_px_estimate_0_read => cur_px_estimate_0_0,
        cur_px_estimate_1_read => cur_px_estimate_0_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_21504_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_21504_ap_return_1);

    grp_gauss_newton_optim_r_fu_21655 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_21655_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_21655_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_21655_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_21655_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_1_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_1_q1,
        p_read => pyr_region_fcoord_1_s,
        p_read1 => pyr_region_fcoord_1_1,
        p_read2 => H_inv_23_0_1_fu_17472,
        p_read3 => H_inv_23_3_2_fu_17476,
        p_read4 => H_inv_23_6_2_fu_17480,
        p_read5 => H_inv_23_3_3_fu_17484,
        p_read6 => H_inv_23_4_1_fu_17488,
        p_read7 => H_inv_23_7_2_fu_17492,
        p_read8 => H_inv_23_6_3_fu_17496,
        p_read9 => H_inv_23_7_3_fu_17500,
        p_read10 => H_inv_23_8_1_fu_17504,
        p_read11 => ref_patch_dx_23_0_1_fu_5404,
        p_read12 => ref_patch_dx_23_1_1_fu_5408,
        p_read13 => ref_patch_dx_23_2_1_fu_5412,
        p_read14 => ref_patch_dx_23_3_1_fu_5416,
        p_read15 => ref_patch_dx_23_4_1_fu_5420,
        p_read16 => ref_patch_dx_23_5_1_fu_5424,
        p_read17 => ref_patch_dx_23_6_1_fu_5428,
        p_read18 => ref_patch_dx_23_7_1_fu_5432,
        p_read19 => ref_patch_dx_23_8_1_fu_5436,
        p_read20 => ref_patch_dx_23_9_1_fu_5440,
        p_read21 => ref_patch_dx_23_10_2_fu_5444,
        p_read22 => ref_patch_dx_23_11_2_fu_5448,
        p_read23 => ref_patch_dx_23_12_2_fu_5452,
        p_read24 => ref_patch_dx_23_13_2_fu_5456,
        p_read25 => ref_patch_dx_23_14_2_fu_5460,
        p_read26 => ref_patch_dx_23_15_2_fu_5464,
        p_read27 => ref_patch_dx_23_16_2_fu_5468,
        p_read28 => ref_patch_dx_23_17_2_fu_5472,
        p_read29 => ref_patch_dx_23_18_2_fu_5476,
        p_read30 => ref_patch_dx_23_19_2_fu_5480,
        p_read31 => ref_patch_dx_23_20_2_fu_5484,
        p_read32 => ref_patch_dx_23_21_2_fu_5488,
        p_read33 => ref_patch_dx_23_22_2_fu_5492,
        p_read34 => ref_patch_dx_23_23_2_fu_5496,
        p_read35 => ref_patch_dx_23_24_2_fu_5500,
        p_read36 => ref_patch_dx_23_25_2_fu_5504,
        p_read37 => ref_patch_dx_23_26_2_fu_5508,
        p_read38 => ref_patch_dx_23_27_2_fu_5512,
        p_read39 => ref_patch_dx_23_28_2_fu_5516,
        p_read40 => ref_patch_dx_23_29_2_fu_5520,
        p_read41 => ref_patch_dx_23_30_2_fu_5524,
        p_read42 => ref_patch_dx_23_31_2_fu_5528,
        p_read43 => ref_patch_dx_23_32_2_fu_5532,
        p_read44 => ref_patch_dx_23_33_2_fu_5536,
        p_read45 => ref_patch_dx_23_34_2_fu_5540,
        p_read46 => ref_patch_dx_23_35_2_fu_5544,
        p_read47 => ref_patch_dx_23_36_2_fu_5548,
        p_read48 => ref_patch_dx_23_37_2_fu_5552,
        p_read49 => ref_patch_dx_23_38_2_fu_5556,
        p_read50 => ref_patch_dx_23_39_2_fu_5560,
        p_read51 => ref_patch_dx_23_40_2_fu_5564,
        p_read52 => ref_patch_dx_23_41_2_fu_5568,
        p_read53 => ref_patch_dx_23_42_2_fu_5572,
        p_read54 => ref_patch_dx_23_43_2_fu_5576,
        p_read55 => ref_patch_dx_23_44_2_fu_5580,
        p_read56 => ref_patch_dx_23_45_2_fu_5584,
        p_read57 => ref_patch_dx_23_46_2_fu_5588,
        p_read58 => ref_patch_dx_23_47_2_fu_5592,
        p_read59 => ref_patch_dx_23_48_2_fu_5596,
        p_read60 => ref_patch_dx_23_49_2_fu_5600,
        p_read61 => ref_patch_dx_23_50_2_fu_5604,
        p_read62 => ref_patch_dx_23_51_2_fu_5608,
        p_read63 => ref_patch_dx_23_52_2_fu_5612,
        p_read64 => ref_patch_dx_23_53_2_fu_5616,
        p_read65 => ref_patch_dx_23_54_2_fu_5620,
        p_read66 => ref_patch_dx_23_55_2_fu_5624,
        p_read67 => ref_patch_dx_23_56_2_fu_5628,
        p_read68 => ref_patch_dx_23_57_2_fu_5632,
        p_read69 => ref_patch_dx_23_58_2_fu_5636,
        p_read70 => ref_patch_dx_23_59_2_fu_5640,
        p_read71 => ref_patch_dx_23_60_2_fu_5644,
        p_read72 => ref_patch_dx_23_61_2_fu_5648,
        p_read73 => ref_patch_dx_23_62_2_fu_5652,
        p_read74 => ref_patch_dx_23_63_2_fu_5656,
        p_read75 => ref_patch_dy_23_0_1_fu_11548,
        p_read76 => ref_patch_dy_23_1_1_fu_11552,
        p_read77 => ref_patch_dy_23_2_1_fu_11556,
        p_read78 => ref_patch_dy_23_3_1_fu_11560,
        p_read79 => ref_patch_dy_23_4_1_fu_11564,
        p_read80 => ref_patch_dy_23_5_1_fu_11568,
        p_read81 => ref_patch_dy_23_6_1_fu_11572,
        p_read82 => ref_patch_dy_23_7_1_fu_11576,
        p_read83 => ref_patch_dy_23_8_1_fu_11580,
        p_read84 => ref_patch_dy_23_9_1_fu_11584,
        p_read85 => ref_patch_dy_23_10_2_fu_11588,
        p_read86 => ref_patch_dy_23_11_2_fu_11592,
        p_read87 => ref_patch_dy_23_12_2_fu_11596,
        p_read88 => ref_patch_dy_23_13_2_fu_11600,
        p_read89 => ref_patch_dy_23_14_2_fu_11604,
        p_read90 => ref_patch_dy_23_15_2_fu_11608,
        p_read91 => ref_patch_dy_23_16_2_fu_11612,
        p_read92 => ref_patch_dy_23_17_2_fu_11616,
        p_read93 => ref_patch_dy_23_18_2_fu_11620,
        p_read94 => ref_patch_dy_23_19_2_fu_11624,
        p_read95 => ref_patch_dy_23_20_2_fu_11628,
        p_read96 => ref_patch_dy_23_21_2_fu_11632,
        p_read97 => ref_patch_dy_23_22_2_fu_11636,
        p_read98 => ref_patch_dy_23_23_2_fu_11640,
        p_read99 => ref_patch_dy_23_24_2_fu_11644,
        p_read100 => ref_patch_dy_23_25_2_fu_11648,
        p_read101 => ref_patch_dy_23_26_2_fu_11652,
        p_read102 => ref_patch_dy_23_27_2_fu_11656,
        p_read103 => ref_patch_dy_23_28_2_fu_11660,
        p_read104 => ref_patch_dy_23_29_2_fu_11664,
        p_read105 => ref_patch_dy_23_30_2_fu_11668,
        p_read106 => ref_patch_dy_23_31_2_fu_11672,
        p_read107 => ref_patch_dy_23_32_2_fu_11676,
        p_read108 => ref_patch_dy_23_33_2_fu_11680,
        p_read109 => ref_patch_dy_23_34_2_fu_11684,
        p_read110 => ref_patch_dy_23_35_2_fu_11688,
        p_read111 => ref_patch_dy_23_36_2_fu_11692,
        p_read112 => ref_patch_dy_23_37_2_fu_11696,
        p_read113 => ref_patch_dy_23_38_2_fu_11700,
        p_read114 => ref_patch_dy_23_39_2_fu_11704,
        p_read115 => ref_patch_dy_23_40_2_fu_11708,
        p_read116 => ref_patch_dy_23_41_2_fu_11712,
        p_read117 => ref_patch_dy_23_42_2_fu_11716,
        p_read118 => ref_patch_dy_23_43_2_fu_11720,
        p_read119 => ref_patch_dy_23_44_2_fu_11724,
        p_read120 => ref_patch_dy_23_45_2_fu_11728,
        p_read121 => ref_patch_dy_23_46_2_fu_11732,
        p_read122 => ref_patch_dy_23_47_2_fu_11736,
        p_read123 => ref_patch_dy_23_48_2_fu_11740,
        p_read124 => ref_patch_dy_23_49_2_fu_11744,
        p_read125 => ref_patch_dy_23_50_2_fu_11748,
        p_read126 => ref_patch_dy_23_51_2_fu_11752,
        p_read127 => ref_patch_dy_23_52_2_fu_11756,
        p_read128 => ref_patch_dy_23_53_2_fu_11760,
        p_read129 => ref_patch_dy_23_54_2_fu_11764,
        p_read130 => ref_patch_dy_23_55_2_fu_11768,
        p_read131 => ref_patch_dy_23_56_2_fu_11772,
        p_read132 => ref_patch_dy_23_57_2_fu_11776,
        p_read133 => ref_patch_dy_23_58_2_fu_11780,
        p_read134 => ref_patch_dy_23_59_2_fu_11784,
        p_read135 => ref_patch_dy_23_60_2_fu_11788,
        p_read136 => ref_patch_dy_23_61_2_fu_11792,
        p_read137 => ref_patch_dy_23_62_2_fu_11796,
        p_read138 => ref_patch_dy_23_63_2_fu_11800,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_22_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_22_q1,
        cur_px_estimate_0_read => cur_px_estimate_1_0,
        cur_px_estimate_1_read => cur_px_estimate_1_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_21655_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_21655_ap_return_1);

    grp_gauss_newton_optim_r_fu_21806 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_21806_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_21806_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_21806_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_21806_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_2_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_2_q1,
        p_read => pyr_region_fcoord_2_s,
        p_read1 => pyr_region_fcoord_2_1,
        p_read2 => H_inv_23_0_2_fu_17508,
        p_read3 => H_inv_23_3_4_fu_17512,
        p_read4 => H_inv_23_6_4_fu_17516,
        p_read5 => H_inv_23_3_5_fu_17520,
        p_read6 => H_inv_23_4_2_fu_17524,
        p_read7 => H_inv_23_7_4_fu_17528,
        p_read8 => H_inv_23_6_5_fu_17532,
        p_read9 => H_inv_23_7_5_fu_17536,
        p_read10 => H_inv_23_8_2_fu_17540,
        p_read11 => ref_patch_dx_23_0_2_fu_5660,
        p_read12 => ref_patch_dx_23_1_2_fu_5664,
        p_read13 => ref_patch_dx_23_2_2_fu_5668,
        p_read14 => ref_patch_dx_23_3_2_fu_5672,
        p_read15 => ref_patch_dx_23_4_2_fu_5676,
        p_read16 => ref_patch_dx_23_5_2_fu_5680,
        p_read17 => ref_patch_dx_23_6_2_fu_5684,
        p_read18 => ref_patch_dx_23_7_2_fu_5688,
        p_read19 => ref_patch_dx_23_8_2_fu_5692,
        p_read20 => ref_patch_dx_23_9_2_fu_5696,
        p_read21 => ref_patch_dx_23_10_3_fu_5700,
        p_read22 => ref_patch_dx_23_11_3_fu_5704,
        p_read23 => ref_patch_dx_23_12_3_fu_5708,
        p_read24 => ref_patch_dx_23_13_3_fu_5712,
        p_read25 => ref_patch_dx_23_14_3_fu_5716,
        p_read26 => ref_patch_dx_23_15_3_fu_5720,
        p_read27 => ref_patch_dx_23_16_3_fu_5724,
        p_read28 => ref_patch_dx_23_17_3_fu_5728,
        p_read29 => ref_patch_dx_23_18_3_fu_5732,
        p_read30 => ref_patch_dx_23_19_3_fu_5736,
        p_read31 => ref_patch_dx_23_20_3_fu_5740,
        p_read32 => ref_patch_dx_23_21_3_fu_5744,
        p_read33 => ref_patch_dx_23_22_3_fu_5748,
        p_read34 => ref_patch_dx_23_23_3_fu_5752,
        p_read35 => ref_patch_dx_23_24_3_fu_5756,
        p_read36 => ref_patch_dx_23_25_3_fu_5760,
        p_read37 => ref_patch_dx_23_26_3_fu_5764,
        p_read38 => ref_patch_dx_23_27_3_fu_5768,
        p_read39 => ref_patch_dx_23_28_3_fu_5772,
        p_read40 => ref_patch_dx_23_29_3_fu_5776,
        p_read41 => ref_patch_dx_23_30_3_fu_5780,
        p_read42 => ref_patch_dx_23_31_3_fu_5784,
        p_read43 => ref_patch_dx_23_32_3_fu_5788,
        p_read44 => ref_patch_dx_23_33_3_fu_5792,
        p_read45 => ref_patch_dx_23_34_3_fu_5796,
        p_read46 => ref_patch_dx_23_35_3_fu_5800,
        p_read47 => ref_patch_dx_23_36_3_fu_5804,
        p_read48 => ref_patch_dx_23_37_3_fu_5808,
        p_read49 => ref_patch_dx_23_38_3_fu_5812,
        p_read50 => ref_patch_dx_23_39_3_fu_5816,
        p_read51 => ref_patch_dx_23_40_3_fu_5820,
        p_read52 => ref_patch_dx_23_41_3_fu_5824,
        p_read53 => ref_patch_dx_23_42_3_fu_5828,
        p_read54 => ref_patch_dx_23_43_3_fu_5832,
        p_read55 => ref_patch_dx_23_44_3_fu_5836,
        p_read56 => ref_patch_dx_23_45_3_fu_5840,
        p_read57 => ref_patch_dx_23_46_3_fu_5844,
        p_read58 => ref_patch_dx_23_47_3_fu_5848,
        p_read59 => ref_patch_dx_23_48_3_fu_5852,
        p_read60 => ref_patch_dx_23_49_3_fu_5856,
        p_read61 => ref_patch_dx_23_50_3_fu_5860,
        p_read62 => ref_patch_dx_23_51_3_fu_5864,
        p_read63 => ref_patch_dx_23_52_3_fu_5868,
        p_read64 => ref_patch_dx_23_53_3_fu_5872,
        p_read65 => ref_patch_dx_23_54_3_fu_5876,
        p_read66 => ref_patch_dx_23_55_3_fu_5880,
        p_read67 => ref_patch_dx_23_56_3_fu_5884,
        p_read68 => ref_patch_dx_23_57_3_fu_5888,
        p_read69 => ref_patch_dx_23_58_3_fu_5892,
        p_read70 => ref_patch_dx_23_59_3_fu_5896,
        p_read71 => ref_patch_dx_23_60_3_fu_5900,
        p_read72 => ref_patch_dx_23_61_3_fu_5904,
        p_read73 => ref_patch_dx_23_62_3_fu_5908,
        p_read74 => ref_patch_dx_23_63_3_fu_5912,
        p_read75 => ref_patch_dy_23_0_2_fu_11804,
        p_read76 => ref_patch_dy_23_1_2_fu_11808,
        p_read77 => ref_patch_dy_23_2_2_fu_11812,
        p_read78 => ref_patch_dy_23_3_2_fu_11816,
        p_read79 => ref_patch_dy_23_4_2_fu_11820,
        p_read80 => ref_patch_dy_23_5_2_fu_11824,
        p_read81 => ref_patch_dy_23_6_2_fu_11828,
        p_read82 => ref_patch_dy_23_7_2_fu_11832,
        p_read83 => ref_patch_dy_23_8_2_fu_11836,
        p_read84 => ref_patch_dy_23_9_2_fu_11840,
        p_read85 => ref_patch_dy_23_10_3_fu_11844,
        p_read86 => ref_patch_dy_23_11_3_fu_11848,
        p_read87 => ref_patch_dy_23_12_3_fu_11852,
        p_read88 => ref_patch_dy_23_13_3_fu_11856,
        p_read89 => ref_patch_dy_23_14_3_fu_11860,
        p_read90 => ref_patch_dy_23_15_3_fu_11864,
        p_read91 => ref_patch_dy_23_16_3_fu_11868,
        p_read92 => ref_patch_dy_23_17_3_fu_11872,
        p_read93 => ref_patch_dy_23_18_3_fu_11876,
        p_read94 => ref_patch_dy_23_19_3_fu_11880,
        p_read95 => ref_patch_dy_23_20_3_fu_11884,
        p_read96 => ref_patch_dy_23_21_3_fu_11888,
        p_read97 => ref_patch_dy_23_22_3_fu_11892,
        p_read98 => ref_patch_dy_23_23_3_fu_11896,
        p_read99 => ref_patch_dy_23_24_3_fu_11900,
        p_read100 => ref_patch_dy_23_25_3_fu_11904,
        p_read101 => ref_patch_dy_23_26_3_fu_11908,
        p_read102 => ref_patch_dy_23_27_3_fu_11912,
        p_read103 => ref_patch_dy_23_28_3_fu_11916,
        p_read104 => ref_patch_dy_23_29_3_fu_11920,
        p_read105 => ref_patch_dy_23_30_3_fu_11924,
        p_read106 => ref_patch_dy_23_31_3_fu_11928,
        p_read107 => ref_patch_dy_23_32_3_fu_11932,
        p_read108 => ref_patch_dy_23_33_3_fu_11936,
        p_read109 => ref_patch_dy_23_34_3_fu_11940,
        p_read110 => ref_patch_dy_23_35_3_fu_11944,
        p_read111 => ref_patch_dy_23_36_3_fu_11948,
        p_read112 => ref_patch_dy_23_37_3_fu_11952,
        p_read113 => ref_patch_dy_23_38_3_fu_11956,
        p_read114 => ref_patch_dy_23_39_3_fu_11960,
        p_read115 => ref_patch_dy_23_40_3_fu_11964,
        p_read116 => ref_patch_dy_23_41_3_fu_11968,
        p_read117 => ref_patch_dy_23_42_3_fu_11972,
        p_read118 => ref_patch_dy_23_43_3_fu_11976,
        p_read119 => ref_patch_dy_23_44_3_fu_11980,
        p_read120 => ref_patch_dy_23_45_3_fu_11984,
        p_read121 => ref_patch_dy_23_46_3_fu_11988,
        p_read122 => ref_patch_dy_23_47_3_fu_11992,
        p_read123 => ref_patch_dy_23_48_3_fu_11996,
        p_read124 => ref_patch_dy_23_49_3_fu_12000,
        p_read125 => ref_patch_dy_23_50_3_fu_12004,
        p_read126 => ref_patch_dy_23_51_3_fu_12008,
        p_read127 => ref_patch_dy_23_52_3_fu_12012,
        p_read128 => ref_patch_dy_23_53_3_fu_12016,
        p_read129 => ref_patch_dy_23_54_3_fu_12020,
        p_read130 => ref_patch_dy_23_55_3_fu_12024,
        p_read131 => ref_patch_dy_23_56_3_fu_12028,
        p_read132 => ref_patch_dy_23_57_3_fu_12032,
        p_read133 => ref_patch_dy_23_58_3_fu_12036,
        p_read134 => ref_patch_dy_23_59_3_fu_12040,
        p_read135 => ref_patch_dy_23_60_3_fu_12044,
        p_read136 => ref_patch_dy_23_61_3_fu_12048,
        p_read137 => ref_patch_dy_23_62_3_fu_12052,
        p_read138 => ref_patch_dy_23_63_3_fu_12056,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_11_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_11_q1,
        cur_px_estimate_0_read => cur_px_estimate_2_0,
        cur_px_estimate_1_read => cur_px_estimate_2_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_21806_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_21806_ap_return_1);

    grp_gauss_newton_optim_r_fu_21957 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_21957_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_21957_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_21957_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_21957_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_3_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_3_q1,
        p_read => pyr_region_fcoord_3_s,
        p_read1 => pyr_region_fcoord_3_1,
        p_read2 => H_inv_23_0_3_fu_17544,
        p_read3 => H_inv_23_3_6_fu_17548,
        p_read4 => H_inv_23_6_6_fu_17552,
        p_read5 => H_inv_23_3_7_fu_17556,
        p_read6 => H_inv_23_4_3_fu_17560,
        p_read7 => H_inv_23_7_6_fu_17564,
        p_read8 => H_inv_23_6_7_fu_17568,
        p_read9 => H_inv_23_7_7_fu_17572,
        p_read10 => H_inv_23_8_3_fu_17576,
        p_read11 => ref_patch_dx_23_0_3_fu_5916,
        p_read12 => ref_patch_dx_23_1_3_fu_5920,
        p_read13 => ref_patch_dx_23_2_3_fu_5924,
        p_read14 => ref_patch_dx_23_3_3_fu_5928,
        p_read15 => ref_patch_dx_23_4_3_fu_5932,
        p_read16 => ref_patch_dx_23_5_3_fu_5936,
        p_read17 => ref_patch_dx_23_6_3_fu_5940,
        p_read18 => ref_patch_dx_23_7_3_fu_5944,
        p_read19 => ref_patch_dx_23_8_3_fu_5948,
        p_read20 => ref_patch_dx_23_9_3_fu_5952,
        p_read21 => ref_patch_dx_23_10_4_fu_5956,
        p_read22 => ref_patch_dx_23_11_4_fu_5960,
        p_read23 => ref_patch_dx_23_12_4_fu_5964,
        p_read24 => ref_patch_dx_23_13_4_fu_5968,
        p_read25 => ref_patch_dx_23_14_4_fu_5972,
        p_read26 => ref_patch_dx_23_15_4_fu_5976,
        p_read27 => ref_patch_dx_23_16_4_fu_5980,
        p_read28 => ref_patch_dx_23_17_4_fu_5984,
        p_read29 => ref_patch_dx_23_18_4_fu_5988,
        p_read30 => ref_patch_dx_23_19_4_fu_5992,
        p_read31 => ref_patch_dx_23_20_4_fu_5996,
        p_read32 => ref_patch_dx_23_21_4_fu_6000,
        p_read33 => ref_patch_dx_23_22_4_fu_6004,
        p_read34 => ref_patch_dx_23_23_4_fu_6008,
        p_read35 => ref_patch_dx_23_24_4_fu_6012,
        p_read36 => ref_patch_dx_23_25_4_fu_6016,
        p_read37 => ref_patch_dx_23_26_4_fu_6020,
        p_read38 => ref_patch_dx_23_27_4_fu_6024,
        p_read39 => ref_patch_dx_23_28_4_fu_6028,
        p_read40 => ref_patch_dx_23_29_4_fu_6032,
        p_read41 => ref_patch_dx_23_30_4_fu_6036,
        p_read42 => ref_patch_dx_23_31_4_fu_6040,
        p_read43 => ref_patch_dx_23_32_4_fu_6044,
        p_read44 => ref_patch_dx_23_33_4_fu_6048,
        p_read45 => ref_patch_dx_23_34_4_fu_6052,
        p_read46 => ref_patch_dx_23_35_4_fu_6056,
        p_read47 => ref_patch_dx_23_36_4_fu_6060,
        p_read48 => ref_patch_dx_23_37_4_fu_6064,
        p_read49 => ref_patch_dx_23_38_4_fu_6068,
        p_read50 => ref_patch_dx_23_39_4_fu_6072,
        p_read51 => ref_patch_dx_23_40_4_fu_6076,
        p_read52 => ref_patch_dx_23_41_4_fu_6080,
        p_read53 => ref_patch_dx_23_42_4_fu_6084,
        p_read54 => ref_patch_dx_23_43_4_fu_6088,
        p_read55 => ref_patch_dx_23_44_4_fu_6092,
        p_read56 => ref_patch_dx_23_45_4_fu_6096,
        p_read57 => ref_patch_dx_23_46_4_fu_6100,
        p_read58 => ref_patch_dx_23_47_4_fu_6104,
        p_read59 => ref_patch_dx_23_48_4_fu_6108,
        p_read60 => ref_patch_dx_23_49_4_fu_6112,
        p_read61 => ref_patch_dx_23_50_4_fu_6116,
        p_read62 => ref_patch_dx_23_51_4_fu_6120,
        p_read63 => ref_patch_dx_23_52_4_fu_6124,
        p_read64 => ref_patch_dx_23_53_4_fu_6128,
        p_read65 => ref_patch_dx_23_54_4_fu_6132,
        p_read66 => ref_patch_dx_23_55_4_fu_6136,
        p_read67 => ref_patch_dx_23_56_4_fu_6140,
        p_read68 => ref_patch_dx_23_57_4_fu_6144,
        p_read69 => ref_patch_dx_23_58_4_fu_6148,
        p_read70 => ref_patch_dx_23_59_4_fu_6152,
        p_read71 => ref_patch_dx_23_60_4_fu_6156,
        p_read72 => ref_patch_dx_23_61_4_fu_6160,
        p_read73 => ref_patch_dx_23_62_4_fu_6164,
        p_read74 => ref_patch_dx_23_63_4_fu_6168,
        p_read75 => ref_patch_dy_23_0_3_fu_12060,
        p_read76 => ref_patch_dy_23_1_3_fu_12064,
        p_read77 => ref_patch_dy_23_2_3_fu_12068,
        p_read78 => ref_patch_dy_23_3_3_fu_12072,
        p_read79 => ref_patch_dy_23_4_3_fu_12076,
        p_read80 => ref_patch_dy_23_5_3_fu_12080,
        p_read81 => ref_patch_dy_23_6_3_fu_12084,
        p_read82 => ref_patch_dy_23_7_3_fu_12088,
        p_read83 => ref_patch_dy_23_8_3_fu_12092,
        p_read84 => ref_patch_dy_23_9_3_fu_12096,
        p_read85 => ref_patch_dy_23_10_4_fu_12100,
        p_read86 => ref_patch_dy_23_11_4_fu_12104,
        p_read87 => ref_patch_dy_23_12_4_fu_12108,
        p_read88 => ref_patch_dy_23_13_4_fu_12112,
        p_read89 => ref_patch_dy_23_14_4_fu_12116,
        p_read90 => ref_patch_dy_23_15_4_fu_12120,
        p_read91 => ref_patch_dy_23_16_4_fu_12124,
        p_read92 => ref_patch_dy_23_17_4_fu_12128,
        p_read93 => ref_patch_dy_23_18_4_fu_12132,
        p_read94 => ref_patch_dy_23_19_4_fu_12136,
        p_read95 => ref_patch_dy_23_20_4_fu_12140,
        p_read96 => ref_patch_dy_23_21_4_fu_12144,
        p_read97 => ref_patch_dy_23_22_4_fu_12148,
        p_read98 => ref_patch_dy_23_23_4_fu_12152,
        p_read99 => ref_patch_dy_23_24_4_fu_12156,
        p_read100 => ref_patch_dy_23_25_4_fu_12160,
        p_read101 => ref_patch_dy_23_26_4_fu_12164,
        p_read102 => ref_patch_dy_23_27_4_fu_12168,
        p_read103 => ref_patch_dy_23_28_4_fu_12172,
        p_read104 => ref_patch_dy_23_29_4_fu_12176,
        p_read105 => ref_patch_dy_23_30_4_fu_12180,
        p_read106 => ref_patch_dy_23_31_4_fu_12184,
        p_read107 => ref_patch_dy_23_32_4_fu_12188,
        p_read108 => ref_patch_dy_23_33_4_fu_12192,
        p_read109 => ref_patch_dy_23_34_4_fu_12196,
        p_read110 => ref_patch_dy_23_35_4_fu_12200,
        p_read111 => ref_patch_dy_23_36_4_fu_12204,
        p_read112 => ref_patch_dy_23_37_4_fu_12208,
        p_read113 => ref_patch_dy_23_38_4_fu_12212,
        p_read114 => ref_patch_dy_23_39_4_fu_12216,
        p_read115 => ref_patch_dy_23_40_4_fu_12220,
        p_read116 => ref_patch_dy_23_41_4_fu_12224,
        p_read117 => ref_patch_dy_23_42_4_fu_12228,
        p_read118 => ref_patch_dy_23_43_4_fu_12232,
        p_read119 => ref_patch_dy_23_44_4_fu_12236,
        p_read120 => ref_patch_dy_23_45_4_fu_12240,
        p_read121 => ref_patch_dy_23_46_4_fu_12244,
        p_read122 => ref_patch_dy_23_47_4_fu_12248,
        p_read123 => ref_patch_dy_23_48_4_fu_12252,
        p_read124 => ref_patch_dy_23_49_4_fu_12256,
        p_read125 => ref_patch_dy_23_50_4_fu_12260,
        p_read126 => ref_patch_dy_23_51_4_fu_12264,
        p_read127 => ref_patch_dy_23_52_4_fu_12268,
        p_read128 => ref_patch_dy_23_53_4_fu_12272,
        p_read129 => ref_patch_dy_23_54_4_fu_12276,
        p_read130 => ref_patch_dy_23_55_4_fu_12280,
        p_read131 => ref_patch_dy_23_56_4_fu_12284,
        p_read132 => ref_patch_dy_23_57_4_fu_12288,
        p_read133 => ref_patch_dy_23_58_4_fu_12292,
        p_read134 => ref_patch_dy_23_59_4_fu_12296,
        p_read135 => ref_patch_dy_23_60_4_fu_12300,
        p_read136 => ref_patch_dy_23_61_4_fu_12304,
        p_read137 => ref_patch_dy_23_62_4_fu_12308,
        p_read138 => ref_patch_dy_23_63_4_fu_12312,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_6_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_6_q1,
        cur_px_estimate_0_read => cur_px_estimate_3_0,
        cur_px_estimate_1_read => cur_px_estimate_3_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_21957_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_21957_ap_return_1);

    grp_gauss_newton_optim_r_fu_22108 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22108_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22108_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22108_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22108_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_4_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_4_q1,
        p_read => pyr_region_fcoord_4_s,
        p_read1 => pyr_region_fcoord_4_1,
        p_read2 => H_inv_23_0_4_fu_17580,
        p_read3 => H_inv_23_3_8_fu_17584,
        p_read4 => H_inv_23_6_8_fu_17588,
        p_read5 => H_inv_23_3_9_fu_17592,
        p_read6 => H_inv_23_4_4_fu_17596,
        p_read7 => H_inv_23_7_8_fu_17600,
        p_read8 => H_inv_23_6_9_fu_17604,
        p_read9 => H_inv_23_7_9_fu_17608,
        p_read10 => H_inv_23_8_4_fu_17612,
        p_read11 => ref_patch_dx_23_0_4_fu_6172,
        p_read12 => ref_patch_dx_23_1_4_fu_6176,
        p_read13 => ref_patch_dx_23_2_4_fu_6180,
        p_read14 => ref_patch_dx_23_3_4_fu_6184,
        p_read15 => ref_patch_dx_23_4_4_fu_6188,
        p_read16 => ref_patch_dx_23_5_4_fu_6192,
        p_read17 => ref_patch_dx_23_6_4_fu_6196,
        p_read18 => ref_patch_dx_23_7_4_fu_6200,
        p_read19 => ref_patch_dx_23_8_4_fu_6204,
        p_read20 => ref_patch_dx_23_9_4_fu_6208,
        p_read21 => ref_patch_dx_23_10_5_fu_6212,
        p_read22 => ref_patch_dx_23_11_5_fu_6216,
        p_read23 => ref_patch_dx_23_12_5_fu_6220,
        p_read24 => ref_patch_dx_23_13_5_fu_6224,
        p_read25 => ref_patch_dx_23_14_5_fu_6228,
        p_read26 => ref_patch_dx_23_15_5_fu_6232,
        p_read27 => ref_patch_dx_23_16_5_fu_6236,
        p_read28 => ref_patch_dx_23_17_5_fu_6240,
        p_read29 => ref_patch_dx_23_18_5_fu_6244,
        p_read30 => ref_patch_dx_23_19_5_fu_6248,
        p_read31 => ref_patch_dx_23_20_5_fu_6252,
        p_read32 => ref_patch_dx_23_21_5_fu_6256,
        p_read33 => ref_patch_dx_23_22_5_fu_6260,
        p_read34 => ref_patch_dx_23_23_5_fu_6264,
        p_read35 => ref_patch_dx_23_24_5_fu_6268,
        p_read36 => ref_patch_dx_23_25_5_fu_6272,
        p_read37 => ref_patch_dx_23_26_5_fu_6276,
        p_read38 => ref_patch_dx_23_27_5_fu_6280,
        p_read39 => ref_patch_dx_23_28_5_fu_6284,
        p_read40 => ref_patch_dx_23_29_5_fu_6288,
        p_read41 => ref_patch_dx_23_30_5_fu_6292,
        p_read42 => ref_patch_dx_23_31_5_fu_6296,
        p_read43 => ref_patch_dx_23_32_5_fu_6300,
        p_read44 => ref_patch_dx_23_33_5_fu_6304,
        p_read45 => ref_patch_dx_23_34_5_fu_6308,
        p_read46 => ref_patch_dx_23_35_5_fu_6312,
        p_read47 => ref_patch_dx_23_36_5_fu_6316,
        p_read48 => ref_patch_dx_23_37_5_fu_6320,
        p_read49 => ref_patch_dx_23_38_5_fu_6324,
        p_read50 => ref_patch_dx_23_39_5_fu_6328,
        p_read51 => ref_patch_dx_23_40_5_fu_6332,
        p_read52 => ref_patch_dx_23_41_5_fu_6336,
        p_read53 => ref_patch_dx_23_42_5_fu_6340,
        p_read54 => ref_patch_dx_23_43_5_fu_6344,
        p_read55 => ref_patch_dx_23_44_5_fu_6348,
        p_read56 => ref_patch_dx_23_45_5_fu_6352,
        p_read57 => ref_patch_dx_23_46_5_fu_6356,
        p_read58 => ref_patch_dx_23_47_5_fu_6360,
        p_read59 => ref_patch_dx_23_48_5_fu_6364,
        p_read60 => ref_patch_dx_23_49_5_fu_6368,
        p_read61 => ref_patch_dx_23_50_5_fu_6372,
        p_read62 => ref_patch_dx_23_51_5_fu_6376,
        p_read63 => ref_patch_dx_23_52_5_fu_6380,
        p_read64 => ref_patch_dx_23_53_5_fu_6384,
        p_read65 => ref_patch_dx_23_54_5_fu_6388,
        p_read66 => ref_patch_dx_23_55_5_fu_6392,
        p_read67 => ref_patch_dx_23_56_5_fu_6396,
        p_read68 => ref_patch_dx_23_57_5_fu_6400,
        p_read69 => ref_patch_dx_23_58_5_fu_6404,
        p_read70 => ref_patch_dx_23_59_5_fu_6408,
        p_read71 => ref_patch_dx_23_60_5_fu_6412,
        p_read72 => ref_patch_dx_23_61_5_fu_6416,
        p_read73 => ref_patch_dx_23_62_5_fu_6420,
        p_read74 => ref_patch_dx_23_63_5_fu_6424,
        p_read75 => ref_patch_dy_23_0_4_fu_12316,
        p_read76 => ref_patch_dy_23_1_4_fu_12320,
        p_read77 => ref_patch_dy_23_2_4_fu_12324,
        p_read78 => ref_patch_dy_23_3_4_fu_12328,
        p_read79 => ref_patch_dy_23_4_4_fu_12332,
        p_read80 => ref_patch_dy_23_5_4_fu_12336,
        p_read81 => ref_patch_dy_23_6_4_fu_12340,
        p_read82 => ref_patch_dy_23_7_4_fu_12344,
        p_read83 => ref_patch_dy_23_8_4_fu_12348,
        p_read84 => ref_patch_dy_23_9_4_fu_12352,
        p_read85 => ref_patch_dy_23_10_5_fu_12356,
        p_read86 => ref_patch_dy_23_11_5_fu_12360,
        p_read87 => ref_patch_dy_23_12_5_fu_12364,
        p_read88 => ref_patch_dy_23_13_5_fu_12368,
        p_read89 => ref_patch_dy_23_14_5_fu_12372,
        p_read90 => ref_patch_dy_23_15_5_fu_12376,
        p_read91 => ref_patch_dy_23_16_5_fu_12380,
        p_read92 => ref_patch_dy_23_17_5_fu_12384,
        p_read93 => ref_patch_dy_23_18_5_fu_12388,
        p_read94 => ref_patch_dy_23_19_5_fu_12392,
        p_read95 => ref_patch_dy_23_20_5_fu_12396,
        p_read96 => ref_patch_dy_23_21_5_fu_12400,
        p_read97 => ref_patch_dy_23_22_5_fu_12404,
        p_read98 => ref_patch_dy_23_23_5_fu_12408,
        p_read99 => ref_patch_dy_23_24_5_fu_12412,
        p_read100 => ref_patch_dy_23_25_5_fu_12416,
        p_read101 => ref_patch_dy_23_26_5_fu_12420,
        p_read102 => ref_patch_dy_23_27_5_fu_12424,
        p_read103 => ref_patch_dy_23_28_5_fu_12428,
        p_read104 => ref_patch_dy_23_29_5_fu_12432,
        p_read105 => ref_patch_dy_23_30_5_fu_12436,
        p_read106 => ref_patch_dy_23_31_5_fu_12440,
        p_read107 => ref_patch_dy_23_32_5_fu_12444,
        p_read108 => ref_patch_dy_23_33_5_fu_12448,
        p_read109 => ref_patch_dy_23_34_5_fu_12452,
        p_read110 => ref_patch_dy_23_35_5_fu_12456,
        p_read111 => ref_patch_dy_23_36_5_fu_12460,
        p_read112 => ref_patch_dy_23_37_5_fu_12464,
        p_read113 => ref_patch_dy_23_38_5_fu_12468,
        p_read114 => ref_patch_dy_23_39_5_fu_12472,
        p_read115 => ref_patch_dy_23_40_5_fu_12476,
        p_read116 => ref_patch_dy_23_41_5_fu_12480,
        p_read117 => ref_patch_dy_23_42_5_fu_12484,
        p_read118 => ref_patch_dy_23_43_5_fu_12488,
        p_read119 => ref_patch_dy_23_44_5_fu_12492,
        p_read120 => ref_patch_dy_23_45_5_fu_12496,
        p_read121 => ref_patch_dy_23_46_5_fu_12500,
        p_read122 => ref_patch_dy_23_47_5_fu_12504,
        p_read123 => ref_patch_dy_23_48_5_fu_12508,
        p_read124 => ref_patch_dy_23_49_5_fu_12512,
        p_read125 => ref_patch_dy_23_50_5_fu_12516,
        p_read126 => ref_patch_dy_23_51_5_fu_12520,
        p_read127 => ref_patch_dy_23_52_5_fu_12524,
        p_read128 => ref_patch_dy_23_53_5_fu_12528,
        p_read129 => ref_patch_dy_23_54_5_fu_12532,
        p_read130 => ref_patch_dy_23_55_5_fu_12536,
        p_read131 => ref_patch_dy_23_56_5_fu_12540,
        p_read132 => ref_patch_dy_23_57_5_fu_12544,
        p_read133 => ref_patch_dy_23_58_5_fu_12548,
        p_read134 => ref_patch_dy_23_59_5_fu_12552,
        p_read135 => ref_patch_dy_23_60_5_fu_12556,
        p_read136 => ref_patch_dy_23_61_5_fu_12560,
        p_read137 => ref_patch_dy_23_62_5_fu_12564,
        p_read138 => ref_patch_dy_23_63_5_fu_12568,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_5_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_5_q1,
        cur_px_estimate_0_read => cur_px_estimate_4_0,
        cur_px_estimate_1_read => cur_px_estimate_4_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22108_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22108_ap_return_1);

    grp_gauss_newton_optim_r_fu_22259 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22259_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22259_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22259_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22259_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_5_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_5_q1,
        p_read => pyr_region_fcoord_5_s,
        p_read1 => pyr_region_fcoord_5_1,
        p_read2 => H_inv_23_0_5_fu_17616,
        p_read3 => H_inv_23_3_10_fu_17620,
        p_read4 => H_inv_23_6_10_fu_17624,
        p_read5 => H_inv_23_3_11_fu_17628,
        p_read6 => H_inv_23_4_5_fu_17632,
        p_read7 => H_inv_23_7_10_fu_17636,
        p_read8 => H_inv_23_6_11_fu_17640,
        p_read9 => H_inv_23_7_11_fu_17644,
        p_read10 => H_inv_23_8_5_fu_17648,
        p_read11 => ref_patch_dx_23_0_5_fu_6428,
        p_read12 => ref_patch_dx_23_1_5_fu_6432,
        p_read13 => ref_patch_dx_23_2_5_fu_6436,
        p_read14 => ref_patch_dx_23_3_5_fu_6440,
        p_read15 => ref_patch_dx_23_4_5_fu_6444,
        p_read16 => ref_patch_dx_23_5_5_fu_6448,
        p_read17 => ref_patch_dx_23_6_5_fu_6452,
        p_read18 => ref_patch_dx_23_7_5_fu_6456,
        p_read19 => ref_patch_dx_23_8_5_fu_6460,
        p_read20 => ref_patch_dx_23_9_5_fu_6464,
        p_read21 => ref_patch_dx_23_10_6_fu_6468,
        p_read22 => ref_patch_dx_23_11_6_fu_6472,
        p_read23 => ref_patch_dx_23_12_6_fu_6476,
        p_read24 => ref_patch_dx_23_13_6_fu_6480,
        p_read25 => ref_patch_dx_23_14_6_fu_6484,
        p_read26 => ref_patch_dx_23_15_6_fu_6488,
        p_read27 => ref_patch_dx_23_16_6_fu_6492,
        p_read28 => ref_patch_dx_23_17_6_fu_6496,
        p_read29 => ref_patch_dx_23_18_6_fu_6500,
        p_read30 => ref_patch_dx_23_19_6_fu_6504,
        p_read31 => ref_patch_dx_23_20_6_fu_6508,
        p_read32 => ref_patch_dx_23_21_6_fu_6512,
        p_read33 => ref_patch_dx_23_22_6_fu_6516,
        p_read34 => ref_patch_dx_23_23_6_fu_6520,
        p_read35 => ref_patch_dx_23_24_6_fu_6524,
        p_read36 => ref_patch_dx_23_25_6_fu_6528,
        p_read37 => ref_patch_dx_23_26_6_fu_6532,
        p_read38 => ref_patch_dx_23_27_6_fu_6536,
        p_read39 => ref_patch_dx_23_28_6_fu_6540,
        p_read40 => ref_patch_dx_23_29_6_fu_6544,
        p_read41 => ref_patch_dx_23_30_6_fu_6548,
        p_read42 => ref_patch_dx_23_31_6_fu_6552,
        p_read43 => ref_patch_dx_23_32_6_fu_6556,
        p_read44 => ref_patch_dx_23_33_6_fu_6560,
        p_read45 => ref_patch_dx_23_34_6_fu_6564,
        p_read46 => ref_patch_dx_23_35_6_fu_6568,
        p_read47 => ref_patch_dx_23_36_6_fu_6572,
        p_read48 => ref_patch_dx_23_37_6_fu_6576,
        p_read49 => ref_patch_dx_23_38_6_fu_6580,
        p_read50 => ref_patch_dx_23_39_6_fu_6584,
        p_read51 => ref_patch_dx_23_40_6_fu_6588,
        p_read52 => ref_patch_dx_23_41_6_fu_6592,
        p_read53 => ref_patch_dx_23_42_6_fu_6596,
        p_read54 => ref_patch_dx_23_43_6_fu_6600,
        p_read55 => ref_patch_dx_23_44_6_fu_6604,
        p_read56 => ref_patch_dx_23_45_6_fu_6608,
        p_read57 => ref_patch_dx_23_46_6_fu_6612,
        p_read58 => ref_patch_dx_23_47_6_fu_6616,
        p_read59 => ref_patch_dx_23_48_6_fu_6620,
        p_read60 => ref_patch_dx_23_49_6_fu_6624,
        p_read61 => ref_patch_dx_23_50_6_fu_6628,
        p_read62 => ref_patch_dx_23_51_6_fu_6632,
        p_read63 => ref_patch_dx_23_52_6_fu_6636,
        p_read64 => ref_patch_dx_23_53_6_fu_6640,
        p_read65 => ref_patch_dx_23_54_6_fu_6644,
        p_read66 => ref_patch_dx_23_55_6_fu_6648,
        p_read67 => ref_patch_dx_23_56_6_fu_6652,
        p_read68 => ref_patch_dx_23_57_6_fu_6656,
        p_read69 => ref_patch_dx_23_58_6_fu_6660,
        p_read70 => ref_patch_dx_23_59_6_fu_6664,
        p_read71 => ref_patch_dx_23_60_6_fu_6668,
        p_read72 => ref_patch_dx_23_61_6_fu_6672,
        p_read73 => ref_patch_dx_23_62_6_fu_6676,
        p_read74 => ref_patch_dx_23_63_6_fu_6680,
        p_read75 => ref_patch_dy_23_0_5_fu_12572,
        p_read76 => ref_patch_dy_23_1_5_fu_12576,
        p_read77 => ref_patch_dy_23_2_5_fu_12580,
        p_read78 => ref_patch_dy_23_3_5_fu_12584,
        p_read79 => ref_patch_dy_23_4_5_fu_12588,
        p_read80 => ref_patch_dy_23_5_5_fu_12592,
        p_read81 => ref_patch_dy_23_6_5_fu_12596,
        p_read82 => ref_patch_dy_23_7_5_fu_12600,
        p_read83 => ref_patch_dy_23_8_5_fu_12604,
        p_read84 => ref_patch_dy_23_9_5_fu_12608,
        p_read85 => ref_patch_dy_23_10_6_fu_12612,
        p_read86 => ref_patch_dy_23_11_6_fu_12616,
        p_read87 => ref_patch_dy_23_12_6_fu_12620,
        p_read88 => ref_patch_dy_23_13_6_fu_12624,
        p_read89 => ref_patch_dy_23_14_6_fu_12628,
        p_read90 => ref_patch_dy_23_15_6_fu_12632,
        p_read91 => ref_patch_dy_23_16_6_fu_12636,
        p_read92 => ref_patch_dy_23_17_6_fu_12640,
        p_read93 => ref_patch_dy_23_18_6_fu_12644,
        p_read94 => ref_patch_dy_23_19_6_fu_12648,
        p_read95 => ref_patch_dy_23_20_6_fu_12652,
        p_read96 => ref_patch_dy_23_21_6_fu_12656,
        p_read97 => ref_patch_dy_23_22_6_fu_12660,
        p_read98 => ref_patch_dy_23_23_6_fu_12664,
        p_read99 => ref_patch_dy_23_24_6_fu_12668,
        p_read100 => ref_patch_dy_23_25_6_fu_12672,
        p_read101 => ref_patch_dy_23_26_6_fu_12676,
        p_read102 => ref_patch_dy_23_27_6_fu_12680,
        p_read103 => ref_patch_dy_23_28_6_fu_12684,
        p_read104 => ref_patch_dy_23_29_6_fu_12688,
        p_read105 => ref_patch_dy_23_30_6_fu_12692,
        p_read106 => ref_patch_dy_23_31_6_fu_12696,
        p_read107 => ref_patch_dy_23_32_6_fu_12700,
        p_read108 => ref_patch_dy_23_33_6_fu_12704,
        p_read109 => ref_patch_dy_23_34_6_fu_12708,
        p_read110 => ref_patch_dy_23_35_6_fu_12712,
        p_read111 => ref_patch_dy_23_36_6_fu_12716,
        p_read112 => ref_patch_dy_23_37_6_fu_12720,
        p_read113 => ref_patch_dy_23_38_6_fu_12724,
        p_read114 => ref_patch_dy_23_39_6_fu_12728,
        p_read115 => ref_patch_dy_23_40_6_fu_12732,
        p_read116 => ref_patch_dy_23_41_6_fu_12736,
        p_read117 => ref_patch_dy_23_42_6_fu_12740,
        p_read118 => ref_patch_dy_23_43_6_fu_12744,
        p_read119 => ref_patch_dy_23_44_6_fu_12748,
        p_read120 => ref_patch_dy_23_45_6_fu_12752,
        p_read121 => ref_patch_dy_23_46_6_fu_12756,
        p_read122 => ref_patch_dy_23_47_6_fu_12760,
        p_read123 => ref_patch_dy_23_48_6_fu_12764,
        p_read124 => ref_patch_dy_23_49_6_fu_12768,
        p_read125 => ref_patch_dy_23_50_6_fu_12772,
        p_read126 => ref_patch_dy_23_51_6_fu_12776,
        p_read127 => ref_patch_dy_23_52_6_fu_12780,
        p_read128 => ref_patch_dy_23_53_6_fu_12784,
        p_read129 => ref_patch_dy_23_54_6_fu_12788,
        p_read130 => ref_patch_dy_23_55_6_fu_12792,
        p_read131 => ref_patch_dy_23_56_6_fu_12796,
        p_read132 => ref_patch_dy_23_57_6_fu_12800,
        p_read133 => ref_patch_dy_23_58_6_fu_12804,
        p_read134 => ref_patch_dy_23_59_6_fu_12808,
        p_read135 => ref_patch_dy_23_60_6_fu_12812,
        p_read136 => ref_patch_dy_23_61_6_fu_12816,
        p_read137 => ref_patch_dy_23_62_6_fu_12820,
        p_read138 => ref_patch_dy_23_63_6_fu_12824,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_4_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_4_q1,
        cur_px_estimate_0_read => cur_px_estimate_5_0,
        cur_px_estimate_1_read => cur_px_estimate_5_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22259_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22259_ap_return_1);

    grp_gauss_newton_optim_r_fu_22410 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22410_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22410_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22410_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22410_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_6_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_6_q1,
        p_read => pyr_region_fcoord_6_s,
        p_read1 => pyr_region_fcoord_6_1,
        p_read2 => H_inv_23_0_6_fu_17652,
        p_read3 => H_inv_23_3_12_fu_17656,
        p_read4 => H_inv_23_6_12_fu_17660,
        p_read5 => H_inv_23_3_13_fu_17664,
        p_read6 => H_inv_23_4_6_fu_17668,
        p_read7 => H_inv_23_7_12_fu_17672,
        p_read8 => H_inv_23_6_13_fu_17676,
        p_read9 => H_inv_23_7_13_fu_17680,
        p_read10 => H_inv_23_8_6_fu_17684,
        p_read11 => ref_patch_dx_23_0_6_fu_6684,
        p_read12 => ref_patch_dx_23_1_6_fu_6688,
        p_read13 => ref_patch_dx_23_2_6_fu_6692,
        p_read14 => ref_patch_dx_23_3_6_fu_6696,
        p_read15 => ref_patch_dx_23_4_6_fu_6700,
        p_read16 => ref_patch_dx_23_5_6_fu_6704,
        p_read17 => ref_patch_dx_23_6_6_fu_6708,
        p_read18 => ref_patch_dx_23_7_6_fu_6712,
        p_read19 => ref_patch_dx_23_8_6_fu_6716,
        p_read20 => ref_patch_dx_23_9_6_fu_6720,
        p_read21 => ref_patch_dx_23_10_7_fu_6724,
        p_read22 => ref_patch_dx_23_11_7_fu_6728,
        p_read23 => ref_patch_dx_23_12_7_fu_6732,
        p_read24 => ref_patch_dx_23_13_7_fu_6736,
        p_read25 => ref_patch_dx_23_14_7_fu_6740,
        p_read26 => ref_patch_dx_23_15_7_fu_6744,
        p_read27 => ref_patch_dx_23_16_7_fu_6748,
        p_read28 => ref_patch_dx_23_17_7_fu_6752,
        p_read29 => ref_patch_dx_23_18_7_fu_6756,
        p_read30 => ref_patch_dx_23_19_7_fu_6760,
        p_read31 => ref_patch_dx_23_20_7_fu_6764,
        p_read32 => ref_patch_dx_23_21_7_fu_6768,
        p_read33 => ref_patch_dx_23_22_7_fu_6772,
        p_read34 => ref_patch_dx_23_23_7_fu_6776,
        p_read35 => ref_patch_dx_23_24_7_fu_6780,
        p_read36 => ref_patch_dx_23_25_7_fu_6784,
        p_read37 => ref_patch_dx_23_26_7_fu_6788,
        p_read38 => ref_patch_dx_23_27_7_fu_6792,
        p_read39 => ref_patch_dx_23_28_7_fu_6796,
        p_read40 => ref_patch_dx_23_29_7_fu_6800,
        p_read41 => ref_patch_dx_23_30_7_fu_6804,
        p_read42 => ref_patch_dx_23_31_7_fu_6808,
        p_read43 => ref_patch_dx_23_32_7_fu_6812,
        p_read44 => ref_patch_dx_23_33_7_fu_6816,
        p_read45 => ref_patch_dx_23_34_7_fu_6820,
        p_read46 => ref_patch_dx_23_35_7_fu_6824,
        p_read47 => ref_patch_dx_23_36_7_fu_6828,
        p_read48 => ref_patch_dx_23_37_7_fu_6832,
        p_read49 => ref_patch_dx_23_38_7_fu_6836,
        p_read50 => ref_patch_dx_23_39_7_fu_6840,
        p_read51 => ref_patch_dx_23_40_7_fu_6844,
        p_read52 => ref_patch_dx_23_41_7_fu_6848,
        p_read53 => ref_patch_dx_23_42_7_fu_6852,
        p_read54 => ref_patch_dx_23_43_7_fu_6856,
        p_read55 => ref_patch_dx_23_44_7_fu_6860,
        p_read56 => ref_patch_dx_23_45_7_fu_6864,
        p_read57 => ref_patch_dx_23_46_7_fu_6868,
        p_read58 => ref_patch_dx_23_47_7_fu_6872,
        p_read59 => ref_patch_dx_23_48_7_fu_6876,
        p_read60 => ref_patch_dx_23_49_7_fu_6880,
        p_read61 => ref_patch_dx_23_50_7_fu_6884,
        p_read62 => ref_patch_dx_23_51_7_fu_6888,
        p_read63 => ref_patch_dx_23_52_7_fu_6892,
        p_read64 => ref_patch_dx_23_53_7_fu_6896,
        p_read65 => ref_patch_dx_23_54_7_fu_6900,
        p_read66 => ref_patch_dx_23_55_7_fu_6904,
        p_read67 => ref_patch_dx_23_56_7_fu_6908,
        p_read68 => ref_patch_dx_23_57_7_fu_6912,
        p_read69 => ref_patch_dx_23_58_7_fu_6916,
        p_read70 => ref_patch_dx_23_59_7_fu_6920,
        p_read71 => ref_patch_dx_23_60_7_fu_6924,
        p_read72 => ref_patch_dx_23_61_7_fu_6928,
        p_read73 => ref_patch_dx_23_62_7_fu_6932,
        p_read74 => ref_patch_dx_23_63_7_fu_6936,
        p_read75 => ref_patch_dy_23_0_6_fu_12828,
        p_read76 => ref_patch_dy_23_1_6_fu_12832,
        p_read77 => ref_patch_dy_23_2_6_fu_12836,
        p_read78 => ref_patch_dy_23_3_6_fu_12840,
        p_read79 => ref_patch_dy_23_4_6_fu_12844,
        p_read80 => ref_patch_dy_23_5_6_fu_12848,
        p_read81 => ref_patch_dy_23_6_6_fu_12852,
        p_read82 => ref_patch_dy_23_7_6_fu_12856,
        p_read83 => ref_patch_dy_23_8_6_fu_12860,
        p_read84 => ref_patch_dy_23_9_6_fu_12864,
        p_read85 => ref_patch_dy_23_10_7_fu_12868,
        p_read86 => ref_patch_dy_23_11_7_fu_12872,
        p_read87 => ref_patch_dy_23_12_7_fu_12876,
        p_read88 => ref_patch_dy_23_13_7_fu_12880,
        p_read89 => ref_patch_dy_23_14_7_fu_12884,
        p_read90 => ref_patch_dy_23_15_7_fu_12888,
        p_read91 => ref_patch_dy_23_16_7_fu_12892,
        p_read92 => ref_patch_dy_23_17_7_fu_12896,
        p_read93 => ref_patch_dy_23_18_7_fu_12900,
        p_read94 => ref_patch_dy_23_19_7_fu_12904,
        p_read95 => ref_patch_dy_23_20_7_fu_12908,
        p_read96 => ref_patch_dy_23_21_7_fu_12912,
        p_read97 => ref_patch_dy_23_22_7_fu_12916,
        p_read98 => ref_patch_dy_23_23_7_fu_12920,
        p_read99 => ref_patch_dy_23_24_7_fu_12924,
        p_read100 => ref_patch_dy_23_25_7_fu_12928,
        p_read101 => ref_patch_dy_23_26_7_fu_12932,
        p_read102 => ref_patch_dy_23_27_7_fu_12936,
        p_read103 => ref_patch_dy_23_28_7_fu_12940,
        p_read104 => ref_patch_dy_23_29_7_fu_12944,
        p_read105 => ref_patch_dy_23_30_7_fu_12948,
        p_read106 => ref_patch_dy_23_31_7_fu_12952,
        p_read107 => ref_patch_dy_23_32_7_fu_12956,
        p_read108 => ref_patch_dy_23_33_7_fu_12960,
        p_read109 => ref_patch_dy_23_34_7_fu_12964,
        p_read110 => ref_patch_dy_23_35_7_fu_12968,
        p_read111 => ref_patch_dy_23_36_7_fu_12972,
        p_read112 => ref_patch_dy_23_37_7_fu_12976,
        p_read113 => ref_patch_dy_23_38_7_fu_12980,
        p_read114 => ref_patch_dy_23_39_7_fu_12984,
        p_read115 => ref_patch_dy_23_40_7_fu_12988,
        p_read116 => ref_patch_dy_23_41_7_fu_12992,
        p_read117 => ref_patch_dy_23_42_7_fu_12996,
        p_read118 => ref_patch_dy_23_43_7_fu_13000,
        p_read119 => ref_patch_dy_23_44_7_fu_13004,
        p_read120 => ref_patch_dy_23_45_7_fu_13008,
        p_read121 => ref_patch_dy_23_46_7_fu_13012,
        p_read122 => ref_patch_dy_23_47_7_fu_13016,
        p_read123 => ref_patch_dy_23_48_7_fu_13020,
        p_read124 => ref_patch_dy_23_49_7_fu_13024,
        p_read125 => ref_patch_dy_23_50_7_fu_13028,
        p_read126 => ref_patch_dy_23_51_7_fu_13032,
        p_read127 => ref_patch_dy_23_52_7_fu_13036,
        p_read128 => ref_patch_dy_23_53_7_fu_13040,
        p_read129 => ref_patch_dy_23_54_7_fu_13044,
        p_read130 => ref_patch_dy_23_55_7_fu_13048,
        p_read131 => ref_patch_dy_23_56_7_fu_13052,
        p_read132 => ref_patch_dy_23_57_7_fu_13056,
        p_read133 => ref_patch_dy_23_58_7_fu_13060,
        p_read134 => ref_patch_dy_23_59_7_fu_13064,
        p_read135 => ref_patch_dy_23_60_7_fu_13068,
        p_read136 => ref_patch_dy_23_61_7_fu_13072,
        p_read137 => ref_patch_dy_23_62_7_fu_13076,
        p_read138 => ref_patch_dy_23_63_7_fu_13080,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_3_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_3_q1,
        cur_px_estimate_0_read => cur_px_estimate_6_0,
        cur_px_estimate_1_read => cur_px_estimate_6_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22410_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22410_ap_return_1);

    grp_gauss_newton_optim_r_fu_22561 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22561_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22561_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22561_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22561_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_7_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_7_q1,
        p_read => pyr_region_fcoord_7_s,
        p_read1 => pyr_region_fcoord_7_1,
        p_read2 => H_inv_23_0_7_fu_17688,
        p_read3 => H_inv_23_3_14_fu_17692,
        p_read4 => H_inv_23_6_14_fu_17696,
        p_read5 => H_inv_23_3_15_fu_17700,
        p_read6 => H_inv_23_4_7_fu_17704,
        p_read7 => H_inv_23_7_14_fu_17708,
        p_read8 => H_inv_23_6_15_fu_17712,
        p_read9 => H_inv_23_7_15_fu_17716,
        p_read10 => H_inv_23_8_7_fu_17720,
        p_read11 => ref_patch_dx_23_0_7_fu_6940,
        p_read12 => ref_patch_dx_23_1_7_fu_6944,
        p_read13 => ref_patch_dx_23_2_7_fu_6948,
        p_read14 => ref_patch_dx_23_3_7_fu_6952,
        p_read15 => ref_patch_dx_23_4_7_fu_6956,
        p_read16 => ref_patch_dx_23_5_7_fu_6960,
        p_read17 => ref_patch_dx_23_6_7_fu_6964,
        p_read18 => ref_patch_dx_23_7_7_fu_6968,
        p_read19 => ref_patch_dx_23_8_7_fu_6972,
        p_read20 => ref_patch_dx_23_9_7_fu_6976,
        p_read21 => ref_patch_dx_23_10_8_fu_6980,
        p_read22 => ref_patch_dx_23_11_8_fu_6984,
        p_read23 => ref_patch_dx_23_12_8_fu_6988,
        p_read24 => ref_patch_dx_23_13_8_fu_6992,
        p_read25 => ref_patch_dx_23_14_8_fu_6996,
        p_read26 => ref_patch_dx_23_15_8_fu_7000,
        p_read27 => ref_patch_dx_23_16_8_fu_7004,
        p_read28 => ref_patch_dx_23_17_8_fu_7008,
        p_read29 => ref_patch_dx_23_18_8_fu_7012,
        p_read30 => ref_patch_dx_23_19_8_fu_7016,
        p_read31 => ref_patch_dx_23_20_8_fu_7020,
        p_read32 => ref_patch_dx_23_21_8_fu_7024,
        p_read33 => ref_patch_dx_23_22_8_fu_7028,
        p_read34 => ref_patch_dx_23_23_8_fu_7032,
        p_read35 => ref_patch_dx_23_24_8_fu_7036,
        p_read36 => ref_patch_dx_23_25_8_fu_7040,
        p_read37 => ref_patch_dx_23_26_8_fu_7044,
        p_read38 => ref_patch_dx_23_27_8_fu_7048,
        p_read39 => ref_patch_dx_23_28_8_fu_7052,
        p_read40 => ref_patch_dx_23_29_8_fu_7056,
        p_read41 => ref_patch_dx_23_30_8_fu_7060,
        p_read42 => ref_patch_dx_23_31_8_fu_7064,
        p_read43 => ref_patch_dx_23_32_8_fu_7068,
        p_read44 => ref_patch_dx_23_33_8_fu_7072,
        p_read45 => ref_patch_dx_23_34_8_fu_7076,
        p_read46 => ref_patch_dx_23_35_8_fu_7080,
        p_read47 => ref_patch_dx_23_36_8_fu_7084,
        p_read48 => ref_patch_dx_23_37_8_fu_7088,
        p_read49 => ref_patch_dx_23_38_8_fu_7092,
        p_read50 => ref_patch_dx_23_39_8_fu_7096,
        p_read51 => ref_patch_dx_23_40_8_fu_7100,
        p_read52 => ref_patch_dx_23_41_8_fu_7104,
        p_read53 => ref_patch_dx_23_42_8_fu_7108,
        p_read54 => ref_patch_dx_23_43_8_fu_7112,
        p_read55 => ref_patch_dx_23_44_8_fu_7116,
        p_read56 => ref_patch_dx_23_45_8_fu_7120,
        p_read57 => ref_patch_dx_23_46_8_fu_7124,
        p_read58 => ref_patch_dx_23_47_8_fu_7128,
        p_read59 => ref_patch_dx_23_48_8_fu_7132,
        p_read60 => ref_patch_dx_23_49_8_fu_7136,
        p_read61 => ref_patch_dx_23_50_8_fu_7140,
        p_read62 => ref_patch_dx_23_51_8_fu_7144,
        p_read63 => ref_patch_dx_23_52_8_fu_7148,
        p_read64 => ref_patch_dx_23_53_8_fu_7152,
        p_read65 => ref_patch_dx_23_54_8_fu_7156,
        p_read66 => ref_patch_dx_23_55_8_fu_7160,
        p_read67 => ref_patch_dx_23_56_8_fu_7164,
        p_read68 => ref_patch_dx_23_57_8_fu_7168,
        p_read69 => ref_patch_dx_23_58_8_fu_7172,
        p_read70 => ref_patch_dx_23_59_8_fu_7176,
        p_read71 => ref_patch_dx_23_60_8_fu_7180,
        p_read72 => ref_patch_dx_23_61_8_fu_7184,
        p_read73 => ref_patch_dx_23_62_8_fu_7188,
        p_read74 => ref_patch_dx_23_63_8_fu_7192,
        p_read75 => ref_patch_dy_23_0_7_fu_13084,
        p_read76 => ref_patch_dy_23_1_7_fu_13088,
        p_read77 => ref_patch_dy_23_2_7_fu_13092,
        p_read78 => ref_patch_dy_23_3_7_fu_13096,
        p_read79 => ref_patch_dy_23_4_7_fu_13100,
        p_read80 => ref_patch_dy_23_5_7_fu_13104,
        p_read81 => ref_patch_dy_23_6_7_fu_13108,
        p_read82 => ref_patch_dy_23_7_7_fu_13112,
        p_read83 => ref_patch_dy_23_8_7_fu_13116,
        p_read84 => ref_patch_dy_23_9_7_fu_13120,
        p_read85 => ref_patch_dy_23_10_8_fu_13124,
        p_read86 => ref_patch_dy_23_11_8_fu_13128,
        p_read87 => ref_patch_dy_23_12_8_fu_13132,
        p_read88 => ref_patch_dy_23_13_8_fu_13136,
        p_read89 => ref_patch_dy_23_14_8_fu_13140,
        p_read90 => ref_patch_dy_23_15_8_fu_13144,
        p_read91 => ref_patch_dy_23_16_8_fu_13148,
        p_read92 => ref_patch_dy_23_17_8_fu_13152,
        p_read93 => ref_patch_dy_23_18_8_fu_13156,
        p_read94 => ref_patch_dy_23_19_8_fu_13160,
        p_read95 => ref_patch_dy_23_20_8_fu_13164,
        p_read96 => ref_patch_dy_23_21_8_fu_13168,
        p_read97 => ref_patch_dy_23_22_8_fu_13172,
        p_read98 => ref_patch_dy_23_23_8_fu_13176,
        p_read99 => ref_patch_dy_23_24_8_fu_13180,
        p_read100 => ref_patch_dy_23_25_8_fu_13184,
        p_read101 => ref_patch_dy_23_26_8_fu_13188,
        p_read102 => ref_patch_dy_23_27_8_fu_13192,
        p_read103 => ref_patch_dy_23_28_8_fu_13196,
        p_read104 => ref_patch_dy_23_29_8_fu_13200,
        p_read105 => ref_patch_dy_23_30_8_fu_13204,
        p_read106 => ref_patch_dy_23_31_8_fu_13208,
        p_read107 => ref_patch_dy_23_32_8_fu_13212,
        p_read108 => ref_patch_dy_23_33_8_fu_13216,
        p_read109 => ref_patch_dy_23_34_8_fu_13220,
        p_read110 => ref_patch_dy_23_35_8_fu_13224,
        p_read111 => ref_patch_dy_23_36_8_fu_13228,
        p_read112 => ref_patch_dy_23_37_8_fu_13232,
        p_read113 => ref_patch_dy_23_38_8_fu_13236,
        p_read114 => ref_patch_dy_23_39_8_fu_13240,
        p_read115 => ref_patch_dy_23_40_8_fu_13244,
        p_read116 => ref_patch_dy_23_41_8_fu_13248,
        p_read117 => ref_patch_dy_23_42_8_fu_13252,
        p_read118 => ref_patch_dy_23_43_8_fu_13256,
        p_read119 => ref_patch_dy_23_44_8_fu_13260,
        p_read120 => ref_patch_dy_23_45_8_fu_13264,
        p_read121 => ref_patch_dy_23_46_8_fu_13268,
        p_read122 => ref_patch_dy_23_47_8_fu_13272,
        p_read123 => ref_patch_dy_23_48_8_fu_13276,
        p_read124 => ref_patch_dy_23_49_8_fu_13280,
        p_read125 => ref_patch_dy_23_50_8_fu_13284,
        p_read126 => ref_patch_dy_23_51_8_fu_13288,
        p_read127 => ref_patch_dy_23_52_8_fu_13292,
        p_read128 => ref_patch_dy_23_53_8_fu_13296,
        p_read129 => ref_patch_dy_23_54_8_fu_13300,
        p_read130 => ref_patch_dy_23_55_8_fu_13304,
        p_read131 => ref_patch_dy_23_56_8_fu_13308,
        p_read132 => ref_patch_dy_23_57_8_fu_13312,
        p_read133 => ref_patch_dy_23_58_8_fu_13316,
        p_read134 => ref_patch_dy_23_59_8_fu_13320,
        p_read135 => ref_patch_dy_23_60_8_fu_13324,
        p_read136 => ref_patch_dy_23_61_8_fu_13328,
        p_read137 => ref_patch_dy_23_62_8_fu_13332,
        p_read138 => ref_patch_dy_23_63_8_fu_13336,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_2_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_2_q1,
        cur_px_estimate_0_read => cur_px_estimate_7_0,
        cur_px_estimate_1_read => cur_px_estimate_7_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22561_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22561_ap_return_1);

    grp_gauss_newton_optim_r_fu_22712 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22712_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22712_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22712_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22712_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_8_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_8_q1,
        p_read => pyr_region_fcoord_8_s,
        p_read1 => pyr_region_fcoord_8_1,
        p_read2 => H_inv_23_0_8_fu_17724,
        p_read3 => H_inv_23_3_16_fu_17728,
        p_read4 => H_inv_23_6_16_fu_17732,
        p_read5 => H_inv_23_3_17_fu_17736,
        p_read6 => H_inv_23_4_8_fu_17740,
        p_read7 => H_inv_23_7_16_fu_17744,
        p_read8 => H_inv_23_6_17_fu_17748,
        p_read9 => H_inv_23_7_17_fu_17752,
        p_read10 => H_inv_23_8_8_fu_17756,
        p_read11 => ref_patch_dx_23_0_8_fu_7196,
        p_read12 => ref_patch_dx_23_1_8_fu_7200,
        p_read13 => ref_patch_dx_23_2_8_fu_7204,
        p_read14 => ref_patch_dx_23_3_8_fu_7208,
        p_read15 => ref_patch_dx_23_4_8_fu_7212,
        p_read16 => ref_patch_dx_23_5_8_fu_7216,
        p_read17 => ref_patch_dx_23_6_8_fu_7220,
        p_read18 => ref_patch_dx_23_7_8_fu_7224,
        p_read19 => ref_patch_dx_23_8_8_fu_7228,
        p_read20 => ref_patch_dx_23_9_8_fu_7232,
        p_read21 => ref_patch_dx_23_10_9_fu_7236,
        p_read22 => ref_patch_dx_23_11_9_fu_7240,
        p_read23 => ref_patch_dx_23_12_9_fu_7244,
        p_read24 => ref_patch_dx_23_13_9_fu_7248,
        p_read25 => ref_patch_dx_23_14_9_fu_7252,
        p_read26 => ref_patch_dx_23_15_9_fu_7256,
        p_read27 => ref_patch_dx_23_16_9_fu_7260,
        p_read28 => ref_patch_dx_23_17_9_fu_7264,
        p_read29 => ref_patch_dx_23_18_9_fu_7268,
        p_read30 => ref_patch_dx_23_19_9_fu_7272,
        p_read31 => ref_patch_dx_23_20_9_fu_7276,
        p_read32 => ref_patch_dx_23_21_9_fu_7280,
        p_read33 => ref_patch_dx_23_22_9_fu_7284,
        p_read34 => ref_patch_dx_23_23_9_fu_7288,
        p_read35 => ref_patch_dx_23_24_9_fu_7292,
        p_read36 => ref_patch_dx_23_25_9_fu_7296,
        p_read37 => ref_patch_dx_23_26_9_fu_7300,
        p_read38 => ref_patch_dx_23_27_9_fu_7304,
        p_read39 => ref_patch_dx_23_28_9_fu_7308,
        p_read40 => ref_patch_dx_23_29_9_fu_7312,
        p_read41 => ref_patch_dx_23_30_9_fu_7316,
        p_read42 => ref_patch_dx_23_31_9_fu_7320,
        p_read43 => ref_patch_dx_23_32_9_fu_7324,
        p_read44 => ref_patch_dx_23_33_9_fu_7328,
        p_read45 => ref_patch_dx_23_34_9_fu_7332,
        p_read46 => ref_patch_dx_23_35_9_fu_7336,
        p_read47 => ref_patch_dx_23_36_9_fu_7340,
        p_read48 => ref_patch_dx_23_37_9_fu_7344,
        p_read49 => ref_patch_dx_23_38_9_fu_7348,
        p_read50 => ref_patch_dx_23_39_9_fu_7352,
        p_read51 => ref_patch_dx_23_40_9_fu_7356,
        p_read52 => ref_patch_dx_23_41_9_fu_7360,
        p_read53 => ref_patch_dx_23_42_9_fu_7364,
        p_read54 => ref_patch_dx_23_43_9_fu_7368,
        p_read55 => ref_patch_dx_23_44_9_fu_7372,
        p_read56 => ref_patch_dx_23_45_9_fu_7376,
        p_read57 => ref_patch_dx_23_46_9_fu_7380,
        p_read58 => ref_patch_dx_23_47_9_fu_7384,
        p_read59 => ref_patch_dx_23_48_9_fu_7388,
        p_read60 => ref_patch_dx_23_49_9_fu_7392,
        p_read61 => ref_patch_dx_23_50_9_fu_7396,
        p_read62 => ref_patch_dx_23_51_9_fu_7400,
        p_read63 => ref_patch_dx_23_52_9_fu_7404,
        p_read64 => ref_patch_dx_23_53_9_fu_7408,
        p_read65 => ref_patch_dx_23_54_9_fu_7412,
        p_read66 => ref_patch_dx_23_55_9_fu_7416,
        p_read67 => ref_patch_dx_23_56_9_fu_7420,
        p_read68 => ref_patch_dx_23_57_9_fu_7424,
        p_read69 => ref_patch_dx_23_58_9_fu_7428,
        p_read70 => ref_patch_dx_23_59_9_fu_7432,
        p_read71 => ref_patch_dx_23_60_9_fu_7436,
        p_read72 => ref_patch_dx_23_61_9_fu_7440,
        p_read73 => ref_patch_dx_23_62_9_fu_7444,
        p_read74 => ref_patch_dx_23_63_9_fu_7448,
        p_read75 => ref_patch_dy_23_0_8_fu_13340,
        p_read76 => ref_patch_dy_23_1_8_fu_13344,
        p_read77 => ref_patch_dy_23_2_8_fu_13348,
        p_read78 => ref_patch_dy_23_3_8_fu_13352,
        p_read79 => ref_patch_dy_23_4_8_fu_13356,
        p_read80 => ref_patch_dy_23_5_8_fu_13360,
        p_read81 => ref_patch_dy_23_6_8_fu_13364,
        p_read82 => ref_patch_dy_23_7_8_fu_13368,
        p_read83 => ref_patch_dy_23_8_8_fu_13372,
        p_read84 => ref_patch_dy_23_9_8_fu_13376,
        p_read85 => ref_patch_dy_23_10_9_fu_13380,
        p_read86 => ref_patch_dy_23_11_9_fu_13384,
        p_read87 => ref_patch_dy_23_12_9_fu_13388,
        p_read88 => ref_patch_dy_23_13_9_fu_13392,
        p_read89 => ref_patch_dy_23_14_9_fu_13396,
        p_read90 => ref_patch_dy_23_15_9_fu_13400,
        p_read91 => ref_patch_dy_23_16_9_fu_13404,
        p_read92 => ref_patch_dy_23_17_9_fu_13408,
        p_read93 => ref_patch_dy_23_18_9_fu_13412,
        p_read94 => ref_patch_dy_23_19_9_fu_13416,
        p_read95 => ref_patch_dy_23_20_9_fu_13420,
        p_read96 => ref_patch_dy_23_21_9_fu_13424,
        p_read97 => ref_patch_dy_23_22_9_fu_13428,
        p_read98 => ref_patch_dy_23_23_9_fu_13432,
        p_read99 => ref_patch_dy_23_24_9_fu_13436,
        p_read100 => ref_patch_dy_23_25_9_fu_13440,
        p_read101 => ref_patch_dy_23_26_9_fu_13444,
        p_read102 => ref_patch_dy_23_27_9_fu_13448,
        p_read103 => ref_patch_dy_23_28_9_fu_13452,
        p_read104 => ref_patch_dy_23_29_9_fu_13456,
        p_read105 => ref_patch_dy_23_30_9_fu_13460,
        p_read106 => ref_patch_dy_23_31_9_fu_13464,
        p_read107 => ref_patch_dy_23_32_9_fu_13468,
        p_read108 => ref_patch_dy_23_33_9_fu_13472,
        p_read109 => ref_patch_dy_23_34_9_fu_13476,
        p_read110 => ref_patch_dy_23_35_9_fu_13480,
        p_read111 => ref_patch_dy_23_36_9_fu_13484,
        p_read112 => ref_patch_dy_23_37_9_fu_13488,
        p_read113 => ref_patch_dy_23_38_9_fu_13492,
        p_read114 => ref_patch_dy_23_39_9_fu_13496,
        p_read115 => ref_patch_dy_23_40_9_fu_13500,
        p_read116 => ref_patch_dy_23_41_9_fu_13504,
        p_read117 => ref_patch_dy_23_42_9_fu_13508,
        p_read118 => ref_patch_dy_23_43_9_fu_13512,
        p_read119 => ref_patch_dy_23_44_9_fu_13516,
        p_read120 => ref_patch_dy_23_45_9_fu_13520,
        p_read121 => ref_patch_dy_23_46_9_fu_13524,
        p_read122 => ref_patch_dy_23_47_9_fu_13528,
        p_read123 => ref_patch_dy_23_48_9_fu_13532,
        p_read124 => ref_patch_dy_23_49_9_fu_13536,
        p_read125 => ref_patch_dy_23_50_9_fu_13540,
        p_read126 => ref_patch_dy_23_51_9_fu_13544,
        p_read127 => ref_patch_dy_23_52_9_fu_13548,
        p_read128 => ref_patch_dy_23_53_9_fu_13552,
        p_read129 => ref_patch_dy_23_54_9_fu_13556,
        p_read130 => ref_patch_dy_23_55_9_fu_13560,
        p_read131 => ref_patch_dy_23_56_9_fu_13564,
        p_read132 => ref_patch_dy_23_57_9_fu_13568,
        p_read133 => ref_patch_dy_23_58_9_fu_13572,
        p_read134 => ref_patch_dy_23_59_9_fu_13576,
        p_read135 => ref_patch_dy_23_60_9_fu_13580,
        p_read136 => ref_patch_dy_23_61_9_fu_13584,
        p_read137 => ref_patch_dy_23_62_9_fu_13588,
        p_read138 => ref_patch_dy_23_63_9_fu_13592,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_1_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_1_q1,
        cur_px_estimate_0_read => cur_px_estimate_8_0,
        cur_px_estimate_1_read => cur_px_estimate_8_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22712_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22712_ap_return_1);

    grp_gauss_newton_optim_r_fu_22863 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_22863_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_22863_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_22863_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_22863_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_9_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_9_q1,
        p_read => pyr_region_fcoord_9_s,
        p_read1 => pyr_region_fcoord_9_1,
        p_read2 => H_inv_23_0_9_fu_17760,
        p_read3 => H_inv_23_3_18_fu_17764,
        p_read4 => H_inv_23_6_18_fu_17768,
        p_read5 => H_inv_23_3_19_fu_17772,
        p_read6 => H_inv_23_4_9_fu_17776,
        p_read7 => H_inv_23_7_18_fu_17780,
        p_read8 => H_inv_23_6_19_fu_17784,
        p_read9 => H_inv_23_7_19_fu_17788,
        p_read10 => H_inv_23_8_9_fu_17792,
        p_read11 => ref_patch_dx_23_0_9_fu_7452,
        p_read12 => ref_patch_dx_23_1_9_fu_7456,
        p_read13 => ref_patch_dx_23_2_9_fu_7460,
        p_read14 => ref_patch_dx_23_3_9_fu_7464,
        p_read15 => ref_patch_dx_23_4_9_fu_7468,
        p_read16 => ref_patch_dx_23_5_9_fu_7472,
        p_read17 => ref_patch_dx_23_6_9_fu_7476,
        p_read18 => ref_patch_dx_23_7_9_fu_7480,
        p_read19 => ref_patch_dx_23_8_9_fu_7484,
        p_read20 => ref_patch_dx_23_9_9_fu_7488,
        p_read21 => ref_patch_dx_23_10_10_fu_7492,
        p_read22 => ref_patch_dx_23_11_10_fu_7496,
        p_read23 => ref_patch_dx_23_12_10_fu_7500,
        p_read24 => ref_patch_dx_23_13_10_fu_7504,
        p_read25 => ref_patch_dx_23_14_10_fu_7508,
        p_read26 => ref_patch_dx_23_15_10_fu_7512,
        p_read27 => ref_patch_dx_23_16_10_fu_7516,
        p_read28 => ref_patch_dx_23_17_10_fu_7520,
        p_read29 => ref_patch_dx_23_18_10_fu_7524,
        p_read30 => ref_patch_dx_23_19_10_fu_7528,
        p_read31 => ref_patch_dx_23_20_10_fu_7532,
        p_read32 => ref_patch_dx_23_21_10_fu_7536,
        p_read33 => ref_patch_dx_23_22_10_fu_7540,
        p_read34 => ref_patch_dx_23_23_10_fu_7544,
        p_read35 => ref_patch_dx_23_24_10_fu_7548,
        p_read36 => ref_patch_dx_23_25_10_fu_7552,
        p_read37 => ref_patch_dx_23_26_10_fu_7556,
        p_read38 => ref_patch_dx_23_27_10_fu_7560,
        p_read39 => ref_patch_dx_23_28_10_fu_7564,
        p_read40 => ref_patch_dx_23_29_10_fu_7568,
        p_read41 => ref_patch_dx_23_30_10_fu_7572,
        p_read42 => ref_patch_dx_23_31_10_fu_7576,
        p_read43 => ref_patch_dx_23_32_10_fu_7580,
        p_read44 => ref_patch_dx_23_33_10_fu_7584,
        p_read45 => ref_patch_dx_23_34_10_fu_7588,
        p_read46 => ref_patch_dx_23_35_10_fu_7592,
        p_read47 => ref_patch_dx_23_36_10_fu_7596,
        p_read48 => ref_patch_dx_23_37_10_fu_7600,
        p_read49 => ref_patch_dx_23_38_10_fu_7604,
        p_read50 => ref_patch_dx_23_39_10_fu_7608,
        p_read51 => ref_patch_dx_23_40_10_fu_7612,
        p_read52 => ref_patch_dx_23_41_10_fu_7616,
        p_read53 => ref_patch_dx_23_42_10_fu_7620,
        p_read54 => ref_patch_dx_23_43_10_fu_7624,
        p_read55 => ref_patch_dx_23_44_10_fu_7628,
        p_read56 => ref_patch_dx_23_45_10_fu_7632,
        p_read57 => ref_patch_dx_23_46_10_fu_7636,
        p_read58 => ref_patch_dx_23_47_10_fu_7640,
        p_read59 => ref_patch_dx_23_48_10_fu_7644,
        p_read60 => ref_patch_dx_23_49_10_fu_7648,
        p_read61 => ref_patch_dx_23_50_10_fu_7652,
        p_read62 => ref_patch_dx_23_51_10_fu_7656,
        p_read63 => ref_patch_dx_23_52_10_fu_7660,
        p_read64 => ref_patch_dx_23_53_10_fu_7664,
        p_read65 => ref_patch_dx_23_54_10_fu_7668,
        p_read66 => ref_patch_dx_23_55_10_fu_7672,
        p_read67 => ref_patch_dx_23_56_10_fu_7676,
        p_read68 => ref_patch_dx_23_57_10_fu_7680,
        p_read69 => ref_patch_dx_23_58_10_fu_7684,
        p_read70 => ref_patch_dx_23_59_10_fu_7688,
        p_read71 => ref_patch_dx_23_60_10_fu_7692,
        p_read72 => ref_patch_dx_23_61_10_fu_7696,
        p_read73 => ref_patch_dx_23_62_10_fu_7700,
        p_read74 => ref_patch_dx_23_63_10_fu_7704,
        p_read75 => ref_patch_dy_23_0_9_fu_13596,
        p_read76 => ref_patch_dy_23_1_9_fu_13600,
        p_read77 => ref_patch_dy_23_2_9_fu_13604,
        p_read78 => ref_patch_dy_23_3_9_fu_13608,
        p_read79 => ref_patch_dy_23_4_9_fu_13612,
        p_read80 => ref_patch_dy_23_5_9_fu_13616,
        p_read81 => ref_patch_dy_23_6_9_fu_13620,
        p_read82 => ref_patch_dy_23_7_9_fu_13624,
        p_read83 => ref_patch_dy_23_8_9_fu_13628,
        p_read84 => ref_patch_dy_23_9_9_fu_13632,
        p_read85 => ref_patch_dy_23_10_10_fu_13636,
        p_read86 => ref_patch_dy_23_11_10_fu_13640,
        p_read87 => ref_patch_dy_23_12_10_fu_13644,
        p_read88 => ref_patch_dy_23_13_10_fu_13648,
        p_read89 => ref_patch_dy_23_14_10_fu_13652,
        p_read90 => ref_patch_dy_23_15_10_fu_13656,
        p_read91 => ref_patch_dy_23_16_10_fu_13660,
        p_read92 => ref_patch_dy_23_17_10_fu_13664,
        p_read93 => ref_patch_dy_23_18_10_fu_13668,
        p_read94 => ref_patch_dy_23_19_10_fu_13672,
        p_read95 => ref_patch_dy_23_20_10_fu_13676,
        p_read96 => ref_patch_dy_23_21_10_fu_13680,
        p_read97 => ref_patch_dy_23_22_10_fu_13684,
        p_read98 => ref_patch_dy_23_23_10_fu_13688,
        p_read99 => ref_patch_dy_23_24_10_fu_13692,
        p_read100 => ref_patch_dy_23_25_10_fu_13696,
        p_read101 => ref_patch_dy_23_26_10_fu_13700,
        p_read102 => ref_patch_dy_23_27_10_fu_13704,
        p_read103 => ref_patch_dy_23_28_10_fu_13708,
        p_read104 => ref_patch_dy_23_29_10_fu_13712,
        p_read105 => ref_patch_dy_23_30_10_fu_13716,
        p_read106 => ref_patch_dy_23_31_10_fu_13720,
        p_read107 => ref_patch_dy_23_32_10_fu_13724,
        p_read108 => ref_patch_dy_23_33_10_fu_13728,
        p_read109 => ref_patch_dy_23_34_10_fu_13732,
        p_read110 => ref_patch_dy_23_35_10_fu_13736,
        p_read111 => ref_patch_dy_23_36_10_fu_13740,
        p_read112 => ref_patch_dy_23_37_10_fu_13744,
        p_read113 => ref_patch_dy_23_38_10_fu_13748,
        p_read114 => ref_patch_dy_23_39_10_fu_13752,
        p_read115 => ref_patch_dy_23_40_10_fu_13756,
        p_read116 => ref_patch_dy_23_41_10_fu_13760,
        p_read117 => ref_patch_dy_23_42_10_fu_13764,
        p_read118 => ref_patch_dy_23_43_10_fu_13768,
        p_read119 => ref_patch_dy_23_44_10_fu_13772,
        p_read120 => ref_patch_dy_23_45_10_fu_13776,
        p_read121 => ref_patch_dy_23_46_10_fu_13780,
        p_read122 => ref_patch_dy_23_47_10_fu_13784,
        p_read123 => ref_patch_dy_23_48_10_fu_13788,
        p_read124 => ref_patch_dy_23_49_10_fu_13792,
        p_read125 => ref_patch_dy_23_50_10_fu_13796,
        p_read126 => ref_patch_dy_23_51_10_fu_13800,
        p_read127 => ref_patch_dy_23_52_10_fu_13804,
        p_read128 => ref_patch_dy_23_53_10_fu_13808,
        p_read129 => ref_patch_dy_23_54_10_fu_13812,
        p_read130 => ref_patch_dy_23_55_10_fu_13816,
        p_read131 => ref_patch_dy_23_56_10_fu_13820,
        p_read132 => ref_patch_dy_23_57_10_fu_13824,
        p_read133 => ref_patch_dy_23_58_10_fu_13828,
        p_read134 => ref_patch_dy_23_59_10_fu_13832,
        p_read135 => ref_patch_dy_23_60_10_fu_13836,
        p_read136 => ref_patch_dy_23_61_10_fu_13840,
        p_read137 => ref_patch_dy_23_62_10_fu_13844,
        p_read138 => ref_patch_dy_23_63_10_fu_13848,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_q1,
        cur_px_estimate_0_read => cur_px_estimate_9_0,
        cur_px_estimate_1_read => cur_px_estimate_9_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_22863_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_22863_ap_return_1);

    grp_gauss_newton_optim_r_fu_23014 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23014_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23014_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23014_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23014_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_10_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_10_q1,
        p_read => pyr_region_fcoord_10,
        p_read1 => pyr_region_fcoord_10_1,
        p_read2 => H_inv_23_0_10_fu_17796,
        p_read3 => H_inv_23_3_20_fu_17800,
        p_read4 => H_inv_23_6_20_fu_17804,
        p_read5 => H_inv_23_3_21_fu_17808,
        p_read6 => H_inv_23_4_10_fu_17812,
        p_read7 => H_inv_23_7_20_fu_17816,
        p_read8 => H_inv_23_6_21_fu_17820,
        p_read9 => H_inv_23_7_21_fu_17824,
        p_read10 => H_inv_23_8_10_fu_17828,
        p_read11 => ref_patch_dx_23_0_10_fu_7708,
        p_read12 => ref_patch_dx_23_1_10_fu_7712,
        p_read13 => ref_patch_dx_23_2_10_fu_7716,
        p_read14 => ref_patch_dx_23_3_10_fu_7720,
        p_read15 => ref_patch_dx_23_4_10_fu_7724,
        p_read16 => ref_patch_dx_23_5_10_fu_7728,
        p_read17 => ref_patch_dx_23_6_10_fu_7732,
        p_read18 => ref_patch_dx_23_7_10_fu_7736,
        p_read19 => ref_patch_dx_23_8_10_fu_7740,
        p_read20 => ref_patch_dx_23_9_10_fu_7744,
        p_read21 => ref_patch_dx_23_10_11_fu_7748,
        p_read22 => ref_patch_dx_23_11_11_fu_7752,
        p_read23 => ref_patch_dx_23_12_11_fu_7756,
        p_read24 => ref_patch_dx_23_13_11_fu_7760,
        p_read25 => ref_patch_dx_23_14_11_fu_7764,
        p_read26 => ref_patch_dx_23_15_11_fu_7768,
        p_read27 => ref_patch_dx_23_16_11_fu_7772,
        p_read28 => ref_patch_dx_23_17_11_fu_7776,
        p_read29 => ref_patch_dx_23_18_11_fu_7780,
        p_read30 => ref_patch_dx_23_19_11_fu_7784,
        p_read31 => ref_patch_dx_23_20_11_fu_7788,
        p_read32 => ref_patch_dx_23_21_11_fu_7792,
        p_read33 => ref_patch_dx_23_22_11_fu_7796,
        p_read34 => ref_patch_dx_23_23_11_fu_7800,
        p_read35 => ref_patch_dx_23_24_11_fu_7804,
        p_read36 => ref_patch_dx_23_25_11_fu_7808,
        p_read37 => ref_patch_dx_23_26_11_fu_7812,
        p_read38 => ref_patch_dx_23_27_11_fu_7816,
        p_read39 => ref_patch_dx_23_28_11_fu_7820,
        p_read40 => ref_patch_dx_23_29_11_fu_7824,
        p_read41 => ref_patch_dx_23_30_11_fu_7828,
        p_read42 => ref_patch_dx_23_31_11_fu_7832,
        p_read43 => ref_patch_dx_23_32_11_fu_7836,
        p_read44 => ref_patch_dx_23_33_11_fu_7840,
        p_read45 => ref_patch_dx_23_34_11_fu_7844,
        p_read46 => ref_patch_dx_23_35_11_fu_7848,
        p_read47 => ref_patch_dx_23_36_11_fu_7852,
        p_read48 => ref_patch_dx_23_37_11_fu_7856,
        p_read49 => ref_patch_dx_23_38_11_fu_7860,
        p_read50 => ref_patch_dx_23_39_11_fu_7864,
        p_read51 => ref_patch_dx_23_40_11_fu_7868,
        p_read52 => ref_patch_dx_23_41_11_fu_7872,
        p_read53 => ref_patch_dx_23_42_11_fu_7876,
        p_read54 => ref_patch_dx_23_43_11_fu_7880,
        p_read55 => ref_patch_dx_23_44_11_fu_7884,
        p_read56 => ref_patch_dx_23_45_11_fu_7888,
        p_read57 => ref_patch_dx_23_46_11_fu_7892,
        p_read58 => ref_patch_dx_23_47_11_fu_7896,
        p_read59 => ref_patch_dx_23_48_11_fu_7900,
        p_read60 => ref_patch_dx_23_49_11_fu_7904,
        p_read61 => ref_patch_dx_23_50_11_fu_7908,
        p_read62 => ref_patch_dx_23_51_11_fu_7912,
        p_read63 => ref_patch_dx_23_52_11_fu_7916,
        p_read64 => ref_patch_dx_23_53_11_fu_7920,
        p_read65 => ref_patch_dx_23_54_11_fu_7924,
        p_read66 => ref_patch_dx_23_55_11_fu_7928,
        p_read67 => ref_patch_dx_23_56_11_fu_7932,
        p_read68 => ref_patch_dx_23_57_11_fu_7936,
        p_read69 => ref_patch_dx_23_58_11_fu_7940,
        p_read70 => ref_patch_dx_23_59_11_fu_7944,
        p_read71 => ref_patch_dx_23_60_11_fu_7948,
        p_read72 => ref_patch_dx_23_61_11_fu_7952,
        p_read73 => ref_patch_dx_23_62_11_fu_7956,
        p_read74 => ref_patch_dx_23_63_11_fu_7960,
        p_read75 => ref_patch_dy_23_0_10_fu_13852,
        p_read76 => ref_patch_dy_23_1_10_fu_13856,
        p_read77 => ref_patch_dy_23_2_10_fu_13860,
        p_read78 => ref_patch_dy_23_3_10_fu_13864,
        p_read79 => ref_patch_dy_23_4_10_fu_13868,
        p_read80 => ref_patch_dy_23_5_10_fu_13872,
        p_read81 => ref_patch_dy_23_6_10_fu_13876,
        p_read82 => ref_patch_dy_23_7_10_fu_13880,
        p_read83 => ref_patch_dy_23_8_10_fu_13884,
        p_read84 => ref_patch_dy_23_9_10_fu_13888,
        p_read85 => ref_patch_dy_23_10_11_fu_13892,
        p_read86 => ref_patch_dy_23_11_11_fu_13896,
        p_read87 => ref_patch_dy_23_12_11_fu_13900,
        p_read88 => ref_patch_dy_23_13_11_fu_13904,
        p_read89 => ref_patch_dy_23_14_11_fu_13908,
        p_read90 => ref_patch_dy_23_15_11_fu_13912,
        p_read91 => ref_patch_dy_23_16_11_fu_13916,
        p_read92 => ref_patch_dy_23_17_11_fu_13920,
        p_read93 => ref_patch_dy_23_18_11_fu_13924,
        p_read94 => ref_patch_dy_23_19_11_fu_13928,
        p_read95 => ref_patch_dy_23_20_11_fu_13932,
        p_read96 => ref_patch_dy_23_21_11_fu_13936,
        p_read97 => ref_patch_dy_23_22_11_fu_13940,
        p_read98 => ref_patch_dy_23_23_11_fu_13944,
        p_read99 => ref_patch_dy_23_24_11_fu_13948,
        p_read100 => ref_patch_dy_23_25_11_fu_13952,
        p_read101 => ref_patch_dy_23_26_11_fu_13956,
        p_read102 => ref_patch_dy_23_27_11_fu_13960,
        p_read103 => ref_patch_dy_23_28_11_fu_13964,
        p_read104 => ref_patch_dy_23_29_11_fu_13968,
        p_read105 => ref_patch_dy_23_30_11_fu_13972,
        p_read106 => ref_patch_dy_23_31_11_fu_13976,
        p_read107 => ref_patch_dy_23_32_11_fu_13980,
        p_read108 => ref_patch_dy_23_33_11_fu_13984,
        p_read109 => ref_patch_dy_23_34_11_fu_13988,
        p_read110 => ref_patch_dy_23_35_11_fu_13992,
        p_read111 => ref_patch_dy_23_36_11_fu_13996,
        p_read112 => ref_patch_dy_23_37_11_fu_14000,
        p_read113 => ref_patch_dy_23_38_11_fu_14004,
        p_read114 => ref_patch_dy_23_39_11_fu_14008,
        p_read115 => ref_patch_dy_23_40_11_fu_14012,
        p_read116 => ref_patch_dy_23_41_11_fu_14016,
        p_read117 => ref_patch_dy_23_42_11_fu_14020,
        p_read118 => ref_patch_dy_23_43_11_fu_14024,
        p_read119 => ref_patch_dy_23_44_11_fu_14028,
        p_read120 => ref_patch_dy_23_45_11_fu_14032,
        p_read121 => ref_patch_dy_23_46_11_fu_14036,
        p_read122 => ref_patch_dy_23_47_11_fu_14040,
        p_read123 => ref_patch_dy_23_48_11_fu_14044,
        p_read124 => ref_patch_dy_23_49_11_fu_14048,
        p_read125 => ref_patch_dy_23_50_11_fu_14052,
        p_read126 => ref_patch_dy_23_51_11_fu_14056,
        p_read127 => ref_patch_dy_23_52_11_fu_14060,
        p_read128 => ref_patch_dy_23_53_11_fu_14064,
        p_read129 => ref_patch_dy_23_54_11_fu_14068,
        p_read130 => ref_patch_dy_23_55_11_fu_14072,
        p_read131 => ref_patch_dy_23_56_11_fu_14076,
        p_read132 => ref_patch_dy_23_57_11_fu_14080,
        p_read133 => ref_patch_dy_23_58_11_fu_14084,
        p_read134 => ref_patch_dy_23_59_11_fu_14088,
        p_read135 => ref_patch_dy_23_60_11_fu_14092,
        p_read136 => ref_patch_dy_23_61_11_fu_14096,
        p_read137 => ref_patch_dy_23_62_11_fu_14100,
        p_read138 => ref_patch_dy_23_63_11_fu_14104,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_21_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_21_q1,
        cur_px_estimate_0_read => cur_px_estimate_10_0,
        cur_px_estimate_1_read => cur_px_estimate_10_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23014_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23014_ap_return_1);

    grp_gauss_newton_optim_r_fu_23165 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23165_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23165_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23165_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23165_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_11_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_11_q1,
        p_read => pyr_region_fcoord_11,
        p_read1 => pyr_region_fcoord_11_1,
        p_read2 => H_inv_23_0_11_fu_17832,
        p_read3 => H_inv_23_3_22_fu_17836,
        p_read4 => H_inv_23_6_22_fu_17840,
        p_read5 => H_inv_23_3_23_fu_17844,
        p_read6 => H_inv_23_4_11_fu_17848,
        p_read7 => H_inv_23_7_22_fu_17852,
        p_read8 => H_inv_23_6_23_fu_17856,
        p_read9 => H_inv_23_7_23_fu_17860,
        p_read10 => H_inv_23_8_11_fu_17864,
        p_read11 => ref_patch_dx_23_0_11_fu_7964,
        p_read12 => ref_patch_dx_23_1_11_fu_7968,
        p_read13 => ref_patch_dx_23_2_11_fu_7972,
        p_read14 => ref_patch_dx_23_3_11_fu_7976,
        p_read15 => ref_patch_dx_23_4_11_fu_7980,
        p_read16 => ref_patch_dx_23_5_11_fu_7984,
        p_read17 => ref_patch_dx_23_6_11_fu_7988,
        p_read18 => ref_patch_dx_23_7_11_fu_7992,
        p_read19 => ref_patch_dx_23_8_11_fu_7996,
        p_read20 => ref_patch_dx_23_9_11_fu_8000,
        p_read21 => ref_patch_dx_23_10_12_fu_8004,
        p_read22 => ref_patch_dx_23_11_12_fu_8008,
        p_read23 => ref_patch_dx_23_12_12_fu_8012,
        p_read24 => ref_patch_dx_23_13_12_fu_8016,
        p_read25 => ref_patch_dx_23_14_12_fu_8020,
        p_read26 => ref_patch_dx_23_15_12_fu_8024,
        p_read27 => ref_patch_dx_23_16_12_fu_8028,
        p_read28 => ref_patch_dx_23_17_12_fu_8032,
        p_read29 => ref_patch_dx_23_18_12_fu_8036,
        p_read30 => ref_patch_dx_23_19_12_fu_8040,
        p_read31 => ref_patch_dx_23_20_12_fu_8044,
        p_read32 => ref_patch_dx_23_21_12_fu_8048,
        p_read33 => ref_patch_dx_23_22_12_fu_8052,
        p_read34 => ref_patch_dx_23_23_12_fu_8056,
        p_read35 => ref_patch_dx_23_24_12_fu_8060,
        p_read36 => ref_patch_dx_23_25_12_fu_8064,
        p_read37 => ref_patch_dx_23_26_12_fu_8068,
        p_read38 => ref_patch_dx_23_27_12_fu_8072,
        p_read39 => ref_patch_dx_23_28_12_fu_8076,
        p_read40 => ref_patch_dx_23_29_12_fu_8080,
        p_read41 => ref_patch_dx_23_30_12_fu_8084,
        p_read42 => ref_patch_dx_23_31_12_fu_8088,
        p_read43 => ref_patch_dx_23_32_12_fu_8092,
        p_read44 => ref_patch_dx_23_33_12_fu_8096,
        p_read45 => ref_patch_dx_23_34_12_fu_8100,
        p_read46 => ref_patch_dx_23_35_12_fu_8104,
        p_read47 => ref_patch_dx_23_36_12_fu_8108,
        p_read48 => ref_patch_dx_23_37_12_fu_8112,
        p_read49 => ref_patch_dx_23_38_12_fu_8116,
        p_read50 => ref_patch_dx_23_39_12_fu_8120,
        p_read51 => ref_patch_dx_23_40_12_fu_8124,
        p_read52 => ref_patch_dx_23_41_12_fu_8128,
        p_read53 => ref_patch_dx_23_42_12_fu_8132,
        p_read54 => ref_patch_dx_23_43_12_fu_8136,
        p_read55 => ref_patch_dx_23_44_12_fu_8140,
        p_read56 => ref_patch_dx_23_45_12_fu_8144,
        p_read57 => ref_patch_dx_23_46_12_fu_8148,
        p_read58 => ref_patch_dx_23_47_12_fu_8152,
        p_read59 => ref_patch_dx_23_48_12_fu_8156,
        p_read60 => ref_patch_dx_23_49_12_fu_8160,
        p_read61 => ref_patch_dx_23_50_12_fu_8164,
        p_read62 => ref_patch_dx_23_51_12_fu_8168,
        p_read63 => ref_patch_dx_23_52_12_fu_8172,
        p_read64 => ref_patch_dx_23_53_12_fu_8176,
        p_read65 => ref_patch_dx_23_54_12_fu_8180,
        p_read66 => ref_patch_dx_23_55_12_fu_8184,
        p_read67 => ref_patch_dx_23_56_12_fu_8188,
        p_read68 => ref_patch_dx_23_57_12_fu_8192,
        p_read69 => ref_patch_dx_23_58_12_fu_8196,
        p_read70 => ref_patch_dx_23_59_12_fu_8200,
        p_read71 => ref_patch_dx_23_60_12_fu_8204,
        p_read72 => ref_patch_dx_23_61_12_fu_8208,
        p_read73 => ref_patch_dx_23_62_12_fu_8212,
        p_read74 => ref_patch_dx_23_63_12_fu_8216,
        p_read75 => ref_patch_dy_23_0_11_fu_14108,
        p_read76 => ref_patch_dy_23_1_11_fu_14112,
        p_read77 => ref_patch_dy_23_2_11_fu_14116,
        p_read78 => ref_patch_dy_23_3_11_fu_14120,
        p_read79 => ref_patch_dy_23_4_11_fu_14124,
        p_read80 => ref_patch_dy_23_5_11_fu_14128,
        p_read81 => ref_patch_dy_23_6_11_fu_14132,
        p_read82 => ref_patch_dy_23_7_11_fu_14136,
        p_read83 => ref_patch_dy_23_8_11_fu_14140,
        p_read84 => ref_patch_dy_23_9_11_fu_14144,
        p_read85 => ref_patch_dy_23_10_12_fu_14148,
        p_read86 => ref_patch_dy_23_11_12_fu_14152,
        p_read87 => ref_patch_dy_23_12_12_fu_14156,
        p_read88 => ref_patch_dy_23_13_12_fu_14160,
        p_read89 => ref_patch_dy_23_14_12_fu_14164,
        p_read90 => ref_patch_dy_23_15_12_fu_14168,
        p_read91 => ref_patch_dy_23_16_12_fu_14172,
        p_read92 => ref_patch_dy_23_17_12_fu_14176,
        p_read93 => ref_patch_dy_23_18_12_fu_14180,
        p_read94 => ref_patch_dy_23_19_12_fu_14184,
        p_read95 => ref_patch_dy_23_20_12_fu_14188,
        p_read96 => ref_patch_dy_23_21_12_fu_14192,
        p_read97 => ref_patch_dy_23_22_12_fu_14196,
        p_read98 => ref_patch_dy_23_23_12_fu_14200,
        p_read99 => ref_patch_dy_23_24_12_fu_14204,
        p_read100 => ref_patch_dy_23_25_12_fu_14208,
        p_read101 => ref_patch_dy_23_26_12_fu_14212,
        p_read102 => ref_patch_dy_23_27_12_fu_14216,
        p_read103 => ref_patch_dy_23_28_12_fu_14220,
        p_read104 => ref_patch_dy_23_29_12_fu_14224,
        p_read105 => ref_patch_dy_23_30_12_fu_14228,
        p_read106 => ref_patch_dy_23_31_12_fu_14232,
        p_read107 => ref_patch_dy_23_32_12_fu_14236,
        p_read108 => ref_patch_dy_23_33_12_fu_14240,
        p_read109 => ref_patch_dy_23_34_12_fu_14244,
        p_read110 => ref_patch_dy_23_35_12_fu_14248,
        p_read111 => ref_patch_dy_23_36_12_fu_14252,
        p_read112 => ref_patch_dy_23_37_12_fu_14256,
        p_read113 => ref_patch_dy_23_38_12_fu_14260,
        p_read114 => ref_patch_dy_23_39_12_fu_14264,
        p_read115 => ref_patch_dy_23_40_12_fu_14268,
        p_read116 => ref_patch_dy_23_41_12_fu_14272,
        p_read117 => ref_patch_dy_23_42_12_fu_14276,
        p_read118 => ref_patch_dy_23_43_12_fu_14280,
        p_read119 => ref_patch_dy_23_44_12_fu_14284,
        p_read120 => ref_patch_dy_23_45_12_fu_14288,
        p_read121 => ref_patch_dy_23_46_12_fu_14292,
        p_read122 => ref_patch_dy_23_47_12_fu_14296,
        p_read123 => ref_patch_dy_23_48_12_fu_14300,
        p_read124 => ref_patch_dy_23_49_12_fu_14304,
        p_read125 => ref_patch_dy_23_50_12_fu_14308,
        p_read126 => ref_patch_dy_23_51_12_fu_14312,
        p_read127 => ref_patch_dy_23_52_12_fu_14316,
        p_read128 => ref_patch_dy_23_53_12_fu_14320,
        p_read129 => ref_patch_dy_23_54_12_fu_14324,
        p_read130 => ref_patch_dy_23_55_12_fu_14328,
        p_read131 => ref_patch_dy_23_56_12_fu_14332,
        p_read132 => ref_patch_dy_23_57_12_fu_14336,
        p_read133 => ref_patch_dy_23_58_12_fu_14340,
        p_read134 => ref_patch_dy_23_59_12_fu_14344,
        p_read135 => ref_patch_dy_23_60_12_fu_14348,
        p_read136 => ref_patch_dy_23_61_12_fu_14352,
        p_read137 => ref_patch_dy_23_62_12_fu_14356,
        p_read138 => ref_patch_dy_23_63_12_fu_14360,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_20_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_20_q1,
        cur_px_estimate_0_read => cur_px_estimate_11_0,
        cur_px_estimate_1_read => cur_px_estimate_11_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23165_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23165_ap_return_1);

    grp_gauss_newton_optim_r_fu_23316 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23316_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23316_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23316_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23316_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_12_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_12_q1,
        p_read => pyr_region_fcoord_12,
        p_read1 => pyr_region_fcoord_12_1,
        p_read2 => H_inv_23_0_12_fu_17868,
        p_read3 => H_inv_23_3_24_fu_17872,
        p_read4 => H_inv_23_6_24_fu_17876,
        p_read5 => H_inv_23_3_25_fu_17880,
        p_read6 => H_inv_23_4_12_fu_17884,
        p_read7 => H_inv_23_7_24_fu_17888,
        p_read8 => H_inv_23_6_25_fu_17892,
        p_read9 => H_inv_23_7_25_fu_17896,
        p_read10 => H_inv_23_8_12_fu_17900,
        p_read11 => ref_patch_dx_23_0_12_fu_8220,
        p_read12 => ref_patch_dx_23_1_12_fu_8224,
        p_read13 => ref_patch_dx_23_2_12_fu_8228,
        p_read14 => ref_patch_dx_23_3_12_fu_8232,
        p_read15 => ref_patch_dx_23_4_12_fu_8236,
        p_read16 => ref_patch_dx_23_5_12_fu_8240,
        p_read17 => ref_patch_dx_23_6_12_fu_8244,
        p_read18 => ref_patch_dx_23_7_12_fu_8248,
        p_read19 => ref_patch_dx_23_8_12_fu_8252,
        p_read20 => ref_patch_dx_23_9_12_fu_8256,
        p_read21 => ref_patch_dx_23_10_13_fu_8260,
        p_read22 => ref_patch_dx_23_11_13_fu_8264,
        p_read23 => ref_patch_dx_23_12_13_fu_8268,
        p_read24 => ref_patch_dx_23_13_13_fu_8272,
        p_read25 => ref_patch_dx_23_14_13_fu_8276,
        p_read26 => ref_patch_dx_23_15_13_fu_8280,
        p_read27 => ref_patch_dx_23_16_13_fu_8284,
        p_read28 => ref_patch_dx_23_17_13_fu_8288,
        p_read29 => ref_patch_dx_23_18_13_fu_8292,
        p_read30 => ref_patch_dx_23_19_13_fu_8296,
        p_read31 => ref_patch_dx_23_20_13_fu_8300,
        p_read32 => ref_patch_dx_23_21_13_fu_8304,
        p_read33 => ref_patch_dx_23_22_13_fu_8308,
        p_read34 => ref_patch_dx_23_23_13_fu_8312,
        p_read35 => ref_patch_dx_23_24_13_fu_8316,
        p_read36 => ref_patch_dx_23_25_13_fu_8320,
        p_read37 => ref_patch_dx_23_26_13_fu_8324,
        p_read38 => ref_patch_dx_23_27_13_fu_8328,
        p_read39 => ref_patch_dx_23_28_13_fu_8332,
        p_read40 => ref_patch_dx_23_29_13_fu_8336,
        p_read41 => ref_patch_dx_23_30_13_fu_8340,
        p_read42 => ref_patch_dx_23_31_13_fu_8344,
        p_read43 => ref_patch_dx_23_32_13_fu_8348,
        p_read44 => ref_patch_dx_23_33_13_fu_8352,
        p_read45 => ref_patch_dx_23_34_13_fu_8356,
        p_read46 => ref_patch_dx_23_35_13_fu_8360,
        p_read47 => ref_patch_dx_23_36_13_fu_8364,
        p_read48 => ref_patch_dx_23_37_13_fu_8368,
        p_read49 => ref_patch_dx_23_38_13_fu_8372,
        p_read50 => ref_patch_dx_23_39_13_fu_8376,
        p_read51 => ref_patch_dx_23_40_13_fu_8380,
        p_read52 => ref_patch_dx_23_41_13_fu_8384,
        p_read53 => ref_patch_dx_23_42_13_fu_8388,
        p_read54 => ref_patch_dx_23_43_13_fu_8392,
        p_read55 => ref_patch_dx_23_44_13_fu_8396,
        p_read56 => ref_patch_dx_23_45_13_fu_8400,
        p_read57 => ref_patch_dx_23_46_13_fu_8404,
        p_read58 => ref_patch_dx_23_47_13_fu_8408,
        p_read59 => ref_patch_dx_23_48_13_fu_8412,
        p_read60 => ref_patch_dx_23_49_13_fu_8416,
        p_read61 => ref_patch_dx_23_50_13_fu_8420,
        p_read62 => ref_patch_dx_23_51_13_fu_8424,
        p_read63 => ref_patch_dx_23_52_13_fu_8428,
        p_read64 => ref_patch_dx_23_53_13_fu_8432,
        p_read65 => ref_patch_dx_23_54_13_fu_8436,
        p_read66 => ref_patch_dx_23_55_13_fu_8440,
        p_read67 => ref_patch_dx_23_56_13_fu_8444,
        p_read68 => ref_patch_dx_23_57_13_fu_8448,
        p_read69 => ref_patch_dx_23_58_13_fu_8452,
        p_read70 => ref_patch_dx_23_59_13_fu_8456,
        p_read71 => ref_patch_dx_23_60_13_fu_8460,
        p_read72 => ref_patch_dx_23_61_13_fu_8464,
        p_read73 => ref_patch_dx_23_62_13_fu_8468,
        p_read74 => ref_patch_dx_23_63_13_fu_8472,
        p_read75 => ref_patch_dy_23_0_12_fu_14364,
        p_read76 => ref_patch_dy_23_1_12_fu_14368,
        p_read77 => ref_patch_dy_23_2_12_fu_14372,
        p_read78 => ref_patch_dy_23_3_12_fu_14376,
        p_read79 => ref_patch_dy_23_4_12_fu_14380,
        p_read80 => ref_patch_dy_23_5_12_fu_14384,
        p_read81 => ref_patch_dy_23_6_12_fu_14388,
        p_read82 => ref_patch_dy_23_7_12_fu_14392,
        p_read83 => ref_patch_dy_23_8_12_fu_14396,
        p_read84 => ref_patch_dy_23_9_12_fu_14400,
        p_read85 => ref_patch_dy_23_10_13_fu_14404,
        p_read86 => ref_patch_dy_23_11_13_fu_14408,
        p_read87 => ref_patch_dy_23_12_13_fu_14412,
        p_read88 => ref_patch_dy_23_13_13_fu_14416,
        p_read89 => ref_patch_dy_23_14_13_fu_14420,
        p_read90 => ref_patch_dy_23_15_13_fu_14424,
        p_read91 => ref_patch_dy_23_16_13_fu_14428,
        p_read92 => ref_patch_dy_23_17_13_fu_14432,
        p_read93 => ref_patch_dy_23_18_13_fu_14436,
        p_read94 => ref_patch_dy_23_19_13_fu_14440,
        p_read95 => ref_patch_dy_23_20_13_fu_14444,
        p_read96 => ref_patch_dy_23_21_13_fu_14448,
        p_read97 => ref_patch_dy_23_22_13_fu_14452,
        p_read98 => ref_patch_dy_23_23_13_fu_14456,
        p_read99 => ref_patch_dy_23_24_13_fu_14460,
        p_read100 => ref_patch_dy_23_25_13_fu_14464,
        p_read101 => ref_patch_dy_23_26_13_fu_14468,
        p_read102 => ref_patch_dy_23_27_13_fu_14472,
        p_read103 => ref_patch_dy_23_28_13_fu_14476,
        p_read104 => ref_patch_dy_23_29_13_fu_14480,
        p_read105 => ref_patch_dy_23_30_13_fu_14484,
        p_read106 => ref_patch_dy_23_31_13_fu_14488,
        p_read107 => ref_patch_dy_23_32_13_fu_14492,
        p_read108 => ref_patch_dy_23_33_13_fu_14496,
        p_read109 => ref_patch_dy_23_34_13_fu_14500,
        p_read110 => ref_patch_dy_23_35_13_fu_14504,
        p_read111 => ref_patch_dy_23_36_13_fu_14508,
        p_read112 => ref_patch_dy_23_37_13_fu_14512,
        p_read113 => ref_patch_dy_23_38_13_fu_14516,
        p_read114 => ref_patch_dy_23_39_13_fu_14520,
        p_read115 => ref_patch_dy_23_40_13_fu_14524,
        p_read116 => ref_patch_dy_23_41_13_fu_14528,
        p_read117 => ref_patch_dy_23_42_13_fu_14532,
        p_read118 => ref_patch_dy_23_43_13_fu_14536,
        p_read119 => ref_patch_dy_23_44_13_fu_14540,
        p_read120 => ref_patch_dy_23_45_13_fu_14544,
        p_read121 => ref_patch_dy_23_46_13_fu_14548,
        p_read122 => ref_patch_dy_23_47_13_fu_14552,
        p_read123 => ref_patch_dy_23_48_13_fu_14556,
        p_read124 => ref_patch_dy_23_49_13_fu_14560,
        p_read125 => ref_patch_dy_23_50_13_fu_14564,
        p_read126 => ref_patch_dy_23_51_13_fu_14568,
        p_read127 => ref_patch_dy_23_52_13_fu_14572,
        p_read128 => ref_patch_dy_23_53_13_fu_14576,
        p_read129 => ref_patch_dy_23_54_13_fu_14580,
        p_read130 => ref_patch_dy_23_55_13_fu_14584,
        p_read131 => ref_patch_dy_23_56_13_fu_14588,
        p_read132 => ref_patch_dy_23_57_13_fu_14592,
        p_read133 => ref_patch_dy_23_58_13_fu_14596,
        p_read134 => ref_patch_dy_23_59_13_fu_14600,
        p_read135 => ref_patch_dy_23_60_13_fu_14604,
        p_read136 => ref_patch_dy_23_61_13_fu_14608,
        p_read137 => ref_patch_dy_23_62_13_fu_14612,
        p_read138 => ref_patch_dy_23_63_13_fu_14616,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_19_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_19_q1,
        cur_px_estimate_0_read => cur_px_estimate_12_0,
        cur_px_estimate_1_read => cur_px_estimate_12_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23316_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23316_ap_return_1);

    grp_gauss_newton_optim_r_fu_23467 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23467_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23467_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23467_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23467_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_13_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_13_q1,
        p_read => pyr_region_fcoord_13,
        p_read1 => pyr_region_fcoord_13_1,
        p_read2 => H_inv_23_0_13_fu_17904,
        p_read3 => H_inv_23_3_26_fu_17908,
        p_read4 => H_inv_23_6_26_fu_17912,
        p_read5 => H_inv_23_3_27_fu_17916,
        p_read6 => H_inv_23_4_13_fu_17920,
        p_read7 => H_inv_23_7_26_fu_17924,
        p_read8 => H_inv_23_6_27_fu_17928,
        p_read9 => H_inv_23_7_27_fu_17932,
        p_read10 => H_inv_23_8_13_fu_17936,
        p_read11 => ref_patch_dx_23_0_13_fu_8476,
        p_read12 => ref_patch_dx_23_1_13_fu_8480,
        p_read13 => ref_patch_dx_23_2_13_fu_8484,
        p_read14 => ref_patch_dx_23_3_13_fu_8488,
        p_read15 => ref_patch_dx_23_4_13_fu_8492,
        p_read16 => ref_patch_dx_23_5_13_fu_8496,
        p_read17 => ref_patch_dx_23_6_13_fu_8500,
        p_read18 => ref_patch_dx_23_7_13_fu_8504,
        p_read19 => ref_patch_dx_23_8_13_fu_8508,
        p_read20 => ref_patch_dx_23_9_13_fu_8512,
        p_read21 => ref_patch_dx_23_10_14_fu_8516,
        p_read22 => ref_patch_dx_23_11_14_fu_8520,
        p_read23 => ref_patch_dx_23_12_14_fu_8524,
        p_read24 => ref_patch_dx_23_13_14_fu_8528,
        p_read25 => ref_patch_dx_23_14_14_fu_8532,
        p_read26 => ref_patch_dx_23_15_14_fu_8536,
        p_read27 => ref_patch_dx_23_16_14_fu_8540,
        p_read28 => ref_patch_dx_23_17_14_fu_8544,
        p_read29 => ref_patch_dx_23_18_14_fu_8548,
        p_read30 => ref_patch_dx_23_19_14_fu_8552,
        p_read31 => ref_patch_dx_23_20_14_fu_8556,
        p_read32 => ref_patch_dx_23_21_14_fu_8560,
        p_read33 => ref_patch_dx_23_22_14_fu_8564,
        p_read34 => ref_patch_dx_23_23_14_fu_8568,
        p_read35 => ref_patch_dx_23_24_14_fu_8572,
        p_read36 => ref_patch_dx_23_25_14_fu_8576,
        p_read37 => ref_patch_dx_23_26_14_fu_8580,
        p_read38 => ref_patch_dx_23_27_14_fu_8584,
        p_read39 => ref_patch_dx_23_28_14_fu_8588,
        p_read40 => ref_patch_dx_23_29_14_fu_8592,
        p_read41 => ref_patch_dx_23_30_14_fu_8596,
        p_read42 => ref_patch_dx_23_31_14_fu_8600,
        p_read43 => ref_patch_dx_23_32_14_fu_8604,
        p_read44 => ref_patch_dx_23_33_14_fu_8608,
        p_read45 => ref_patch_dx_23_34_14_fu_8612,
        p_read46 => ref_patch_dx_23_35_14_fu_8616,
        p_read47 => ref_patch_dx_23_36_14_fu_8620,
        p_read48 => ref_patch_dx_23_37_14_fu_8624,
        p_read49 => ref_patch_dx_23_38_14_fu_8628,
        p_read50 => ref_patch_dx_23_39_14_fu_8632,
        p_read51 => ref_patch_dx_23_40_14_fu_8636,
        p_read52 => ref_patch_dx_23_41_14_fu_8640,
        p_read53 => ref_patch_dx_23_42_14_fu_8644,
        p_read54 => ref_patch_dx_23_43_14_fu_8648,
        p_read55 => ref_patch_dx_23_44_14_fu_8652,
        p_read56 => ref_patch_dx_23_45_14_fu_8656,
        p_read57 => ref_patch_dx_23_46_14_fu_8660,
        p_read58 => ref_patch_dx_23_47_14_fu_8664,
        p_read59 => ref_patch_dx_23_48_14_fu_8668,
        p_read60 => ref_patch_dx_23_49_14_fu_8672,
        p_read61 => ref_patch_dx_23_50_14_fu_8676,
        p_read62 => ref_patch_dx_23_51_14_fu_8680,
        p_read63 => ref_patch_dx_23_52_14_fu_8684,
        p_read64 => ref_patch_dx_23_53_14_fu_8688,
        p_read65 => ref_patch_dx_23_54_14_fu_8692,
        p_read66 => ref_patch_dx_23_55_14_fu_8696,
        p_read67 => ref_patch_dx_23_56_14_fu_8700,
        p_read68 => ref_patch_dx_23_57_14_fu_8704,
        p_read69 => ref_patch_dx_23_58_14_fu_8708,
        p_read70 => ref_patch_dx_23_59_14_fu_8712,
        p_read71 => ref_patch_dx_23_60_14_fu_8716,
        p_read72 => ref_patch_dx_23_61_14_fu_8720,
        p_read73 => ref_patch_dx_23_62_14_fu_8724,
        p_read74 => ref_patch_dx_23_63_14_fu_8728,
        p_read75 => ref_patch_dy_23_0_13_fu_14620,
        p_read76 => ref_patch_dy_23_1_13_fu_14624,
        p_read77 => ref_patch_dy_23_2_13_fu_14628,
        p_read78 => ref_patch_dy_23_3_13_fu_14632,
        p_read79 => ref_patch_dy_23_4_13_fu_14636,
        p_read80 => ref_patch_dy_23_5_13_fu_14640,
        p_read81 => ref_patch_dy_23_6_13_fu_14644,
        p_read82 => ref_patch_dy_23_7_13_fu_14648,
        p_read83 => ref_patch_dy_23_8_13_fu_14652,
        p_read84 => ref_patch_dy_23_9_13_fu_14656,
        p_read85 => ref_patch_dy_23_10_14_fu_14660,
        p_read86 => ref_patch_dy_23_11_14_fu_14664,
        p_read87 => ref_patch_dy_23_12_14_fu_14668,
        p_read88 => ref_patch_dy_23_13_14_fu_14672,
        p_read89 => ref_patch_dy_23_14_14_fu_14676,
        p_read90 => ref_patch_dy_23_15_14_fu_14680,
        p_read91 => ref_patch_dy_23_16_14_fu_14684,
        p_read92 => ref_patch_dy_23_17_14_fu_14688,
        p_read93 => ref_patch_dy_23_18_14_fu_14692,
        p_read94 => ref_patch_dy_23_19_14_fu_14696,
        p_read95 => ref_patch_dy_23_20_14_fu_14700,
        p_read96 => ref_patch_dy_23_21_14_fu_14704,
        p_read97 => ref_patch_dy_23_22_14_fu_14708,
        p_read98 => ref_patch_dy_23_23_14_fu_14712,
        p_read99 => ref_patch_dy_23_24_14_fu_14716,
        p_read100 => ref_patch_dy_23_25_14_fu_14720,
        p_read101 => ref_patch_dy_23_26_14_fu_14724,
        p_read102 => ref_patch_dy_23_27_14_fu_14728,
        p_read103 => ref_patch_dy_23_28_14_fu_14732,
        p_read104 => ref_patch_dy_23_29_14_fu_14736,
        p_read105 => ref_patch_dy_23_30_14_fu_14740,
        p_read106 => ref_patch_dy_23_31_14_fu_14744,
        p_read107 => ref_patch_dy_23_32_14_fu_14748,
        p_read108 => ref_patch_dy_23_33_14_fu_14752,
        p_read109 => ref_patch_dy_23_34_14_fu_14756,
        p_read110 => ref_patch_dy_23_35_14_fu_14760,
        p_read111 => ref_patch_dy_23_36_14_fu_14764,
        p_read112 => ref_patch_dy_23_37_14_fu_14768,
        p_read113 => ref_patch_dy_23_38_14_fu_14772,
        p_read114 => ref_patch_dy_23_39_14_fu_14776,
        p_read115 => ref_patch_dy_23_40_14_fu_14780,
        p_read116 => ref_patch_dy_23_41_14_fu_14784,
        p_read117 => ref_patch_dy_23_42_14_fu_14788,
        p_read118 => ref_patch_dy_23_43_14_fu_14792,
        p_read119 => ref_patch_dy_23_44_14_fu_14796,
        p_read120 => ref_patch_dy_23_45_14_fu_14800,
        p_read121 => ref_patch_dy_23_46_14_fu_14804,
        p_read122 => ref_patch_dy_23_47_14_fu_14808,
        p_read123 => ref_patch_dy_23_48_14_fu_14812,
        p_read124 => ref_patch_dy_23_49_14_fu_14816,
        p_read125 => ref_patch_dy_23_50_14_fu_14820,
        p_read126 => ref_patch_dy_23_51_14_fu_14824,
        p_read127 => ref_patch_dy_23_52_14_fu_14828,
        p_read128 => ref_patch_dy_23_53_14_fu_14832,
        p_read129 => ref_patch_dy_23_54_14_fu_14836,
        p_read130 => ref_patch_dy_23_55_14_fu_14840,
        p_read131 => ref_patch_dy_23_56_14_fu_14844,
        p_read132 => ref_patch_dy_23_57_14_fu_14848,
        p_read133 => ref_patch_dy_23_58_14_fu_14852,
        p_read134 => ref_patch_dy_23_59_14_fu_14856,
        p_read135 => ref_patch_dy_23_60_14_fu_14860,
        p_read136 => ref_patch_dy_23_61_14_fu_14864,
        p_read137 => ref_patch_dy_23_62_14_fu_14868,
        p_read138 => ref_patch_dy_23_63_14_fu_14872,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_18_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_18_q1,
        cur_px_estimate_0_read => cur_px_estimate_13_0,
        cur_px_estimate_1_read => cur_px_estimate_13_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23467_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23467_ap_return_1);

    grp_gauss_newton_optim_r_fu_23618 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23618_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23618_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23618_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23618_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_14_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_14_q1,
        p_read => pyr_region_fcoord_14,
        p_read1 => pyr_region_fcoord_14_1,
        p_read2 => H_inv_23_0_14_fu_17940,
        p_read3 => H_inv_23_3_28_fu_17944,
        p_read4 => H_inv_23_6_28_fu_17948,
        p_read5 => H_inv_23_3_29_fu_17952,
        p_read6 => H_inv_23_4_14_fu_17956,
        p_read7 => H_inv_23_7_28_fu_17960,
        p_read8 => H_inv_23_6_29_fu_17964,
        p_read9 => H_inv_23_7_29_fu_17968,
        p_read10 => H_inv_23_8_14_fu_17972,
        p_read11 => ref_patch_dx_23_0_14_fu_8732,
        p_read12 => ref_patch_dx_23_1_14_fu_8736,
        p_read13 => ref_patch_dx_23_2_14_fu_8740,
        p_read14 => ref_patch_dx_23_3_14_fu_8744,
        p_read15 => ref_patch_dx_23_4_14_fu_8748,
        p_read16 => ref_patch_dx_23_5_14_fu_8752,
        p_read17 => ref_patch_dx_23_6_14_fu_8756,
        p_read18 => ref_patch_dx_23_7_14_fu_8760,
        p_read19 => ref_patch_dx_23_8_14_fu_8764,
        p_read20 => ref_patch_dx_23_9_14_fu_8768,
        p_read21 => ref_patch_dx_23_10_15_fu_8772,
        p_read22 => ref_patch_dx_23_11_15_fu_8776,
        p_read23 => ref_patch_dx_23_12_15_fu_8780,
        p_read24 => ref_patch_dx_23_13_15_fu_8784,
        p_read25 => ref_patch_dx_23_14_15_fu_8788,
        p_read26 => ref_patch_dx_23_15_15_fu_8792,
        p_read27 => ref_patch_dx_23_16_15_fu_8796,
        p_read28 => ref_patch_dx_23_17_15_fu_8800,
        p_read29 => ref_patch_dx_23_18_15_fu_8804,
        p_read30 => ref_patch_dx_23_19_15_fu_8808,
        p_read31 => ref_patch_dx_23_20_15_fu_8812,
        p_read32 => ref_patch_dx_23_21_15_fu_8816,
        p_read33 => ref_patch_dx_23_22_15_fu_8820,
        p_read34 => ref_patch_dx_23_23_15_fu_8824,
        p_read35 => ref_patch_dx_23_24_15_fu_8828,
        p_read36 => ref_patch_dx_23_25_15_fu_8832,
        p_read37 => ref_patch_dx_23_26_15_fu_8836,
        p_read38 => ref_patch_dx_23_27_15_fu_8840,
        p_read39 => ref_patch_dx_23_28_15_fu_8844,
        p_read40 => ref_patch_dx_23_29_15_fu_8848,
        p_read41 => ref_patch_dx_23_30_15_fu_8852,
        p_read42 => ref_patch_dx_23_31_15_fu_8856,
        p_read43 => ref_patch_dx_23_32_15_fu_8860,
        p_read44 => ref_patch_dx_23_33_15_fu_8864,
        p_read45 => ref_patch_dx_23_34_15_fu_8868,
        p_read46 => ref_patch_dx_23_35_15_fu_8872,
        p_read47 => ref_patch_dx_23_36_15_fu_8876,
        p_read48 => ref_patch_dx_23_37_15_fu_8880,
        p_read49 => ref_patch_dx_23_38_15_fu_8884,
        p_read50 => ref_patch_dx_23_39_15_fu_8888,
        p_read51 => ref_patch_dx_23_40_15_fu_8892,
        p_read52 => ref_patch_dx_23_41_15_fu_8896,
        p_read53 => ref_patch_dx_23_42_15_fu_8900,
        p_read54 => ref_patch_dx_23_43_15_fu_8904,
        p_read55 => ref_patch_dx_23_44_15_fu_8908,
        p_read56 => ref_patch_dx_23_45_15_fu_8912,
        p_read57 => ref_patch_dx_23_46_15_fu_8916,
        p_read58 => ref_patch_dx_23_47_15_fu_8920,
        p_read59 => ref_patch_dx_23_48_15_fu_8924,
        p_read60 => ref_patch_dx_23_49_15_fu_8928,
        p_read61 => ref_patch_dx_23_50_15_fu_8932,
        p_read62 => ref_patch_dx_23_51_15_fu_8936,
        p_read63 => ref_patch_dx_23_52_15_fu_8940,
        p_read64 => ref_patch_dx_23_53_15_fu_8944,
        p_read65 => ref_patch_dx_23_54_15_fu_8948,
        p_read66 => ref_patch_dx_23_55_15_fu_8952,
        p_read67 => ref_patch_dx_23_56_15_fu_8956,
        p_read68 => ref_patch_dx_23_57_15_fu_8960,
        p_read69 => ref_patch_dx_23_58_15_fu_8964,
        p_read70 => ref_patch_dx_23_59_15_fu_8968,
        p_read71 => ref_patch_dx_23_60_15_fu_8972,
        p_read72 => ref_patch_dx_23_61_15_fu_8976,
        p_read73 => ref_patch_dx_23_62_15_fu_8980,
        p_read74 => ref_patch_dx_23_63_15_fu_8984,
        p_read75 => ref_patch_dy_23_0_14_fu_14876,
        p_read76 => ref_patch_dy_23_1_14_fu_14880,
        p_read77 => ref_patch_dy_23_2_14_fu_14884,
        p_read78 => ref_patch_dy_23_3_14_fu_14888,
        p_read79 => ref_patch_dy_23_4_14_fu_14892,
        p_read80 => ref_patch_dy_23_5_14_fu_14896,
        p_read81 => ref_patch_dy_23_6_14_fu_14900,
        p_read82 => ref_patch_dy_23_7_14_fu_14904,
        p_read83 => ref_patch_dy_23_8_14_fu_14908,
        p_read84 => ref_patch_dy_23_9_14_fu_14912,
        p_read85 => ref_patch_dy_23_10_15_fu_14916,
        p_read86 => ref_patch_dy_23_11_15_fu_14920,
        p_read87 => ref_patch_dy_23_12_15_fu_14924,
        p_read88 => ref_patch_dy_23_13_15_fu_14928,
        p_read89 => ref_patch_dy_23_14_15_fu_14932,
        p_read90 => ref_patch_dy_23_15_15_fu_14936,
        p_read91 => ref_patch_dy_23_16_15_fu_14940,
        p_read92 => ref_patch_dy_23_17_15_fu_14944,
        p_read93 => ref_patch_dy_23_18_15_fu_14948,
        p_read94 => ref_patch_dy_23_19_15_fu_14952,
        p_read95 => ref_patch_dy_23_20_15_fu_14956,
        p_read96 => ref_patch_dy_23_21_15_fu_14960,
        p_read97 => ref_patch_dy_23_22_15_fu_14964,
        p_read98 => ref_patch_dy_23_23_15_fu_14968,
        p_read99 => ref_patch_dy_23_24_15_fu_14972,
        p_read100 => ref_patch_dy_23_25_15_fu_14976,
        p_read101 => ref_patch_dy_23_26_15_fu_14980,
        p_read102 => ref_patch_dy_23_27_15_fu_14984,
        p_read103 => ref_patch_dy_23_28_15_fu_14988,
        p_read104 => ref_patch_dy_23_29_15_fu_14992,
        p_read105 => ref_patch_dy_23_30_15_fu_14996,
        p_read106 => ref_patch_dy_23_31_15_fu_15000,
        p_read107 => ref_patch_dy_23_32_15_fu_15004,
        p_read108 => ref_patch_dy_23_33_15_fu_15008,
        p_read109 => ref_patch_dy_23_34_15_fu_15012,
        p_read110 => ref_patch_dy_23_35_15_fu_15016,
        p_read111 => ref_patch_dy_23_36_15_fu_15020,
        p_read112 => ref_patch_dy_23_37_15_fu_15024,
        p_read113 => ref_patch_dy_23_38_15_fu_15028,
        p_read114 => ref_patch_dy_23_39_15_fu_15032,
        p_read115 => ref_patch_dy_23_40_15_fu_15036,
        p_read116 => ref_patch_dy_23_41_15_fu_15040,
        p_read117 => ref_patch_dy_23_42_15_fu_15044,
        p_read118 => ref_patch_dy_23_43_15_fu_15048,
        p_read119 => ref_patch_dy_23_44_15_fu_15052,
        p_read120 => ref_patch_dy_23_45_15_fu_15056,
        p_read121 => ref_patch_dy_23_46_15_fu_15060,
        p_read122 => ref_patch_dy_23_47_15_fu_15064,
        p_read123 => ref_patch_dy_23_48_15_fu_15068,
        p_read124 => ref_patch_dy_23_49_15_fu_15072,
        p_read125 => ref_patch_dy_23_50_15_fu_15076,
        p_read126 => ref_patch_dy_23_51_15_fu_15080,
        p_read127 => ref_patch_dy_23_52_15_fu_15084,
        p_read128 => ref_patch_dy_23_53_15_fu_15088,
        p_read129 => ref_patch_dy_23_54_15_fu_15092,
        p_read130 => ref_patch_dy_23_55_15_fu_15096,
        p_read131 => ref_patch_dy_23_56_15_fu_15100,
        p_read132 => ref_patch_dy_23_57_15_fu_15104,
        p_read133 => ref_patch_dy_23_58_15_fu_15108,
        p_read134 => ref_patch_dy_23_59_15_fu_15112,
        p_read135 => ref_patch_dy_23_60_15_fu_15116,
        p_read136 => ref_patch_dy_23_61_15_fu_15120,
        p_read137 => ref_patch_dy_23_62_15_fu_15124,
        p_read138 => ref_patch_dy_23_63_15_fu_15128,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_17_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_17_q1,
        cur_px_estimate_0_read => cur_px_estimate_14_0,
        cur_px_estimate_1_read => cur_px_estimate_14_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23618_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23618_ap_return_1);

    grp_gauss_newton_optim_r_fu_23769 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23769_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23769_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23769_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23769_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_15_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_15_q1,
        p_read => pyr_region_fcoord_15,
        p_read1 => pyr_region_fcoord_15_1,
        p_read2 => H_inv_23_0_15_fu_17976,
        p_read3 => H_inv_23_3_30_fu_17980,
        p_read4 => H_inv_23_6_30_fu_17984,
        p_read5 => H_inv_23_3_31_fu_17988,
        p_read6 => H_inv_23_4_15_fu_17992,
        p_read7 => H_inv_23_7_30_fu_17996,
        p_read8 => H_inv_23_6_31_fu_18000,
        p_read9 => H_inv_23_7_31_fu_18004,
        p_read10 => H_inv_23_8_15_fu_18008,
        p_read11 => ref_patch_dx_23_0_15_fu_8988,
        p_read12 => ref_patch_dx_23_1_15_fu_8992,
        p_read13 => ref_patch_dx_23_2_15_fu_8996,
        p_read14 => ref_patch_dx_23_3_15_fu_9000,
        p_read15 => ref_patch_dx_23_4_15_fu_9004,
        p_read16 => ref_patch_dx_23_5_15_fu_9008,
        p_read17 => ref_patch_dx_23_6_15_fu_9012,
        p_read18 => ref_patch_dx_23_7_15_fu_9016,
        p_read19 => ref_patch_dx_23_8_15_fu_9020,
        p_read20 => ref_patch_dx_23_9_15_fu_9024,
        p_read21 => ref_patch_dx_23_10_16_fu_9028,
        p_read22 => ref_patch_dx_23_11_16_fu_9032,
        p_read23 => ref_patch_dx_23_12_16_fu_9036,
        p_read24 => ref_patch_dx_23_13_16_fu_9040,
        p_read25 => ref_patch_dx_23_14_16_fu_9044,
        p_read26 => ref_patch_dx_23_15_16_fu_9048,
        p_read27 => ref_patch_dx_23_16_16_fu_9052,
        p_read28 => ref_patch_dx_23_17_16_fu_9056,
        p_read29 => ref_patch_dx_23_18_16_fu_9060,
        p_read30 => ref_patch_dx_23_19_16_fu_9064,
        p_read31 => ref_patch_dx_23_20_16_fu_9068,
        p_read32 => ref_patch_dx_23_21_16_fu_9072,
        p_read33 => ref_patch_dx_23_22_16_fu_9076,
        p_read34 => ref_patch_dx_23_23_16_fu_9080,
        p_read35 => ref_patch_dx_23_24_16_fu_9084,
        p_read36 => ref_patch_dx_23_25_16_fu_9088,
        p_read37 => ref_patch_dx_23_26_16_fu_9092,
        p_read38 => ref_patch_dx_23_27_16_fu_9096,
        p_read39 => ref_patch_dx_23_28_16_fu_9100,
        p_read40 => ref_patch_dx_23_29_16_fu_9104,
        p_read41 => ref_patch_dx_23_30_16_fu_9108,
        p_read42 => ref_patch_dx_23_31_16_fu_9112,
        p_read43 => ref_patch_dx_23_32_16_fu_9116,
        p_read44 => ref_patch_dx_23_33_16_fu_9120,
        p_read45 => ref_patch_dx_23_34_16_fu_9124,
        p_read46 => ref_patch_dx_23_35_16_fu_9128,
        p_read47 => ref_patch_dx_23_36_16_fu_9132,
        p_read48 => ref_patch_dx_23_37_16_fu_9136,
        p_read49 => ref_patch_dx_23_38_16_fu_9140,
        p_read50 => ref_patch_dx_23_39_16_fu_9144,
        p_read51 => ref_patch_dx_23_40_16_fu_9148,
        p_read52 => ref_patch_dx_23_41_16_fu_9152,
        p_read53 => ref_patch_dx_23_42_16_fu_9156,
        p_read54 => ref_patch_dx_23_43_16_fu_9160,
        p_read55 => ref_patch_dx_23_44_16_fu_9164,
        p_read56 => ref_patch_dx_23_45_16_fu_9168,
        p_read57 => ref_patch_dx_23_46_16_fu_9172,
        p_read58 => ref_patch_dx_23_47_16_fu_9176,
        p_read59 => ref_patch_dx_23_48_16_fu_9180,
        p_read60 => ref_patch_dx_23_49_16_fu_9184,
        p_read61 => ref_patch_dx_23_50_16_fu_9188,
        p_read62 => ref_patch_dx_23_51_16_fu_9192,
        p_read63 => ref_patch_dx_23_52_16_fu_9196,
        p_read64 => ref_patch_dx_23_53_16_fu_9200,
        p_read65 => ref_patch_dx_23_54_16_fu_9204,
        p_read66 => ref_patch_dx_23_55_16_fu_9208,
        p_read67 => ref_patch_dx_23_56_16_fu_9212,
        p_read68 => ref_patch_dx_23_57_16_fu_9216,
        p_read69 => ref_patch_dx_23_58_16_fu_9220,
        p_read70 => ref_patch_dx_23_59_16_fu_9224,
        p_read71 => ref_patch_dx_23_60_16_fu_9228,
        p_read72 => ref_patch_dx_23_61_16_fu_9232,
        p_read73 => ref_patch_dx_23_62_16_fu_9236,
        p_read74 => ref_patch_dx_23_63_16_fu_9240,
        p_read75 => ref_patch_dy_23_0_15_fu_15132,
        p_read76 => ref_patch_dy_23_1_15_fu_15136,
        p_read77 => ref_patch_dy_23_2_15_fu_15140,
        p_read78 => ref_patch_dy_23_3_15_fu_15144,
        p_read79 => ref_patch_dy_23_4_15_fu_15148,
        p_read80 => ref_patch_dy_23_5_15_fu_15152,
        p_read81 => ref_patch_dy_23_6_15_fu_15156,
        p_read82 => ref_patch_dy_23_7_15_fu_15160,
        p_read83 => ref_patch_dy_23_8_15_fu_15164,
        p_read84 => ref_patch_dy_23_9_15_fu_15168,
        p_read85 => ref_patch_dy_23_10_16_fu_15172,
        p_read86 => ref_patch_dy_23_11_16_fu_15176,
        p_read87 => ref_patch_dy_23_12_16_fu_15180,
        p_read88 => ref_patch_dy_23_13_16_fu_15184,
        p_read89 => ref_patch_dy_23_14_16_fu_15188,
        p_read90 => ref_patch_dy_23_15_16_fu_15192,
        p_read91 => ref_patch_dy_23_16_16_fu_15196,
        p_read92 => ref_patch_dy_23_17_16_fu_15200,
        p_read93 => ref_patch_dy_23_18_16_fu_15204,
        p_read94 => ref_patch_dy_23_19_16_fu_15208,
        p_read95 => ref_patch_dy_23_20_16_fu_15212,
        p_read96 => ref_patch_dy_23_21_16_fu_15216,
        p_read97 => ref_patch_dy_23_22_16_fu_15220,
        p_read98 => ref_patch_dy_23_23_16_fu_15224,
        p_read99 => ref_patch_dy_23_24_16_fu_15228,
        p_read100 => ref_patch_dy_23_25_16_fu_15232,
        p_read101 => ref_patch_dy_23_26_16_fu_15236,
        p_read102 => ref_patch_dy_23_27_16_fu_15240,
        p_read103 => ref_patch_dy_23_28_16_fu_15244,
        p_read104 => ref_patch_dy_23_29_16_fu_15248,
        p_read105 => ref_patch_dy_23_30_16_fu_15252,
        p_read106 => ref_patch_dy_23_31_16_fu_15256,
        p_read107 => ref_patch_dy_23_32_16_fu_15260,
        p_read108 => ref_patch_dy_23_33_16_fu_15264,
        p_read109 => ref_patch_dy_23_34_16_fu_15268,
        p_read110 => ref_patch_dy_23_35_16_fu_15272,
        p_read111 => ref_patch_dy_23_36_16_fu_15276,
        p_read112 => ref_patch_dy_23_37_16_fu_15280,
        p_read113 => ref_patch_dy_23_38_16_fu_15284,
        p_read114 => ref_patch_dy_23_39_16_fu_15288,
        p_read115 => ref_patch_dy_23_40_16_fu_15292,
        p_read116 => ref_patch_dy_23_41_16_fu_15296,
        p_read117 => ref_patch_dy_23_42_16_fu_15300,
        p_read118 => ref_patch_dy_23_43_16_fu_15304,
        p_read119 => ref_patch_dy_23_44_16_fu_15308,
        p_read120 => ref_patch_dy_23_45_16_fu_15312,
        p_read121 => ref_patch_dy_23_46_16_fu_15316,
        p_read122 => ref_patch_dy_23_47_16_fu_15320,
        p_read123 => ref_patch_dy_23_48_16_fu_15324,
        p_read124 => ref_patch_dy_23_49_16_fu_15328,
        p_read125 => ref_patch_dy_23_50_16_fu_15332,
        p_read126 => ref_patch_dy_23_51_16_fu_15336,
        p_read127 => ref_patch_dy_23_52_16_fu_15340,
        p_read128 => ref_patch_dy_23_53_16_fu_15344,
        p_read129 => ref_patch_dy_23_54_16_fu_15348,
        p_read130 => ref_patch_dy_23_55_16_fu_15352,
        p_read131 => ref_patch_dy_23_56_16_fu_15356,
        p_read132 => ref_patch_dy_23_57_16_fu_15360,
        p_read133 => ref_patch_dy_23_58_16_fu_15364,
        p_read134 => ref_patch_dy_23_59_16_fu_15368,
        p_read135 => ref_patch_dy_23_60_16_fu_15372,
        p_read136 => ref_patch_dy_23_61_16_fu_15376,
        p_read137 => ref_patch_dy_23_62_16_fu_15380,
        p_read138 => ref_patch_dy_23_63_16_fu_15384,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_16_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_16_q1,
        cur_px_estimate_0_read => cur_px_estimate_15_0,
        cur_px_estimate_1_read => cur_px_estimate_15_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23769_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23769_ap_return_1);

    grp_gauss_newton_optim_r_fu_23920 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_23920_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_23920_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_23920_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_23920_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_16_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_16_q1,
        p_read => pyr_region_fcoord_16,
        p_read1 => pyr_region_fcoord_16_1,
        p_read2 => H_inv_23_0_16_fu_18012,
        p_read3 => H_inv_23_3_32_fu_18016,
        p_read4 => H_inv_23_6_32_fu_18020,
        p_read5 => H_inv_23_3_33_fu_18024,
        p_read6 => H_inv_23_4_16_fu_18028,
        p_read7 => H_inv_23_7_32_fu_18032,
        p_read8 => H_inv_23_6_33_fu_18036,
        p_read9 => H_inv_23_7_33_fu_18040,
        p_read10 => H_inv_23_8_16_fu_18044,
        p_read11 => ref_patch_dx_23_0_16_fu_9244,
        p_read12 => ref_patch_dx_23_1_16_fu_9248,
        p_read13 => ref_patch_dx_23_2_16_fu_9252,
        p_read14 => ref_patch_dx_23_3_16_fu_9256,
        p_read15 => ref_patch_dx_23_4_16_fu_9260,
        p_read16 => ref_patch_dx_23_5_16_fu_9264,
        p_read17 => ref_patch_dx_23_6_16_fu_9268,
        p_read18 => ref_patch_dx_23_7_16_fu_9272,
        p_read19 => ref_patch_dx_23_8_16_fu_9276,
        p_read20 => ref_patch_dx_23_9_16_fu_9280,
        p_read21 => ref_patch_dx_23_10_17_fu_9284,
        p_read22 => ref_patch_dx_23_11_17_fu_9288,
        p_read23 => ref_patch_dx_23_12_17_fu_9292,
        p_read24 => ref_patch_dx_23_13_17_fu_9296,
        p_read25 => ref_patch_dx_23_14_17_fu_9300,
        p_read26 => ref_patch_dx_23_15_17_fu_9304,
        p_read27 => ref_patch_dx_23_16_17_fu_9308,
        p_read28 => ref_patch_dx_23_17_17_fu_9312,
        p_read29 => ref_patch_dx_23_18_17_fu_9316,
        p_read30 => ref_patch_dx_23_19_17_fu_9320,
        p_read31 => ref_patch_dx_23_20_17_fu_9324,
        p_read32 => ref_patch_dx_23_21_17_fu_9328,
        p_read33 => ref_patch_dx_23_22_17_fu_9332,
        p_read34 => ref_patch_dx_23_23_17_fu_9336,
        p_read35 => ref_patch_dx_23_24_17_fu_9340,
        p_read36 => ref_patch_dx_23_25_17_fu_9344,
        p_read37 => ref_patch_dx_23_26_17_fu_9348,
        p_read38 => ref_patch_dx_23_27_17_fu_9352,
        p_read39 => ref_patch_dx_23_28_17_fu_9356,
        p_read40 => ref_patch_dx_23_29_17_fu_9360,
        p_read41 => ref_patch_dx_23_30_17_fu_9364,
        p_read42 => ref_patch_dx_23_31_17_fu_9368,
        p_read43 => ref_patch_dx_23_32_17_fu_9372,
        p_read44 => ref_patch_dx_23_33_17_fu_9376,
        p_read45 => ref_patch_dx_23_34_17_fu_9380,
        p_read46 => ref_patch_dx_23_35_17_fu_9384,
        p_read47 => ref_patch_dx_23_36_17_fu_9388,
        p_read48 => ref_patch_dx_23_37_17_fu_9392,
        p_read49 => ref_patch_dx_23_38_17_fu_9396,
        p_read50 => ref_patch_dx_23_39_17_fu_9400,
        p_read51 => ref_patch_dx_23_40_17_fu_9404,
        p_read52 => ref_patch_dx_23_41_17_fu_9408,
        p_read53 => ref_patch_dx_23_42_17_fu_9412,
        p_read54 => ref_patch_dx_23_43_17_fu_9416,
        p_read55 => ref_patch_dx_23_44_17_fu_9420,
        p_read56 => ref_patch_dx_23_45_17_fu_9424,
        p_read57 => ref_patch_dx_23_46_17_fu_9428,
        p_read58 => ref_patch_dx_23_47_17_fu_9432,
        p_read59 => ref_patch_dx_23_48_17_fu_9436,
        p_read60 => ref_patch_dx_23_49_17_fu_9440,
        p_read61 => ref_patch_dx_23_50_17_fu_9444,
        p_read62 => ref_patch_dx_23_51_17_fu_9448,
        p_read63 => ref_patch_dx_23_52_17_fu_9452,
        p_read64 => ref_patch_dx_23_53_17_fu_9456,
        p_read65 => ref_patch_dx_23_54_17_fu_9460,
        p_read66 => ref_patch_dx_23_55_17_fu_9464,
        p_read67 => ref_patch_dx_23_56_17_fu_9468,
        p_read68 => ref_patch_dx_23_57_17_fu_9472,
        p_read69 => ref_patch_dx_23_58_17_fu_9476,
        p_read70 => ref_patch_dx_23_59_17_fu_9480,
        p_read71 => ref_patch_dx_23_60_17_fu_9484,
        p_read72 => ref_patch_dx_23_61_17_fu_9488,
        p_read73 => ref_patch_dx_23_62_17_fu_9492,
        p_read74 => ref_patch_dx_23_63_17_fu_9496,
        p_read75 => ref_patch_dy_23_0_16_fu_15388,
        p_read76 => ref_patch_dy_23_1_16_fu_15392,
        p_read77 => ref_patch_dy_23_2_16_fu_15396,
        p_read78 => ref_patch_dy_23_3_16_fu_15400,
        p_read79 => ref_patch_dy_23_4_16_fu_15404,
        p_read80 => ref_patch_dy_23_5_16_fu_15408,
        p_read81 => ref_patch_dy_23_6_16_fu_15412,
        p_read82 => ref_patch_dy_23_7_16_fu_15416,
        p_read83 => ref_patch_dy_23_8_16_fu_15420,
        p_read84 => ref_patch_dy_23_9_16_fu_15424,
        p_read85 => ref_patch_dy_23_10_17_fu_15428,
        p_read86 => ref_patch_dy_23_11_17_fu_15432,
        p_read87 => ref_patch_dy_23_12_17_fu_15436,
        p_read88 => ref_patch_dy_23_13_17_fu_15440,
        p_read89 => ref_patch_dy_23_14_17_fu_15444,
        p_read90 => ref_patch_dy_23_15_17_fu_15448,
        p_read91 => ref_patch_dy_23_16_17_fu_15452,
        p_read92 => ref_patch_dy_23_17_17_fu_15456,
        p_read93 => ref_patch_dy_23_18_17_fu_15460,
        p_read94 => ref_patch_dy_23_19_17_fu_15464,
        p_read95 => ref_patch_dy_23_20_17_fu_15468,
        p_read96 => ref_patch_dy_23_21_17_fu_15472,
        p_read97 => ref_patch_dy_23_22_17_fu_15476,
        p_read98 => ref_patch_dy_23_23_17_fu_15480,
        p_read99 => ref_patch_dy_23_24_17_fu_15484,
        p_read100 => ref_patch_dy_23_25_17_fu_15488,
        p_read101 => ref_patch_dy_23_26_17_fu_15492,
        p_read102 => ref_patch_dy_23_27_17_fu_15496,
        p_read103 => ref_patch_dy_23_28_17_fu_15500,
        p_read104 => ref_patch_dy_23_29_17_fu_15504,
        p_read105 => ref_patch_dy_23_30_17_fu_15508,
        p_read106 => ref_patch_dy_23_31_17_fu_15512,
        p_read107 => ref_patch_dy_23_32_17_fu_15516,
        p_read108 => ref_patch_dy_23_33_17_fu_15520,
        p_read109 => ref_patch_dy_23_34_17_fu_15524,
        p_read110 => ref_patch_dy_23_35_17_fu_15528,
        p_read111 => ref_patch_dy_23_36_17_fu_15532,
        p_read112 => ref_patch_dy_23_37_17_fu_15536,
        p_read113 => ref_patch_dy_23_38_17_fu_15540,
        p_read114 => ref_patch_dy_23_39_17_fu_15544,
        p_read115 => ref_patch_dy_23_40_17_fu_15548,
        p_read116 => ref_patch_dy_23_41_17_fu_15552,
        p_read117 => ref_patch_dy_23_42_17_fu_15556,
        p_read118 => ref_patch_dy_23_43_17_fu_15560,
        p_read119 => ref_patch_dy_23_44_17_fu_15564,
        p_read120 => ref_patch_dy_23_45_17_fu_15568,
        p_read121 => ref_patch_dy_23_46_17_fu_15572,
        p_read122 => ref_patch_dy_23_47_17_fu_15576,
        p_read123 => ref_patch_dy_23_48_17_fu_15580,
        p_read124 => ref_patch_dy_23_49_17_fu_15584,
        p_read125 => ref_patch_dy_23_50_17_fu_15588,
        p_read126 => ref_patch_dy_23_51_17_fu_15592,
        p_read127 => ref_patch_dy_23_52_17_fu_15596,
        p_read128 => ref_patch_dy_23_53_17_fu_15600,
        p_read129 => ref_patch_dy_23_54_17_fu_15604,
        p_read130 => ref_patch_dy_23_55_17_fu_15608,
        p_read131 => ref_patch_dy_23_56_17_fu_15612,
        p_read132 => ref_patch_dy_23_57_17_fu_15616,
        p_read133 => ref_patch_dy_23_58_17_fu_15620,
        p_read134 => ref_patch_dy_23_59_17_fu_15624,
        p_read135 => ref_patch_dy_23_60_17_fu_15628,
        p_read136 => ref_patch_dy_23_61_17_fu_15632,
        p_read137 => ref_patch_dy_23_62_17_fu_15636,
        p_read138 => ref_patch_dy_23_63_17_fu_15640,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_15_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_15_q1,
        cur_px_estimate_0_read => cur_px_estimate_16_0,
        cur_px_estimate_1_read => cur_px_estimate_16_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_23920_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_23920_ap_return_1);

    grp_gauss_newton_optim_r_fu_24071 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24071_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24071_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24071_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24071_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_17_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_17_q1,
        p_read => pyr_region_fcoord_17,
        p_read1 => pyr_region_fcoord_17_1,
        p_read2 => H_inv_23_0_17_fu_18048,
        p_read3 => H_inv_23_3_34_fu_18052,
        p_read4 => H_inv_23_6_34_fu_18056,
        p_read5 => H_inv_23_3_35_fu_18060,
        p_read6 => H_inv_23_4_17_fu_18064,
        p_read7 => H_inv_23_7_34_fu_18068,
        p_read8 => H_inv_23_6_35_fu_18072,
        p_read9 => H_inv_23_7_35_fu_18076,
        p_read10 => H_inv_23_8_17_fu_18080,
        p_read11 => ref_patch_dx_23_0_17_fu_9500,
        p_read12 => ref_patch_dx_23_1_17_fu_9504,
        p_read13 => ref_patch_dx_23_2_17_fu_9508,
        p_read14 => ref_patch_dx_23_3_17_fu_9512,
        p_read15 => ref_patch_dx_23_4_17_fu_9516,
        p_read16 => ref_patch_dx_23_5_17_fu_9520,
        p_read17 => ref_patch_dx_23_6_17_fu_9524,
        p_read18 => ref_patch_dx_23_7_17_fu_9528,
        p_read19 => ref_patch_dx_23_8_17_fu_9532,
        p_read20 => ref_patch_dx_23_9_17_fu_9536,
        p_read21 => ref_patch_dx_23_10_18_fu_9540,
        p_read22 => ref_patch_dx_23_11_18_fu_9544,
        p_read23 => ref_patch_dx_23_12_18_fu_9548,
        p_read24 => ref_patch_dx_23_13_18_fu_9552,
        p_read25 => ref_patch_dx_23_14_18_fu_9556,
        p_read26 => ref_patch_dx_23_15_18_fu_9560,
        p_read27 => ref_patch_dx_23_16_18_fu_9564,
        p_read28 => ref_patch_dx_23_17_18_fu_9568,
        p_read29 => ref_patch_dx_23_18_18_fu_9572,
        p_read30 => ref_patch_dx_23_19_18_fu_9576,
        p_read31 => ref_patch_dx_23_20_18_fu_9580,
        p_read32 => ref_patch_dx_23_21_18_fu_9584,
        p_read33 => ref_patch_dx_23_22_18_fu_9588,
        p_read34 => ref_patch_dx_23_23_18_fu_9592,
        p_read35 => ref_patch_dx_23_24_18_fu_9596,
        p_read36 => ref_patch_dx_23_25_18_fu_9600,
        p_read37 => ref_patch_dx_23_26_18_fu_9604,
        p_read38 => ref_patch_dx_23_27_18_fu_9608,
        p_read39 => ref_patch_dx_23_28_18_fu_9612,
        p_read40 => ref_patch_dx_23_29_18_fu_9616,
        p_read41 => ref_patch_dx_23_30_18_fu_9620,
        p_read42 => ref_patch_dx_23_31_18_fu_9624,
        p_read43 => ref_patch_dx_23_32_18_fu_9628,
        p_read44 => ref_patch_dx_23_33_18_fu_9632,
        p_read45 => ref_patch_dx_23_34_18_fu_9636,
        p_read46 => ref_patch_dx_23_35_18_fu_9640,
        p_read47 => ref_patch_dx_23_36_18_fu_9644,
        p_read48 => ref_patch_dx_23_37_18_fu_9648,
        p_read49 => ref_patch_dx_23_38_18_fu_9652,
        p_read50 => ref_patch_dx_23_39_18_fu_9656,
        p_read51 => ref_patch_dx_23_40_18_fu_9660,
        p_read52 => ref_patch_dx_23_41_18_fu_9664,
        p_read53 => ref_patch_dx_23_42_18_fu_9668,
        p_read54 => ref_patch_dx_23_43_18_fu_9672,
        p_read55 => ref_patch_dx_23_44_18_fu_9676,
        p_read56 => ref_patch_dx_23_45_18_fu_9680,
        p_read57 => ref_patch_dx_23_46_18_fu_9684,
        p_read58 => ref_patch_dx_23_47_18_fu_9688,
        p_read59 => ref_patch_dx_23_48_18_fu_9692,
        p_read60 => ref_patch_dx_23_49_18_fu_9696,
        p_read61 => ref_patch_dx_23_50_18_fu_9700,
        p_read62 => ref_patch_dx_23_51_18_fu_9704,
        p_read63 => ref_patch_dx_23_52_18_fu_9708,
        p_read64 => ref_patch_dx_23_53_18_fu_9712,
        p_read65 => ref_patch_dx_23_54_18_fu_9716,
        p_read66 => ref_patch_dx_23_55_18_fu_9720,
        p_read67 => ref_patch_dx_23_56_18_fu_9724,
        p_read68 => ref_patch_dx_23_57_18_fu_9728,
        p_read69 => ref_patch_dx_23_58_18_fu_9732,
        p_read70 => ref_patch_dx_23_59_18_fu_9736,
        p_read71 => ref_patch_dx_23_60_18_fu_9740,
        p_read72 => ref_patch_dx_23_61_18_fu_9744,
        p_read73 => ref_patch_dx_23_62_18_fu_9748,
        p_read74 => ref_patch_dx_23_63_18_fu_9752,
        p_read75 => ref_patch_dy_23_0_17_fu_15644,
        p_read76 => ref_patch_dy_23_1_17_fu_15648,
        p_read77 => ref_patch_dy_23_2_17_fu_15652,
        p_read78 => ref_patch_dy_23_3_17_fu_15656,
        p_read79 => ref_patch_dy_23_4_17_fu_15660,
        p_read80 => ref_patch_dy_23_5_17_fu_15664,
        p_read81 => ref_patch_dy_23_6_17_fu_15668,
        p_read82 => ref_patch_dy_23_7_17_fu_15672,
        p_read83 => ref_patch_dy_23_8_17_fu_15676,
        p_read84 => ref_patch_dy_23_9_17_fu_15680,
        p_read85 => ref_patch_dy_23_10_18_fu_15684,
        p_read86 => ref_patch_dy_23_11_18_fu_15688,
        p_read87 => ref_patch_dy_23_12_18_fu_15692,
        p_read88 => ref_patch_dy_23_13_18_fu_15696,
        p_read89 => ref_patch_dy_23_14_18_fu_15700,
        p_read90 => ref_patch_dy_23_15_18_fu_15704,
        p_read91 => ref_patch_dy_23_16_18_fu_15708,
        p_read92 => ref_patch_dy_23_17_18_fu_15712,
        p_read93 => ref_patch_dy_23_18_18_fu_15716,
        p_read94 => ref_patch_dy_23_19_18_fu_15720,
        p_read95 => ref_patch_dy_23_20_18_fu_15724,
        p_read96 => ref_patch_dy_23_21_18_fu_15728,
        p_read97 => ref_patch_dy_23_22_18_fu_15732,
        p_read98 => ref_patch_dy_23_23_18_fu_15736,
        p_read99 => ref_patch_dy_23_24_18_fu_15740,
        p_read100 => ref_patch_dy_23_25_18_fu_15744,
        p_read101 => ref_patch_dy_23_26_18_fu_15748,
        p_read102 => ref_patch_dy_23_27_18_fu_15752,
        p_read103 => ref_patch_dy_23_28_18_fu_15756,
        p_read104 => ref_patch_dy_23_29_18_fu_15760,
        p_read105 => ref_patch_dy_23_30_18_fu_15764,
        p_read106 => ref_patch_dy_23_31_18_fu_15768,
        p_read107 => ref_patch_dy_23_32_18_fu_15772,
        p_read108 => ref_patch_dy_23_33_18_fu_15776,
        p_read109 => ref_patch_dy_23_34_18_fu_15780,
        p_read110 => ref_patch_dy_23_35_18_fu_15784,
        p_read111 => ref_patch_dy_23_36_18_fu_15788,
        p_read112 => ref_patch_dy_23_37_18_fu_15792,
        p_read113 => ref_patch_dy_23_38_18_fu_15796,
        p_read114 => ref_patch_dy_23_39_18_fu_15800,
        p_read115 => ref_patch_dy_23_40_18_fu_15804,
        p_read116 => ref_patch_dy_23_41_18_fu_15808,
        p_read117 => ref_patch_dy_23_42_18_fu_15812,
        p_read118 => ref_patch_dy_23_43_18_fu_15816,
        p_read119 => ref_patch_dy_23_44_18_fu_15820,
        p_read120 => ref_patch_dy_23_45_18_fu_15824,
        p_read121 => ref_patch_dy_23_46_18_fu_15828,
        p_read122 => ref_patch_dy_23_47_18_fu_15832,
        p_read123 => ref_patch_dy_23_48_18_fu_15836,
        p_read124 => ref_patch_dy_23_49_18_fu_15840,
        p_read125 => ref_patch_dy_23_50_18_fu_15844,
        p_read126 => ref_patch_dy_23_51_18_fu_15848,
        p_read127 => ref_patch_dy_23_52_18_fu_15852,
        p_read128 => ref_patch_dy_23_53_18_fu_15856,
        p_read129 => ref_patch_dy_23_54_18_fu_15860,
        p_read130 => ref_patch_dy_23_55_18_fu_15864,
        p_read131 => ref_patch_dy_23_56_18_fu_15868,
        p_read132 => ref_patch_dy_23_57_18_fu_15872,
        p_read133 => ref_patch_dy_23_58_18_fu_15876,
        p_read134 => ref_patch_dy_23_59_18_fu_15880,
        p_read135 => ref_patch_dy_23_60_18_fu_15884,
        p_read136 => ref_patch_dy_23_61_18_fu_15888,
        p_read137 => ref_patch_dy_23_62_18_fu_15892,
        p_read138 => ref_patch_dy_23_63_18_fu_15896,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_14_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_14_q1,
        cur_px_estimate_0_read => cur_px_estimate_17_0,
        cur_px_estimate_1_read => cur_px_estimate_17_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24071_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24071_ap_return_1);

    grp_gauss_newton_optim_r_fu_24222 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24222_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24222_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24222_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24222_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_18_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_18_q1,
        p_read => pyr_region_fcoord_18,
        p_read1 => pyr_region_fcoord_18_1,
        p_read2 => H_inv_23_0_18_fu_18084,
        p_read3 => H_inv_23_3_36_fu_18088,
        p_read4 => H_inv_23_6_36_fu_18092,
        p_read5 => H_inv_23_3_37_fu_18096,
        p_read6 => H_inv_23_4_18_fu_18100,
        p_read7 => H_inv_23_7_36_fu_18104,
        p_read8 => H_inv_23_6_37_fu_18108,
        p_read9 => H_inv_23_7_37_fu_18112,
        p_read10 => H_inv_23_8_18_fu_18116,
        p_read11 => ref_patch_dx_23_0_18_fu_9756,
        p_read12 => ref_patch_dx_23_1_18_fu_9760,
        p_read13 => ref_patch_dx_23_2_18_fu_9764,
        p_read14 => ref_patch_dx_23_3_18_fu_9768,
        p_read15 => ref_patch_dx_23_4_18_fu_9772,
        p_read16 => ref_patch_dx_23_5_18_fu_9776,
        p_read17 => ref_patch_dx_23_6_18_fu_9780,
        p_read18 => ref_patch_dx_23_7_18_fu_9784,
        p_read19 => ref_patch_dx_23_8_18_fu_9788,
        p_read20 => ref_patch_dx_23_9_18_fu_9792,
        p_read21 => ref_patch_dx_23_10_19_fu_9796,
        p_read22 => ref_patch_dx_23_11_19_fu_9800,
        p_read23 => ref_patch_dx_23_12_19_fu_9804,
        p_read24 => ref_patch_dx_23_13_19_fu_9808,
        p_read25 => ref_patch_dx_23_14_19_fu_9812,
        p_read26 => ref_patch_dx_23_15_19_fu_9816,
        p_read27 => ref_patch_dx_23_16_19_fu_9820,
        p_read28 => ref_patch_dx_23_17_19_fu_9824,
        p_read29 => ref_patch_dx_23_18_19_fu_9828,
        p_read30 => ref_patch_dx_23_19_19_fu_9832,
        p_read31 => ref_patch_dx_23_20_19_fu_9836,
        p_read32 => ref_patch_dx_23_21_19_fu_9840,
        p_read33 => ref_patch_dx_23_22_19_fu_9844,
        p_read34 => ref_patch_dx_23_23_19_fu_9848,
        p_read35 => ref_patch_dx_23_24_19_fu_9852,
        p_read36 => ref_patch_dx_23_25_19_fu_9856,
        p_read37 => ref_patch_dx_23_26_19_fu_9860,
        p_read38 => ref_patch_dx_23_27_19_fu_9864,
        p_read39 => ref_patch_dx_23_28_19_fu_9868,
        p_read40 => ref_patch_dx_23_29_19_fu_9872,
        p_read41 => ref_patch_dx_23_30_19_fu_9876,
        p_read42 => ref_patch_dx_23_31_19_fu_9880,
        p_read43 => ref_patch_dx_23_32_19_fu_9884,
        p_read44 => ref_patch_dx_23_33_19_fu_9888,
        p_read45 => ref_patch_dx_23_34_19_fu_9892,
        p_read46 => ref_patch_dx_23_35_19_fu_9896,
        p_read47 => ref_patch_dx_23_36_19_fu_9900,
        p_read48 => ref_patch_dx_23_37_19_fu_9904,
        p_read49 => ref_patch_dx_23_38_19_fu_9908,
        p_read50 => ref_patch_dx_23_39_19_fu_9912,
        p_read51 => ref_patch_dx_23_40_19_fu_9916,
        p_read52 => ref_patch_dx_23_41_19_fu_9920,
        p_read53 => ref_patch_dx_23_42_19_fu_9924,
        p_read54 => ref_patch_dx_23_43_19_fu_9928,
        p_read55 => ref_patch_dx_23_44_19_fu_9932,
        p_read56 => ref_patch_dx_23_45_19_fu_9936,
        p_read57 => ref_patch_dx_23_46_19_fu_9940,
        p_read58 => ref_patch_dx_23_47_19_fu_9944,
        p_read59 => ref_patch_dx_23_48_19_fu_9948,
        p_read60 => ref_patch_dx_23_49_19_fu_9952,
        p_read61 => ref_patch_dx_23_50_19_fu_9956,
        p_read62 => ref_patch_dx_23_51_19_fu_9960,
        p_read63 => ref_patch_dx_23_52_19_fu_9964,
        p_read64 => ref_patch_dx_23_53_19_fu_9968,
        p_read65 => ref_patch_dx_23_54_19_fu_9972,
        p_read66 => ref_patch_dx_23_55_19_fu_9976,
        p_read67 => ref_patch_dx_23_56_19_fu_9980,
        p_read68 => ref_patch_dx_23_57_19_fu_9984,
        p_read69 => ref_patch_dx_23_58_19_fu_9988,
        p_read70 => ref_patch_dx_23_59_19_fu_9992,
        p_read71 => ref_patch_dx_23_60_19_fu_9996,
        p_read72 => ref_patch_dx_23_61_19_fu_10000,
        p_read73 => ref_patch_dx_23_62_19_fu_10004,
        p_read74 => ref_patch_dx_23_63_19_fu_10008,
        p_read75 => ref_patch_dy_23_0_18_fu_15900,
        p_read76 => ref_patch_dy_23_1_18_fu_15904,
        p_read77 => ref_patch_dy_23_2_18_fu_15908,
        p_read78 => ref_patch_dy_23_3_18_fu_15912,
        p_read79 => ref_patch_dy_23_4_18_fu_15916,
        p_read80 => ref_patch_dy_23_5_18_fu_15920,
        p_read81 => ref_patch_dy_23_6_18_fu_15924,
        p_read82 => ref_patch_dy_23_7_18_fu_15928,
        p_read83 => ref_patch_dy_23_8_18_fu_15932,
        p_read84 => ref_patch_dy_23_9_18_fu_15936,
        p_read85 => ref_patch_dy_23_10_19_fu_15940,
        p_read86 => ref_patch_dy_23_11_19_fu_15944,
        p_read87 => ref_patch_dy_23_12_19_fu_15948,
        p_read88 => ref_patch_dy_23_13_19_fu_15952,
        p_read89 => ref_patch_dy_23_14_19_fu_15956,
        p_read90 => ref_patch_dy_23_15_19_fu_15960,
        p_read91 => ref_patch_dy_23_16_19_fu_15964,
        p_read92 => ref_patch_dy_23_17_19_fu_15968,
        p_read93 => ref_patch_dy_23_18_19_fu_15972,
        p_read94 => ref_patch_dy_23_19_19_fu_15976,
        p_read95 => ref_patch_dy_23_20_19_fu_15980,
        p_read96 => ref_patch_dy_23_21_19_fu_15984,
        p_read97 => ref_patch_dy_23_22_19_fu_15988,
        p_read98 => ref_patch_dy_23_23_19_fu_15992,
        p_read99 => ref_patch_dy_23_24_19_fu_15996,
        p_read100 => ref_patch_dy_23_25_19_fu_16000,
        p_read101 => ref_patch_dy_23_26_19_fu_16004,
        p_read102 => ref_patch_dy_23_27_19_fu_16008,
        p_read103 => ref_patch_dy_23_28_19_fu_16012,
        p_read104 => ref_patch_dy_23_29_19_fu_16016,
        p_read105 => ref_patch_dy_23_30_19_fu_16020,
        p_read106 => ref_patch_dy_23_31_19_fu_16024,
        p_read107 => ref_patch_dy_23_32_19_fu_16028,
        p_read108 => ref_patch_dy_23_33_19_fu_16032,
        p_read109 => ref_patch_dy_23_34_19_fu_16036,
        p_read110 => ref_patch_dy_23_35_19_fu_16040,
        p_read111 => ref_patch_dy_23_36_19_fu_16044,
        p_read112 => ref_patch_dy_23_37_19_fu_16048,
        p_read113 => ref_patch_dy_23_38_19_fu_16052,
        p_read114 => ref_patch_dy_23_39_19_fu_16056,
        p_read115 => ref_patch_dy_23_40_19_fu_16060,
        p_read116 => ref_patch_dy_23_41_19_fu_16064,
        p_read117 => ref_patch_dy_23_42_19_fu_16068,
        p_read118 => ref_patch_dy_23_43_19_fu_16072,
        p_read119 => ref_patch_dy_23_44_19_fu_16076,
        p_read120 => ref_patch_dy_23_45_19_fu_16080,
        p_read121 => ref_patch_dy_23_46_19_fu_16084,
        p_read122 => ref_patch_dy_23_47_19_fu_16088,
        p_read123 => ref_patch_dy_23_48_19_fu_16092,
        p_read124 => ref_patch_dy_23_49_19_fu_16096,
        p_read125 => ref_patch_dy_23_50_19_fu_16100,
        p_read126 => ref_patch_dy_23_51_19_fu_16104,
        p_read127 => ref_patch_dy_23_52_19_fu_16108,
        p_read128 => ref_patch_dy_23_53_19_fu_16112,
        p_read129 => ref_patch_dy_23_54_19_fu_16116,
        p_read130 => ref_patch_dy_23_55_19_fu_16120,
        p_read131 => ref_patch_dy_23_56_19_fu_16124,
        p_read132 => ref_patch_dy_23_57_19_fu_16128,
        p_read133 => ref_patch_dy_23_58_19_fu_16132,
        p_read134 => ref_patch_dy_23_59_19_fu_16136,
        p_read135 => ref_patch_dy_23_60_19_fu_16140,
        p_read136 => ref_patch_dy_23_61_19_fu_16144,
        p_read137 => ref_patch_dy_23_62_19_fu_16148,
        p_read138 => ref_patch_dy_23_63_19_fu_16152,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_13_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_13_q1,
        cur_px_estimate_0_read => cur_px_estimate_18_0,
        cur_px_estimate_1_read => cur_px_estimate_18_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24222_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24222_ap_return_1);

    grp_gauss_newton_optim_r_fu_24373 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24373_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24373_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24373_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24373_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_19_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_19_q1,
        p_read => pyr_region_fcoord_19,
        p_read1 => pyr_region_fcoord_19_1,
        p_read2 => H_inv_23_0_19_fu_18120,
        p_read3 => H_inv_23_3_38_fu_18124,
        p_read4 => H_inv_23_6_38_fu_18128,
        p_read5 => H_inv_23_3_39_fu_18132,
        p_read6 => H_inv_23_4_19_fu_18136,
        p_read7 => H_inv_23_7_38_fu_18140,
        p_read8 => H_inv_23_6_39_fu_18144,
        p_read9 => H_inv_23_7_39_fu_18148,
        p_read10 => H_inv_23_8_19_fu_18152,
        p_read11 => ref_patch_dx_23_0_19_fu_10012,
        p_read12 => ref_patch_dx_23_1_19_fu_10016,
        p_read13 => ref_patch_dx_23_2_19_fu_10020,
        p_read14 => ref_patch_dx_23_3_19_fu_10024,
        p_read15 => ref_patch_dx_23_4_19_fu_10028,
        p_read16 => ref_patch_dx_23_5_19_fu_10032,
        p_read17 => ref_patch_dx_23_6_19_fu_10036,
        p_read18 => ref_patch_dx_23_7_19_fu_10040,
        p_read19 => ref_patch_dx_23_8_19_fu_10044,
        p_read20 => ref_patch_dx_23_9_19_fu_10048,
        p_read21 => ref_patch_dx_23_10_20_fu_10052,
        p_read22 => ref_patch_dx_23_11_20_fu_10056,
        p_read23 => ref_patch_dx_23_12_20_fu_10060,
        p_read24 => ref_patch_dx_23_13_20_fu_10064,
        p_read25 => ref_patch_dx_23_14_20_fu_10068,
        p_read26 => ref_patch_dx_23_15_20_fu_10072,
        p_read27 => ref_patch_dx_23_16_20_fu_10076,
        p_read28 => ref_patch_dx_23_17_20_fu_10080,
        p_read29 => ref_patch_dx_23_18_20_fu_10084,
        p_read30 => ref_patch_dx_23_19_20_fu_10088,
        p_read31 => ref_patch_dx_23_20_20_fu_10092,
        p_read32 => ref_patch_dx_23_21_20_fu_10096,
        p_read33 => ref_patch_dx_23_22_20_fu_10100,
        p_read34 => ref_patch_dx_23_23_20_fu_10104,
        p_read35 => ref_patch_dx_23_24_20_fu_10108,
        p_read36 => ref_patch_dx_23_25_20_fu_10112,
        p_read37 => ref_patch_dx_23_26_20_fu_10116,
        p_read38 => ref_patch_dx_23_27_20_fu_10120,
        p_read39 => ref_patch_dx_23_28_20_fu_10124,
        p_read40 => ref_patch_dx_23_29_20_fu_10128,
        p_read41 => ref_patch_dx_23_30_20_fu_10132,
        p_read42 => ref_patch_dx_23_31_20_fu_10136,
        p_read43 => ref_patch_dx_23_32_20_fu_10140,
        p_read44 => ref_patch_dx_23_33_20_fu_10144,
        p_read45 => ref_patch_dx_23_34_20_fu_10148,
        p_read46 => ref_patch_dx_23_35_20_fu_10152,
        p_read47 => ref_patch_dx_23_36_20_fu_10156,
        p_read48 => ref_patch_dx_23_37_20_fu_10160,
        p_read49 => ref_patch_dx_23_38_20_fu_10164,
        p_read50 => ref_patch_dx_23_39_20_fu_10168,
        p_read51 => ref_patch_dx_23_40_20_fu_10172,
        p_read52 => ref_patch_dx_23_41_20_fu_10176,
        p_read53 => ref_patch_dx_23_42_20_fu_10180,
        p_read54 => ref_patch_dx_23_43_20_fu_10184,
        p_read55 => ref_patch_dx_23_44_20_fu_10188,
        p_read56 => ref_patch_dx_23_45_20_fu_10192,
        p_read57 => ref_patch_dx_23_46_20_fu_10196,
        p_read58 => ref_patch_dx_23_47_20_fu_10200,
        p_read59 => ref_patch_dx_23_48_20_fu_10204,
        p_read60 => ref_patch_dx_23_49_20_fu_10208,
        p_read61 => ref_patch_dx_23_50_20_fu_10212,
        p_read62 => ref_patch_dx_23_51_20_fu_10216,
        p_read63 => ref_patch_dx_23_52_20_fu_10220,
        p_read64 => ref_patch_dx_23_53_20_fu_10224,
        p_read65 => ref_patch_dx_23_54_20_fu_10228,
        p_read66 => ref_patch_dx_23_55_20_fu_10232,
        p_read67 => ref_patch_dx_23_56_20_fu_10236,
        p_read68 => ref_patch_dx_23_57_20_fu_10240,
        p_read69 => ref_patch_dx_23_58_20_fu_10244,
        p_read70 => ref_patch_dx_23_59_20_fu_10248,
        p_read71 => ref_patch_dx_23_60_20_fu_10252,
        p_read72 => ref_patch_dx_23_61_20_fu_10256,
        p_read73 => ref_patch_dx_23_62_20_fu_10260,
        p_read74 => ref_patch_dx_23_63_20_fu_10264,
        p_read75 => ref_patch_dy_23_0_19_fu_16156,
        p_read76 => ref_patch_dy_23_1_19_fu_16160,
        p_read77 => ref_patch_dy_23_2_19_fu_16164,
        p_read78 => ref_patch_dy_23_3_19_fu_16168,
        p_read79 => ref_patch_dy_23_4_19_fu_16172,
        p_read80 => ref_patch_dy_23_5_19_fu_16176,
        p_read81 => ref_patch_dy_23_6_19_fu_16180,
        p_read82 => ref_patch_dy_23_7_19_fu_16184,
        p_read83 => ref_patch_dy_23_8_19_fu_16188,
        p_read84 => ref_patch_dy_23_9_19_fu_16192,
        p_read85 => ref_patch_dy_23_10_20_fu_16196,
        p_read86 => ref_patch_dy_23_11_20_fu_16200,
        p_read87 => ref_patch_dy_23_12_20_fu_16204,
        p_read88 => ref_patch_dy_23_13_20_fu_16208,
        p_read89 => ref_patch_dy_23_14_20_fu_16212,
        p_read90 => ref_patch_dy_23_15_20_fu_16216,
        p_read91 => ref_patch_dy_23_16_20_fu_16220,
        p_read92 => ref_patch_dy_23_17_20_fu_16224,
        p_read93 => ref_patch_dy_23_18_20_fu_16228,
        p_read94 => ref_patch_dy_23_19_20_fu_16232,
        p_read95 => ref_patch_dy_23_20_20_fu_16236,
        p_read96 => ref_patch_dy_23_21_20_fu_16240,
        p_read97 => ref_patch_dy_23_22_20_fu_16244,
        p_read98 => ref_patch_dy_23_23_20_fu_16248,
        p_read99 => ref_patch_dy_23_24_20_fu_16252,
        p_read100 => ref_patch_dy_23_25_20_fu_16256,
        p_read101 => ref_patch_dy_23_26_20_fu_16260,
        p_read102 => ref_patch_dy_23_27_20_fu_16264,
        p_read103 => ref_patch_dy_23_28_20_fu_16268,
        p_read104 => ref_patch_dy_23_29_20_fu_16272,
        p_read105 => ref_patch_dy_23_30_20_fu_16276,
        p_read106 => ref_patch_dy_23_31_20_fu_16280,
        p_read107 => ref_patch_dy_23_32_20_fu_16284,
        p_read108 => ref_patch_dy_23_33_20_fu_16288,
        p_read109 => ref_patch_dy_23_34_20_fu_16292,
        p_read110 => ref_patch_dy_23_35_20_fu_16296,
        p_read111 => ref_patch_dy_23_36_20_fu_16300,
        p_read112 => ref_patch_dy_23_37_20_fu_16304,
        p_read113 => ref_patch_dy_23_38_20_fu_16308,
        p_read114 => ref_patch_dy_23_39_20_fu_16312,
        p_read115 => ref_patch_dy_23_40_20_fu_16316,
        p_read116 => ref_patch_dy_23_41_20_fu_16320,
        p_read117 => ref_patch_dy_23_42_20_fu_16324,
        p_read118 => ref_patch_dy_23_43_20_fu_16328,
        p_read119 => ref_patch_dy_23_44_20_fu_16332,
        p_read120 => ref_patch_dy_23_45_20_fu_16336,
        p_read121 => ref_patch_dy_23_46_20_fu_16340,
        p_read122 => ref_patch_dy_23_47_20_fu_16344,
        p_read123 => ref_patch_dy_23_48_20_fu_16348,
        p_read124 => ref_patch_dy_23_49_20_fu_16352,
        p_read125 => ref_patch_dy_23_50_20_fu_16356,
        p_read126 => ref_patch_dy_23_51_20_fu_16360,
        p_read127 => ref_patch_dy_23_52_20_fu_16364,
        p_read128 => ref_patch_dy_23_53_20_fu_16368,
        p_read129 => ref_patch_dy_23_54_20_fu_16372,
        p_read130 => ref_patch_dy_23_55_20_fu_16376,
        p_read131 => ref_patch_dy_23_56_20_fu_16380,
        p_read132 => ref_patch_dy_23_57_20_fu_16384,
        p_read133 => ref_patch_dy_23_58_20_fu_16388,
        p_read134 => ref_patch_dy_23_59_20_fu_16392,
        p_read135 => ref_patch_dy_23_60_20_fu_16396,
        p_read136 => ref_patch_dy_23_61_20_fu_16400,
        p_read137 => ref_patch_dy_23_62_20_fu_16404,
        p_read138 => ref_patch_dy_23_63_20_fu_16408,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_12_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_12_q1,
        cur_px_estimate_0_read => cur_px_estimate_19_0,
        cur_px_estimate_1_read => cur_px_estimate_19_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24373_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24373_ap_return_1);

    grp_gauss_newton_optim_r_fu_24524 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24524_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24524_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24524_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24524_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_20_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_20_q1,
        p_read => pyr_region_fcoord_20,
        p_read1 => pyr_region_fcoord_20_1,
        p_read2 => H_inv_23_0_20_fu_18156,
        p_read3 => H_inv_23_3_40_fu_18160,
        p_read4 => H_inv_23_6_40_fu_18164,
        p_read5 => H_inv_23_3_41_fu_18168,
        p_read6 => H_inv_23_4_20_fu_18172,
        p_read7 => H_inv_23_7_40_fu_18176,
        p_read8 => H_inv_23_6_41_fu_18180,
        p_read9 => H_inv_23_7_41_fu_18184,
        p_read10 => H_inv_23_8_20_fu_18188,
        p_read11 => ref_patch_dx_23_0_20_fu_10268,
        p_read12 => ref_patch_dx_23_1_20_fu_10272,
        p_read13 => ref_patch_dx_23_2_20_fu_10276,
        p_read14 => ref_patch_dx_23_3_20_fu_10280,
        p_read15 => ref_patch_dx_23_4_20_fu_10284,
        p_read16 => ref_patch_dx_23_5_20_fu_10288,
        p_read17 => ref_patch_dx_23_6_20_fu_10292,
        p_read18 => ref_patch_dx_23_7_20_fu_10296,
        p_read19 => ref_patch_dx_23_8_20_fu_10300,
        p_read20 => ref_patch_dx_23_9_20_fu_10304,
        p_read21 => ref_patch_dx_23_10_21_fu_10308,
        p_read22 => ref_patch_dx_23_11_21_fu_10312,
        p_read23 => ref_patch_dx_23_12_21_fu_10316,
        p_read24 => ref_patch_dx_23_13_21_fu_10320,
        p_read25 => ref_patch_dx_23_14_21_fu_10324,
        p_read26 => ref_patch_dx_23_15_21_fu_10328,
        p_read27 => ref_patch_dx_23_16_21_fu_10332,
        p_read28 => ref_patch_dx_23_17_21_fu_10336,
        p_read29 => ref_patch_dx_23_18_21_fu_10340,
        p_read30 => ref_patch_dx_23_19_21_fu_10344,
        p_read31 => ref_patch_dx_23_20_21_fu_10348,
        p_read32 => ref_patch_dx_23_21_21_fu_10352,
        p_read33 => ref_patch_dx_23_22_21_fu_10356,
        p_read34 => ref_patch_dx_23_23_21_fu_10360,
        p_read35 => ref_patch_dx_23_24_21_fu_10364,
        p_read36 => ref_patch_dx_23_25_21_fu_10368,
        p_read37 => ref_patch_dx_23_26_21_fu_10372,
        p_read38 => ref_patch_dx_23_27_21_fu_10376,
        p_read39 => ref_patch_dx_23_28_21_fu_10380,
        p_read40 => ref_patch_dx_23_29_21_fu_10384,
        p_read41 => ref_patch_dx_23_30_21_fu_10388,
        p_read42 => ref_patch_dx_23_31_21_fu_10392,
        p_read43 => ref_patch_dx_23_32_21_fu_10396,
        p_read44 => ref_patch_dx_23_33_21_fu_10400,
        p_read45 => ref_patch_dx_23_34_21_fu_10404,
        p_read46 => ref_patch_dx_23_35_21_fu_10408,
        p_read47 => ref_patch_dx_23_36_21_fu_10412,
        p_read48 => ref_patch_dx_23_37_21_fu_10416,
        p_read49 => ref_patch_dx_23_38_21_fu_10420,
        p_read50 => ref_patch_dx_23_39_21_fu_10424,
        p_read51 => ref_patch_dx_23_40_21_fu_10428,
        p_read52 => ref_patch_dx_23_41_21_fu_10432,
        p_read53 => ref_patch_dx_23_42_21_fu_10436,
        p_read54 => ref_patch_dx_23_43_21_fu_10440,
        p_read55 => ref_patch_dx_23_44_21_fu_10444,
        p_read56 => ref_patch_dx_23_45_21_fu_10448,
        p_read57 => ref_patch_dx_23_46_21_fu_10452,
        p_read58 => ref_patch_dx_23_47_21_fu_10456,
        p_read59 => ref_patch_dx_23_48_21_fu_10460,
        p_read60 => ref_patch_dx_23_49_21_fu_10464,
        p_read61 => ref_patch_dx_23_50_21_fu_10468,
        p_read62 => ref_patch_dx_23_51_21_fu_10472,
        p_read63 => ref_patch_dx_23_52_21_fu_10476,
        p_read64 => ref_patch_dx_23_53_21_fu_10480,
        p_read65 => ref_patch_dx_23_54_21_fu_10484,
        p_read66 => ref_patch_dx_23_55_21_fu_10488,
        p_read67 => ref_patch_dx_23_56_21_fu_10492,
        p_read68 => ref_patch_dx_23_57_21_fu_10496,
        p_read69 => ref_patch_dx_23_58_21_fu_10500,
        p_read70 => ref_patch_dx_23_59_21_fu_10504,
        p_read71 => ref_patch_dx_23_60_21_fu_10508,
        p_read72 => ref_patch_dx_23_61_21_fu_10512,
        p_read73 => ref_patch_dx_23_62_21_fu_10516,
        p_read74 => ref_patch_dx_23_63_21_fu_10520,
        p_read75 => ref_patch_dy_23_0_20_fu_16412,
        p_read76 => ref_patch_dy_23_1_20_fu_16416,
        p_read77 => ref_patch_dy_23_2_20_fu_16420,
        p_read78 => ref_patch_dy_23_3_20_fu_16424,
        p_read79 => ref_patch_dy_23_4_20_fu_16428,
        p_read80 => ref_patch_dy_23_5_20_fu_16432,
        p_read81 => ref_patch_dy_23_6_20_fu_16436,
        p_read82 => ref_patch_dy_23_7_20_fu_16440,
        p_read83 => ref_patch_dy_23_8_20_fu_16444,
        p_read84 => ref_patch_dy_23_9_20_fu_16448,
        p_read85 => ref_patch_dy_23_10_21_fu_16452,
        p_read86 => ref_patch_dy_23_11_21_fu_16456,
        p_read87 => ref_patch_dy_23_12_21_fu_16460,
        p_read88 => ref_patch_dy_23_13_21_fu_16464,
        p_read89 => ref_patch_dy_23_14_21_fu_16468,
        p_read90 => ref_patch_dy_23_15_21_fu_16472,
        p_read91 => ref_patch_dy_23_16_21_fu_16476,
        p_read92 => ref_patch_dy_23_17_21_fu_16480,
        p_read93 => ref_patch_dy_23_18_21_fu_16484,
        p_read94 => ref_patch_dy_23_19_21_fu_16488,
        p_read95 => ref_patch_dy_23_20_21_fu_16492,
        p_read96 => ref_patch_dy_23_21_21_fu_16496,
        p_read97 => ref_patch_dy_23_22_21_fu_16500,
        p_read98 => ref_patch_dy_23_23_21_fu_16504,
        p_read99 => ref_patch_dy_23_24_21_fu_16508,
        p_read100 => ref_patch_dy_23_25_21_fu_16512,
        p_read101 => ref_patch_dy_23_26_21_fu_16516,
        p_read102 => ref_patch_dy_23_27_21_fu_16520,
        p_read103 => ref_patch_dy_23_28_21_fu_16524,
        p_read104 => ref_patch_dy_23_29_21_fu_16528,
        p_read105 => ref_patch_dy_23_30_21_fu_16532,
        p_read106 => ref_patch_dy_23_31_21_fu_16536,
        p_read107 => ref_patch_dy_23_32_21_fu_16540,
        p_read108 => ref_patch_dy_23_33_21_fu_16544,
        p_read109 => ref_patch_dy_23_34_21_fu_16548,
        p_read110 => ref_patch_dy_23_35_21_fu_16552,
        p_read111 => ref_patch_dy_23_36_21_fu_16556,
        p_read112 => ref_patch_dy_23_37_21_fu_16560,
        p_read113 => ref_patch_dy_23_38_21_fu_16564,
        p_read114 => ref_patch_dy_23_39_21_fu_16568,
        p_read115 => ref_patch_dy_23_40_21_fu_16572,
        p_read116 => ref_patch_dy_23_41_21_fu_16576,
        p_read117 => ref_patch_dy_23_42_21_fu_16580,
        p_read118 => ref_patch_dy_23_43_21_fu_16584,
        p_read119 => ref_patch_dy_23_44_21_fu_16588,
        p_read120 => ref_patch_dy_23_45_21_fu_16592,
        p_read121 => ref_patch_dy_23_46_21_fu_16596,
        p_read122 => ref_patch_dy_23_47_21_fu_16600,
        p_read123 => ref_patch_dy_23_48_21_fu_16604,
        p_read124 => ref_patch_dy_23_49_21_fu_16608,
        p_read125 => ref_patch_dy_23_50_21_fu_16612,
        p_read126 => ref_patch_dy_23_51_21_fu_16616,
        p_read127 => ref_patch_dy_23_52_21_fu_16620,
        p_read128 => ref_patch_dy_23_53_21_fu_16624,
        p_read129 => ref_patch_dy_23_54_21_fu_16628,
        p_read130 => ref_patch_dy_23_55_21_fu_16632,
        p_read131 => ref_patch_dy_23_56_21_fu_16636,
        p_read132 => ref_patch_dy_23_57_21_fu_16640,
        p_read133 => ref_patch_dy_23_58_21_fu_16644,
        p_read134 => ref_patch_dy_23_59_21_fu_16648,
        p_read135 => ref_patch_dy_23_60_21_fu_16652,
        p_read136 => ref_patch_dy_23_61_21_fu_16656,
        p_read137 => ref_patch_dy_23_62_21_fu_16660,
        p_read138 => ref_patch_dy_23_63_21_fu_16664,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_10_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_10_q1,
        cur_px_estimate_0_read => cur_px_estimate_20_0,
        cur_px_estimate_1_read => cur_px_estimate_20_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24524_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24524_ap_return_1);

    grp_gauss_newton_optim_r_fu_24675 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24675_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24675_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24675_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24675_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_21_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_21_q1,
        p_read => pyr_region_fcoord_21,
        p_read1 => pyr_region_fcoord_21_1,
        p_read2 => H_inv_23_0_21_fu_18192,
        p_read3 => H_inv_23_3_42_fu_18196,
        p_read4 => H_inv_23_6_42_fu_18200,
        p_read5 => H_inv_23_3_43_fu_18204,
        p_read6 => H_inv_23_4_21_fu_18208,
        p_read7 => H_inv_23_7_42_fu_18212,
        p_read8 => H_inv_23_6_43_fu_18216,
        p_read9 => H_inv_23_7_43_fu_18220,
        p_read10 => H_inv_23_8_21_fu_18224,
        p_read11 => ref_patch_dx_23_0_21_fu_10524,
        p_read12 => ref_patch_dx_23_1_21_fu_10528,
        p_read13 => ref_patch_dx_23_2_21_fu_10532,
        p_read14 => ref_patch_dx_23_3_21_fu_10536,
        p_read15 => ref_patch_dx_23_4_21_fu_10540,
        p_read16 => ref_patch_dx_23_5_21_fu_10544,
        p_read17 => ref_patch_dx_23_6_21_fu_10548,
        p_read18 => ref_patch_dx_23_7_21_fu_10552,
        p_read19 => ref_patch_dx_23_8_21_fu_10556,
        p_read20 => ref_patch_dx_23_9_21_fu_10560,
        p_read21 => ref_patch_dx_23_10_22_fu_10564,
        p_read22 => ref_patch_dx_23_11_22_fu_10568,
        p_read23 => ref_patch_dx_23_12_22_fu_10572,
        p_read24 => ref_patch_dx_23_13_22_fu_10576,
        p_read25 => ref_patch_dx_23_14_22_fu_10580,
        p_read26 => ref_patch_dx_23_15_22_fu_10584,
        p_read27 => ref_patch_dx_23_16_22_fu_10588,
        p_read28 => ref_patch_dx_23_17_22_fu_10592,
        p_read29 => ref_patch_dx_23_18_22_fu_10596,
        p_read30 => ref_patch_dx_23_19_22_fu_10600,
        p_read31 => ref_patch_dx_23_20_22_fu_10604,
        p_read32 => ref_patch_dx_23_21_22_fu_10608,
        p_read33 => ref_patch_dx_23_22_22_fu_10612,
        p_read34 => ref_patch_dx_23_23_22_fu_10616,
        p_read35 => ref_patch_dx_23_24_22_fu_10620,
        p_read36 => ref_patch_dx_23_25_22_fu_10624,
        p_read37 => ref_patch_dx_23_26_22_fu_10628,
        p_read38 => ref_patch_dx_23_27_22_fu_10632,
        p_read39 => ref_patch_dx_23_28_22_fu_10636,
        p_read40 => ref_patch_dx_23_29_22_fu_10640,
        p_read41 => ref_patch_dx_23_30_22_fu_10644,
        p_read42 => ref_patch_dx_23_31_22_fu_10648,
        p_read43 => ref_patch_dx_23_32_22_fu_10652,
        p_read44 => ref_patch_dx_23_33_22_fu_10656,
        p_read45 => ref_patch_dx_23_34_22_fu_10660,
        p_read46 => ref_patch_dx_23_35_22_fu_10664,
        p_read47 => ref_patch_dx_23_36_22_fu_10668,
        p_read48 => ref_patch_dx_23_37_22_fu_10672,
        p_read49 => ref_patch_dx_23_38_22_fu_10676,
        p_read50 => ref_patch_dx_23_39_22_fu_10680,
        p_read51 => ref_patch_dx_23_40_22_fu_10684,
        p_read52 => ref_patch_dx_23_41_22_fu_10688,
        p_read53 => ref_patch_dx_23_42_22_fu_10692,
        p_read54 => ref_patch_dx_23_43_22_fu_10696,
        p_read55 => ref_patch_dx_23_44_22_fu_10700,
        p_read56 => ref_patch_dx_23_45_22_fu_10704,
        p_read57 => ref_patch_dx_23_46_22_fu_10708,
        p_read58 => ref_patch_dx_23_47_22_fu_10712,
        p_read59 => ref_patch_dx_23_48_22_fu_10716,
        p_read60 => ref_patch_dx_23_49_22_fu_10720,
        p_read61 => ref_patch_dx_23_50_22_fu_10724,
        p_read62 => ref_patch_dx_23_51_22_fu_10728,
        p_read63 => ref_patch_dx_23_52_22_fu_10732,
        p_read64 => ref_patch_dx_23_53_22_fu_10736,
        p_read65 => ref_patch_dx_23_54_22_fu_10740,
        p_read66 => ref_patch_dx_23_55_22_fu_10744,
        p_read67 => ref_patch_dx_23_56_22_fu_10748,
        p_read68 => ref_patch_dx_23_57_22_fu_10752,
        p_read69 => ref_patch_dx_23_58_22_fu_10756,
        p_read70 => ref_patch_dx_23_59_22_fu_10760,
        p_read71 => ref_patch_dx_23_60_22_fu_10764,
        p_read72 => ref_patch_dx_23_61_22_fu_10768,
        p_read73 => ref_patch_dx_23_62_22_fu_10772,
        p_read74 => ref_patch_dx_23_63_22_fu_10776,
        p_read75 => ref_patch_dy_23_0_21_fu_16668,
        p_read76 => ref_patch_dy_23_1_21_fu_16672,
        p_read77 => ref_patch_dy_23_2_21_fu_16676,
        p_read78 => ref_patch_dy_23_3_21_fu_16680,
        p_read79 => ref_patch_dy_23_4_21_fu_16684,
        p_read80 => ref_patch_dy_23_5_21_fu_16688,
        p_read81 => ref_patch_dy_23_6_21_fu_16692,
        p_read82 => ref_patch_dy_23_7_21_fu_16696,
        p_read83 => ref_patch_dy_23_8_21_fu_16700,
        p_read84 => ref_patch_dy_23_9_21_fu_16704,
        p_read85 => ref_patch_dy_23_10_22_fu_16708,
        p_read86 => ref_patch_dy_23_11_22_fu_16712,
        p_read87 => ref_patch_dy_23_12_22_fu_16716,
        p_read88 => ref_patch_dy_23_13_22_fu_16720,
        p_read89 => ref_patch_dy_23_14_22_fu_16724,
        p_read90 => ref_patch_dy_23_15_22_fu_16728,
        p_read91 => ref_patch_dy_23_16_22_fu_16732,
        p_read92 => ref_patch_dy_23_17_22_fu_16736,
        p_read93 => ref_patch_dy_23_18_22_fu_16740,
        p_read94 => ref_patch_dy_23_19_22_fu_16744,
        p_read95 => ref_patch_dy_23_20_22_fu_16748,
        p_read96 => ref_patch_dy_23_21_22_fu_16752,
        p_read97 => ref_patch_dy_23_22_22_fu_16756,
        p_read98 => ref_patch_dy_23_23_22_fu_16760,
        p_read99 => ref_patch_dy_23_24_22_fu_16764,
        p_read100 => ref_patch_dy_23_25_22_fu_16768,
        p_read101 => ref_patch_dy_23_26_22_fu_16772,
        p_read102 => ref_patch_dy_23_27_22_fu_16776,
        p_read103 => ref_patch_dy_23_28_22_fu_16780,
        p_read104 => ref_patch_dy_23_29_22_fu_16784,
        p_read105 => ref_patch_dy_23_30_22_fu_16788,
        p_read106 => ref_patch_dy_23_31_22_fu_16792,
        p_read107 => ref_patch_dy_23_32_22_fu_16796,
        p_read108 => ref_patch_dy_23_33_22_fu_16800,
        p_read109 => ref_patch_dy_23_34_22_fu_16804,
        p_read110 => ref_patch_dy_23_35_22_fu_16808,
        p_read111 => ref_patch_dy_23_36_22_fu_16812,
        p_read112 => ref_patch_dy_23_37_22_fu_16816,
        p_read113 => ref_patch_dy_23_38_22_fu_16820,
        p_read114 => ref_patch_dy_23_39_22_fu_16824,
        p_read115 => ref_patch_dy_23_40_22_fu_16828,
        p_read116 => ref_patch_dy_23_41_22_fu_16832,
        p_read117 => ref_patch_dy_23_42_22_fu_16836,
        p_read118 => ref_patch_dy_23_43_22_fu_16840,
        p_read119 => ref_patch_dy_23_44_22_fu_16844,
        p_read120 => ref_patch_dy_23_45_22_fu_16848,
        p_read121 => ref_patch_dy_23_46_22_fu_16852,
        p_read122 => ref_patch_dy_23_47_22_fu_16856,
        p_read123 => ref_patch_dy_23_48_22_fu_16860,
        p_read124 => ref_patch_dy_23_49_22_fu_16864,
        p_read125 => ref_patch_dy_23_50_22_fu_16868,
        p_read126 => ref_patch_dy_23_51_22_fu_16872,
        p_read127 => ref_patch_dy_23_52_22_fu_16876,
        p_read128 => ref_patch_dy_23_53_22_fu_16880,
        p_read129 => ref_patch_dy_23_54_22_fu_16884,
        p_read130 => ref_patch_dy_23_55_22_fu_16888,
        p_read131 => ref_patch_dy_23_56_22_fu_16892,
        p_read132 => ref_patch_dy_23_57_22_fu_16896,
        p_read133 => ref_patch_dy_23_58_22_fu_16900,
        p_read134 => ref_patch_dy_23_59_22_fu_16904,
        p_read135 => ref_patch_dy_23_60_22_fu_16908,
        p_read136 => ref_patch_dy_23_61_22_fu_16912,
        p_read137 => ref_patch_dy_23_62_22_fu_16916,
        p_read138 => ref_patch_dy_23_63_22_fu_16920,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_9_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_9_q1,
        cur_px_estimate_0_read => cur_px_estimate_21_0,
        cur_px_estimate_1_read => cur_px_estimate_21_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24675_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24675_ap_return_1);

    grp_gauss_newton_optim_r_fu_24826 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24826_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24826_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24826_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24826_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_22_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_22_q1,
        p_read => pyr_region_fcoord_22,
        p_read1 => pyr_region_fcoord_22_1,
        p_read2 => H_inv_23_0_22_fu_18228,
        p_read3 => H_inv_23_3_44_fu_18232,
        p_read4 => H_inv_23_6_44_fu_18236,
        p_read5 => H_inv_23_3_45_fu_18240,
        p_read6 => H_inv_23_4_22_fu_18244,
        p_read7 => H_inv_23_7_44_fu_18248,
        p_read8 => H_inv_23_6_45_fu_18252,
        p_read9 => H_inv_23_7_45_fu_18256,
        p_read10 => H_inv_23_8_22_fu_18260,
        p_read11 => ref_patch_dx_23_0_22_fu_10780,
        p_read12 => ref_patch_dx_23_1_22_fu_10784,
        p_read13 => ref_patch_dx_23_2_22_fu_10788,
        p_read14 => ref_patch_dx_23_3_22_fu_10792,
        p_read15 => ref_patch_dx_23_4_22_fu_10796,
        p_read16 => ref_patch_dx_23_5_22_fu_10800,
        p_read17 => ref_patch_dx_23_6_22_fu_10804,
        p_read18 => ref_patch_dx_23_7_22_fu_10808,
        p_read19 => ref_patch_dx_23_8_22_fu_10812,
        p_read20 => ref_patch_dx_23_9_22_fu_10816,
        p_read21 => ref_patch_dx_23_10_23_fu_10820,
        p_read22 => ref_patch_dx_23_11_23_fu_10824,
        p_read23 => ref_patch_dx_23_12_23_fu_10828,
        p_read24 => ref_patch_dx_23_13_23_fu_10832,
        p_read25 => ref_patch_dx_23_14_23_fu_10836,
        p_read26 => ref_patch_dx_23_15_23_fu_10840,
        p_read27 => ref_patch_dx_23_16_23_fu_10844,
        p_read28 => ref_patch_dx_23_17_23_fu_10848,
        p_read29 => ref_patch_dx_23_18_23_fu_10852,
        p_read30 => ref_patch_dx_23_19_23_fu_10856,
        p_read31 => ref_patch_dx_23_20_23_fu_10860,
        p_read32 => ref_patch_dx_23_21_23_fu_10864,
        p_read33 => ref_patch_dx_23_22_23_fu_10868,
        p_read34 => ref_patch_dx_23_23_23_fu_10872,
        p_read35 => ref_patch_dx_23_24_23_fu_10876,
        p_read36 => ref_patch_dx_23_25_23_fu_10880,
        p_read37 => ref_patch_dx_23_26_23_fu_10884,
        p_read38 => ref_patch_dx_23_27_23_fu_10888,
        p_read39 => ref_patch_dx_23_28_23_fu_10892,
        p_read40 => ref_patch_dx_23_29_23_fu_10896,
        p_read41 => ref_patch_dx_23_30_23_fu_10900,
        p_read42 => ref_patch_dx_23_31_23_fu_10904,
        p_read43 => ref_patch_dx_23_32_23_fu_10908,
        p_read44 => ref_patch_dx_23_33_23_fu_10912,
        p_read45 => ref_patch_dx_23_34_23_fu_10916,
        p_read46 => ref_patch_dx_23_35_23_fu_10920,
        p_read47 => ref_patch_dx_23_36_23_fu_10924,
        p_read48 => ref_patch_dx_23_37_23_fu_10928,
        p_read49 => ref_patch_dx_23_38_23_fu_10932,
        p_read50 => ref_patch_dx_23_39_23_fu_10936,
        p_read51 => ref_patch_dx_23_40_23_fu_10940,
        p_read52 => ref_patch_dx_23_41_23_fu_10944,
        p_read53 => ref_patch_dx_23_42_23_fu_10948,
        p_read54 => ref_patch_dx_23_43_23_fu_10952,
        p_read55 => ref_patch_dx_23_44_23_fu_10956,
        p_read56 => ref_patch_dx_23_45_23_fu_10960,
        p_read57 => ref_patch_dx_23_46_23_fu_10964,
        p_read58 => ref_patch_dx_23_47_23_fu_10968,
        p_read59 => ref_patch_dx_23_48_23_fu_10972,
        p_read60 => ref_patch_dx_23_49_23_fu_10976,
        p_read61 => ref_patch_dx_23_50_23_fu_10980,
        p_read62 => ref_patch_dx_23_51_23_fu_10984,
        p_read63 => ref_patch_dx_23_52_23_fu_10988,
        p_read64 => ref_patch_dx_23_53_23_fu_10992,
        p_read65 => ref_patch_dx_23_54_23_fu_10996,
        p_read66 => ref_patch_dx_23_55_23_fu_11000,
        p_read67 => ref_patch_dx_23_56_23_fu_11004,
        p_read68 => ref_patch_dx_23_57_23_fu_11008,
        p_read69 => ref_patch_dx_23_58_23_fu_11012,
        p_read70 => ref_patch_dx_23_59_23_fu_11016,
        p_read71 => ref_patch_dx_23_60_23_fu_11020,
        p_read72 => ref_patch_dx_23_61_23_fu_11024,
        p_read73 => ref_patch_dx_23_62_23_fu_11028,
        p_read74 => ref_patch_dx_23_63_23_fu_11032,
        p_read75 => ref_patch_dy_23_0_22_fu_16924,
        p_read76 => ref_patch_dy_23_1_22_fu_16928,
        p_read77 => ref_patch_dy_23_2_22_fu_16932,
        p_read78 => ref_patch_dy_23_3_22_fu_16936,
        p_read79 => ref_patch_dy_23_4_22_fu_16940,
        p_read80 => ref_patch_dy_23_5_22_fu_16944,
        p_read81 => ref_patch_dy_23_6_22_fu_16948,
        p_read82 => ref_patch_dy_23_7_22_fu_16952,
        p_read83 => ref_patch_dy_23_8_22_fu_16956,
        p_read84 => ref_patch_dy_23_9_22_fu_16960,
        p_read85 => ref_patch_dy_23_10_23_fu_16964,
        p_read86 => ref_patch_dy_23_11_23_fu_16968,
        p_read87 => ref_patch_dy_23_12_23_fu_16972,
        p_read88 => ref_patch_dy_23_13_23_fu_16976,
        p_read89 => ref_patch_dy_23_14_23_fu_16980,
        p_read90 => ref_patch_dy_23_15_23_fu_16984,
        p_read91 => ref_patch_dy_23_16_23_fu_16988,
        p_read92 => ref_patch_dy_23_17_23_fu_16992,
        p_read93 => ref_patch_dy_23_18_23_fu_16996,
        p_read94 => ref_patch_dy_23_19_23_fu_17000,
        p_read95 => ref_patch_dy_23_20_23_fu_17004,
        p_read96 => ref_patch_dy_23_21_23_fu_17008,
        p_read97 => ref_patch_dy_23_22_23_fu_17012,
        p_read98 => ref_patch_dy_23_23_23_fu_17016,
        p_read99 => ref_patch_dy_23_24_23_fu_17020,
        p_read100 => ref_patch_dy_23_25_23_fu_17024,
        p_read101 => ref_patch_dy_23_26_23_fu_17028,
        p_read102 => ref_patch_dy_23_27_23_fu_17032,
        p_read103 => ref_patch_dy_23_28_23_fu_17036,
        p_read104 => ref_patch_dy_23_29_23_fu_17040,
        p_read105 => ref_patch_dy_23_30_23_fu_17044,
        p_read106 => ref_patch_dy_23_31_23_fu_17048,
        p_read107 => ref_patch_dy_23_32_23_fu_17052,
        p_read108 => ref_patch_dy_23_33_23_fu_17056,
        p_read109 => ref_patch_dy_23_34_23_fu_17060,
        p_read110 => ref_patch_dy_23_35_23_fu_17064,
        p_read111 => ref_patch_dy_23_36_23_fu_17068,
        p_read112 => ref_patch_dy_23_37_23_fu_17072,
        p_read113 => ref_patch_dy_23_38_23_fu_17076,
        p_read114 => ref_patch_dy_23_39_23_fu_17080,
        p_read115 => ref_patch_dy_23_40_23_fu_17084,
        p_read116 => ref_patch_dy_23_41_23_fu_17088,
        p_read117 => ref_patch_dy_23_42_23_fu_17092,
        p_read118 => ref_patch_dy_23_43_23_fu_17096,
        p_read119 => ref_patch_dy_23_44_23_fu_17100,
        p_read120 => ref_patch_dy_23_45_23_fu_17104,
        p_read121 => ref_patch_dy_23_46_23_fu_17108,
        p_read122 => ref_patch_dy_23_47_23_fu_17112,
        p_read123 => ref_patch_dy_23_48_23_fu_17116,
        p_read124 => ref_patch_dy_23_49_23_fu_17120,
        p_read125 => ref_patch_dy_23_50_23_fu_17124,
        p_read126 => ref_patch_dy_23_51_23_fu_17128,
        p_read127 => ref_patch_dy_23_52_23_fu_17132,
        p_read128 => ref_patch_dy_23_53_23_fu_17136,
        p_read129 => ref_patch_dy_23_54_23_fu_17140,
        p_read130 => ref_patch_dy_23_55_23_fu_17144,
        p_read131 => ref_patch_dy_23_56_23_fu_17148,
        p_read132 => ref_patch_dy_23_57_23_fu_17152,
        p_read133 => ref_patch_dy_23_58_23_fu_17156,
        p_read134 => ref_patch_dy_23_59_23_fu_17160,
        p_read135 => ref_patch_dy_23_60_23_fu_17164,
        p_read136 => ref_patch_dy_23_61_23_fu_17168,
        p_read137 => ref_patch_dy_23_62_23_fu_17172,
        p_read138 => ref_patch_dy_23_63_23_fu_17176,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_8_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_8_q1,
        cur_px_estimate_0_read => cur_px_estimate_22_0,
        cur_px_estimate_1_read => cur_px_estimate_22_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24826_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24826_ap_return_1);

    grp_gauss_newton_optim_r_fu_24977 : component gauss_newton_optim_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_gauss_newton_optim_r_fu_24977_ap_start,
        ap_done => grp_gauss_newton_optim_r_fu_24977_ap_done,
        ap_idle => grp_gauss_newton_optim_r_fu_24977_ap_idle,
        ap_ready => grp_gauss_newton_optim_r_fu_24977_ap_ready,
        pyr_region_data_address0 => grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0,
        pyr_region_data_ce0 => grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0,
        pyr_region_data_q0 => pyr_region_data_23_q0,
        pyr_region_data_address1 => grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1,
        pyr_region_data_ce1 => grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1,
        pyr_region_data_q1 => pyr_region_data_23_q1,
        p_read => pyr_region_fcoord_23,
        p_read1 => pyr_region_fcoord_23_1,
        p_read2 => H_inv_23_0_23_fu_18264,
        p_read3 => H_inv_23_3_46_fu_18268,
        p_read4 => H_inv_23_6_46_fu_18272,
        p_read5 => H_inv_23_3_47_fu_18276,
        p_read6 => H_inv_23_4_23_fu_18280,
        p_read7 => H_inv_23_7_46_fu_18284,
        p_read8 => H_inv_23_6_47_fu_18288,
        p_read9 => H_inv_23_7_47_fu_18292,
        p_read10 => H_inv_23_8_23_fu_18296,
        p_read11 => ref_patch_dx_23_0_23_fu_11036,
        p_read12 => ref_patch_dx_23_1_23_fu_11040,
        p_read13 => ref_patch_dx_23_2_23_fu_11044,
        p_read14 => ref_patch_dx_23_3_23_fu_11048,
        p_read15 => ref_patch_dx_23_4_23_fu_11052,
        p_read16 => ref_patch_dx_23_5_23_fu_11056,
        p_read17 => ref_patch_dx_23_6_23_fu_11060,
        p_read18 => ref_patch_dx_23_7_23_fu_11064,
        p_read19 => ref_patch_dx_23_8_23_fu_11068,
        p_read20 => ref_patch_dx_23_9_23_fu_11072,
        p_read21 => ref_patch_dx_23_10_fu_11076,
        p_read22 => ref_patch_dx_23_11_fu_11080,
        p_read23 => ref_patch_dx_23_12_fu_11084,
        p_read24 => ref_patch_dx_23_13_fu_11088,
        p_read25 => ref_patch_dx_23_14_fu_11092,
        p_read26 => ref_patch_dx_23_15_fu_11096,
        p_read27 => ref_patch_dx_23_16_fu_11100,
        p_read28 => ref_patch_dx_23_17_fu_11104,
        p_read29 => ref_patch_dx_23_18_fu_11108,
        p_read30 => ref_patch_dx_23_19_fu_11112,
        p_read31 => ref_patch_dx_23_20_fu_11116,
        p_read32 => ref_patch_dx_23_21_fu_11120,
        p_read33 => ref_patch_dx_23_22_fu_11124,
        p_read34 => ref_patch_dx_23_23_fu_11128,
        p_read35 => ref_patch_dx_23_24_fu_11132,
        p_read36 => ref_patch_dx_23_25_fu_11136,
        p_read37 => ref_patch_dx_23_26_fu_11140,
        p_read38 => ref_patch_dx_23_27_fu_11144,
        p_read39 => ref_patch_dx_23_28_fu_11148,
        p_read40 => ref_patch_dx_23_29_fu_11152,
        p_read41 => ref_patch_dx_23_30_fu_11156,
        p_read42 => ref_patch_dx_23_31_fu_11160,
        p_read43 => ref_patch_dx_23_32_fu_11164,
        p_read44 => ref_patch_dx_23_33_fu_11168,
        p_read45 => ref_patch_dx_23_34_fu_11172,
        p_read46 => ref_patch_dx_23_35_fu_11176,
        p_read47 => ref_patch_dx_23_36_fu_11180,
        p_read48 => ref_patch_dx_23_37_fu_11184,
        p_read49 => ref_patch_dx_23_38_fu_11188,
        p_read50 => ref_patch_dx_23_39_fu_11192,
        p_read51 => ref_patch_dx_23_40_fu_11196,
        p_read52 => ref_patch_dx_23_41_fu_11200,
        p_read53 => ref_patch_dx_23_42_fu_11204,
        p_read54 => ref_patch_dx_23_43_fu_11208,
        p_read55 => ref_patch_dx_23_44_fu_11212,
        p_read56 => ref_patch_dx_23_45_fu_11216,
        p_read57 => ref_patch_dx_23_46_fu_11220,
        p_read58 => ref_patch_dx_23_47_fu_11224,
        p_read59 => ref_patch_dx_23_48_fu_11228,
        p_read60 => ref_patch_dx_23_49_fu_11232,
        p_read61 => ref_patch_dx_23_50_fu_11236,
        p_read62 => ref_patch_dx_23_51_fu_11240,
        p_read63 => ref_patch_dx_23_52_fu_11244,
        p_read64 => ref_patch_dx_23_53_fu_11248,
        p_read65 => ref_patch_dx_23_54_fu_11252,
        p_read66 => ref_patch_dx_23_55_fu_11256,
        p_read67 => ref_patch_dx_23_56_fu_11260,
        p_read68 => ref_patch_dx_23_57_fu_11264,
        p_read69 => ref_patch_dx_23_58_fu_11268,
        p_read70 => ref_patch_dx_23_59_fu_11272,
        p_read71 => ref_patch_dx_23_60_fu_11276,
        p_read72 => ref_patch_dx_23_61_fu_11280,
        p_read73 => ref_patch_dx_23_62_fu_11284,
        p_read74 => ref_patch_dx_23_63_fu_11288,
        p_read75 => ref_patch_dy_23_0_23_fu_17180,
        p_read76 => ref_patch_dy_23_1_23_fu_17184,
        p_read77 => ref_patch_dy_23_2_23_fu_17188,
        p_read78 => ref_patch_dy_23_3_23_fu_17192,
        p_read79 => ref_patch_dy_23_4_23_fu_17196,
        p_read80 => ref_patch_dy_23_5_23_fu_17200,
        p_read81 => ref_patch_dy_23_6_23_fu_17204,
        p_read82 => ref_patch_dy_23_7_23_fu_17208,
        p_read83 => ref_patch_dy_23_8_23_fu_17212,
        p_read84 => ref_patch_dy_23_9_23_fu_17216,
        p_read85 => ref_patch_dy_23_10_fu_17220,
        p_read86 => ref_patch_dy_23_11_fu_17224,
        p_read87 => ref_patch_dy_23_12_fu_17228,
        p_read88 => ref_patch_dy_23_13_fu_17232,
        p_read89 => ref_patch_dy_23_14_fu_17236,
        p_read90 => ref_patch_dy_23_15_fu_17240,
        p_read91 => ref_patch_dy_23_16_fu_17244,
        p_read92 => ref_patch_dy_23_17_fu_17248,
        p_read93 => ref_patch_dy_23_18_fu_17252,
        p_read94 => ref_patch_dy_23_19_fu_17256,
        p_read95 => ref_patch_dy_23_20_fu_17260,
        p_read96 => ref_patch_dy_23_21_fu_17264,
        p_read97 => ref_patch_dy_23_22_fu_17268,
        p_read98 => ref_patch_dy_23_23_fu_17272,
        p_read99 => ref_patch_dy_23_24_fu_17276,
        p_read100 => ref_patch_dy_23_25_fu_17280,
        p_read101 => ref_patch_dy_23_26_fu_17284,
        p_read102 => ref_patch_dy_23_27_fu_17288,
        p_read103 => ref_patch_dy_23_28_fu_17292,
        p_read104 => ref_patch_dy_23_29_fu_17296,
        p_read105 => ref_patch_dy_23_30_fu_17300,
        p_read106 => ref_patch_dy_23_31_fu_17304,
        p_read107 => ref_patch_dy_23_32_fu_17308,
        p_read108 => ref_patch_dy_23_33_fu_17312,
        p_read109 => ref_patch_dy_23_34_fu_17316,
        p_read110 => ref_patch_dy_23_35_fu_17320,
        p_read111 => ref_patch_dy_23_36_fu_17324,
        p_read112 => ref_patch_dy_23_37_fu_17328,
        p_read113 => ref_patch_dy_23_38_fu_17332,
        p_read114 => ref_patch_dy_23_39_fu_17336,
        p_read115 => ref_patch_dy_23_40_fu_17340,
        p_read116 => ref_patch_dy_23_41_fu_17344,
        p_read117 => ref_patch_dy_23_42_fu_17348,
        p_read118 => ref_patch_dy_23_43_fu_17352,
        p_read119 => ref_patch_dy_23_44_fu_17356,
        p_read120 => ref_patch_dy_23_45_fu_17360,
        p_read121 => ref_patch_dy_23_46_fu_17364,
        p_read122 => ref_patch_dy_23_47_fu_17368,
        p_read123 => ref_patch_dy_23_48_fu_17372,
        p_read124 => ref_patch_dy_23_49_fu_17376,
        p_read125 => ref_patch_dy_23_50_fu_17380,
        p_read126 => ref_patch_dy_23_51_fu_17384,
        p_read127 => ref_patch_dy_23_52_fu_17388,
        p_read128 => ref_patch_dy_23_53_fu_17392,
        p_read129 => ref_patch_dy_23_54_fu_17396,
        p_read130 => ref_patch_dy_23_55_fu_17400,
        p_read131 => ref_patch_dy_23_56_fu_17404,
        p_read132 => ref_patch_dy_23_57_fu_17408,
        p_read133 => ref_patch_dy_23_58_fu_17412,
        p_read134 => ref_patch_dy_23_59_fu_17416,
        p_read135 => ref_patch_dy_23_60_fu_17420,
        p_read136 => ref_patch_dy_23_61_fu_17424,
        p_read137 => ref_patch_dy_23_62_fu_17428,
        p_read138 => ref_patch_dy_23_63_fu_17432,
        ref_patch_with_border_address0 => grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0,
        ref_patch_with_border_ce0 => grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0,
        ref_patch_with_border_q0 => ref_patch_with_borde_7_q0,
        ref_patch_with_border_address1 => grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1,
        ref_patch_with_border_ce1 => grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1,
        ref_patch_with_border_q1 => ref_patch_with_borde_7_q1,
        cur_px_estimate_0_read => cur_px_estimate_23_0,
        cur_px_estimate_1_read => cur_px_estimate_23_1,
        ap_return_0 => grp_gauss_newton_optim_r_fu_24977_ap_return_0,
        ap_return_1 => grp_gauss_newton_optim_r_fu_24977_ap_return_1);

    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U199 : component batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25128_p0,
        din1 => grp_fu_25128_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25128_p2);

    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U200 : component batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25132_p0,
        din1 => grp_fu_25132_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25132_p2);

    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U201 : component batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25136_p0,
        din1 => grp_fu_25136_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25136_p2);

    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U202 : component batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25140_p0,
        din1 => grp_fu_25140_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25140_p2);

    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U203 : component batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25144_p0,
        din1 => grp_fu_25144_p1,
        opcode => grp_fu_25144_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_25144_p2);

    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U204 : component batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25148_p0,
        din1 => grp_fu_25148_p1,
        opcode => grp_fu_25148_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_25148_p2);

    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U205 : component batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25152_p0,
        din1 => grp_fu_25152_p1,
        opcode => grp_fu_25152_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_25152_p2);

    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U206 : component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25156_p0,
        din1 => grp_fu_25156_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25156_p2);

    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U207 : component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25160_p0,
        din1 => grp_fu_25160_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25160_p2);

    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U208 : component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25164_p0,
        din1 => grp_fu_25164_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25164_p2);

    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U209 : component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25168_p0,
        din1 => grp_fu_25168_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25168_p2);

    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U210 : component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25172_p0,
        din1 => grp_fu_25172_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_25172_p2);

    batch_align2D_region_fdiv_32ns_32ns_32_12_1_U211 : component batch_align2D_region_fdiv_32ns_32ns_32_12_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25183_p0,
        din1 => reg_26707,
        ce => ap_const_logic_1,
        dout => grp_fu_25183_p2);

    batch_align2D_region_sitofp_32s_32_6_1_U212 : component batch_align2D_region_sitofp_32s_32_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25187_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_25187_p1);

    batch_align2D_region_sitofp_32s_32_6_1_U213 : component batch_align2D_region_sitofp_32s_32_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25190_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_25190_p1);

    batch_align2D_region_sitofp_32s_32_6_1_U214 : component batch_align2D_region_sitofp_32s_32_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_25193_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_25193_p1);

    batch_align2D_region_mux_245_8_1_1_U215 : component batch_align2D_region_mux_245_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din0 => ref_patch_with_borde_23_q0,
        din1 => ref_patch_with_borde_22_q0,
        din2 => ref_patch_with_borde_11_q0,
        din3 => ref_patch_with_borde_6_q0,
        din4 => ref_patch_with_borde_5_q0,
        din5 => ref_patch_with_borde_4_q0,
        din6 => ref_patch_with_borde_3_q0,
        din7 => ref_patch_with_borde_2_q0,
        din8 => ref_patch_with_borde_1_q0,
        din9 => ref_patch_with_borde_q0,
        din10 => ref_patch_with_borde_21_q0,
        din11 => ref_patch_with_borde_20_q0,
        din12 => ref_patch_with_borde_19_q0,
        din13 => ref_patch_with_borde_18_q0,
        din14 => ref_patch_with_borde_17_q0,
        din15 => ref_patch_with_borde_16_q0,
        din16 => ref_patch_with_borde_15_q0,
        din17 => ref_patch_with_borde_14_q0,
        din18 => ref_patch_with_borde_13_q0,
        din19 => ref_patch_with_borde_12_q0,
        din20 => ref_patch_with_borde_10_q0,
        din21 => ref_patch_with_borde_9_q0,
        din22 => ref_patch_with_borde_8_q0,
        din23 => ref_patch_with_borde_7_q0,
        din24 => k_reg_21481,
        dout => grp_fu_25196_p26);

    batch_align2D_region_mux_245_8_1_1_U216 : component batch_align2D_region_mux_245_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din0 => ref_patch_with_borde_23_q1,
        din1 => ref_patch_with_borde_22_q1,
        din2 => ref_patch_with_borde_11_q1,
        din3 => ref_patch_with_borde_6_q1,
        din4 => ref_patch_with_borde_5_q1,
        din5 => ref_patch_with_borde_4_q1,
        din6 => ref_patch_with_borde_3_q1,
        din7 => ref_patch_with_borde_2_q1,
        din8 => ref_patch_with_borde_1_q1,
        din9 => ref_patch_with_borde_q1,
        din10 => ref_patch_with_borde_21_q1,
        din11 => ref_patch_with_borde_20_q1,
        din12 => ref_patch_with_borde_19_q1,
        din13 => ref_patch_with_borde_18_q1,
        din14 => ref_patch_with_borde_17_q1,
        din15 => ref_patch_with_borde_16_q1,
        din16 => ref_patch_with_borde_15_q1,
        din17 => ref_patch_with_borde_14_q1,
        din18 => ref_patch_with_borde_13_q1,
        din19 => ref_patch_with_borde_12_q1,
        din20 => ref_patch_with_borde_10_q1,
        din21 => ref_patch_with_borde_9_q1,
        din22 => ref_patch_with_borde_8_q1,
        din23 => ref_patch_with_borde_7_q1,
        din24 => k_reg_21481,
        dout => grp_fu_25250_p26);

    batch_align2D_region_mux_486_32_1_1_U217 : component batch_align2D_region_mux_486_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 32,
        din33_WIDTH => 32,
        din34_WIDTH => 32,
        din35_WIDTH => 32,
        din36_WIDTH => 32,
        din37_WIDTH => 32,
        din38_WIDTH => 32,
        din39_WIDTH => 32,
        din40_WIDTH => 32,
        din41_WIDTH => 32,
        din42_WIDTH => 32,
        din43_WIDTH => 32,
        din44_WIDTH => 32,
        din45_WIDTH => 32,
        din46_WIDTH => 32,
        din47_WIDTH => 32,
        din48_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => cur_px_estimate_0_0,
        din1 => cur_px_estimate_0_1,
        din2 => cur_px_estimate_1_0,
        din3 => cur_px_estimate_1_1,
        din4 => cur_px_estimate_2_0,
        din5 => cur_px_estimate_2_1,
        din6 => cur_px_estimate_3_0,
        din7 => cur_px_estimate_3_1,
        din8 => cur_px_estimate_4_0,
        din9 => cur_px_estimate_4_1,
        din10 => cur_px_estimate_5_0,
        din11 => cur_px_estimate_5_1,
        din12 => cur_px_estimate_6_0,
        din13 => cur_px_estimate_6_1,
        din14 => cur_px_estimate_7_0,
        din15 => cur_px_estimate_7_1,
        din16 => cur_px_estimate_8_0,
        din17 => cur_px_estimate_8_1,
        din18 => cur_px_estimate_9_0,
        din19 => cur_px_estimate_9_1,
        din20 => cur_px_estimate_10_0,
        din21 => cur_px_estimate_10_1,
        din22 => cur_px_estimate_11_0,
        din23 => cur_px_estimate_11_1,
        din24 => cur_px_estimate_12_0,
        din25 => cur_px_estimate_12_1,
        din26 => cur_px_estimate_13_0,
        din27 => cur_px_estimate_13_1,
        din28 => cur_px_estimate_14_0,
        din29 => cur_px_estimate_14_1,
        din30 => cur_px_estimate_15_0,
        din31 => cur_px_estimate_15_1,
        din32 => cur_px_estimate_16_0,
        din33 => cur_px_estimate_16_1,
        din34 => cur_px_estimate_17_0,
        din35 => cur_px_estimate_17_1,
        din36 => cur_px_estimate_18_0,
        din37 => cur_px_estimate_18_1,
        din38 => cur_px_estimate_19_0,
        din39 => cur_px_estimate_19_1,
        din40 => cur_px_estimate_20_0,
        din41 => cur_px_estimate_20_1,
        din42 => cur_px_estimate_21_0,
        din43 => cur_px_estimate_21_1,
        din44 => cur_px_estimate_22_0,
        din45 => cur_px_estimate_22_1,
        din46 => cur_px_estimate_23_0_2_reg_98044,
        din47 => cur_px_estimate_23_1_2_reg_98050,
        din48 => indvar8_reg_21493,
        dout => tmp_116_fu_59454_p50);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state19);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state28) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state28)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state28);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state38) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state38)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state38);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state42) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then 
                    ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then 
                    ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    ap_enable_reg_pp4_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state285) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state285) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state285);
                elsif ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_patches_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_patches_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                    if ((ap_sig_ioackin_my_patches_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_patches_ARREADY <= ap_const_logic_0;
                    elsif ((my_patches_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_patches_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_pos_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_pos_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                    if ((ap_sig_ioackin_my_pos_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_pos_ARREADY <= ap_const_logic_0;
                    elsif ((my_pos_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_pos_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_pos_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_pos_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state284)) then
                    if ((ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_pos_AWREADY <= ap_const_logic_0;
                    elsif ((my_pos_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_pos_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_pos_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_pos_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_30132)) then
                    if ((ap_const_boolean_0 = ap_block_pp5_stage0_11001)) then 
                        ap_reg_ioackin_my_pos_WREADY <= ap_const_logic_0;
                    elsif (((my_pos_WREADY = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_01001))) then 
                        ap_reg_ioackin_my_pos_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_region_data_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_region_data_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_sig_ioackin_my_region_data_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_region_data_ARREADY <= ap_const_logic_0;
                    elsif ((my_region_data_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_region_data_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_my_region_fcoord_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_my_region_fcoord_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    if ((ap_sig_ioackin_my_region_fcoord_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_region_fcoord_ARREADY <= ap_const_logic_0;
                    elsif ((my_region_fcoord_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_my_region_fcoord_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_21504_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_21504_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_21504_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_21655_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_21655_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_21655_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_21806_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_21806_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_21806_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_21957_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_21957_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_21957_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22108_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22259_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22410_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22561_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22561_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22561_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22712_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22712_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22712_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_22863_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_22863_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_22863_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23014_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23014_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23014_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23165_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23165_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23165_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23316_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23316_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23316_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23467_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23467_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23467_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23618_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23618_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23618_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23769_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23769_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23769_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_23920_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_23920_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_23920_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24071_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24071_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24071_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24222_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24373_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24373_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24373_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24524_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24524_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24524_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24675_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24675_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24675_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24826_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24826_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24826_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gauss_newton_optim_r_fu_24977_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state282)) then 
                    grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gauss_newton_optim_r_fu_24977_ap_ready = ap_const_logic_1)) then 
                    grp_gauss_newton_optim_r_fu_24977_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cur_px_estimate_0_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_0_0 <= cur_px_estimate_0_0_1_reg_97814;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_0_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_0_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_0_1 <= cur_px_estimate_0_1_1_reg_97819;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_0_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_10_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_10_0 <= cur_px_estimate_10_0_2_reg_97914;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_10_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_10_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_10_1 <= cur_px_estimate_10_1_2_reg_97919;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_10_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_11_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_11_0 <= cur_px_estimate_11_0_2_reg_97924;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_11_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_11_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_11_1 <= cur_px_estimate_11_1_2_reg_97929;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_11_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_12_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_12_0 <= cur_px_estimate_12_0_2_reg_97934;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_12_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_12_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_12_1 <= cur_px_estimate_12_1_2_reg_97939;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_12_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_13_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_13_0 <= cur_px_estimate_13_0_2_reg_97944;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_13_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_13_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_13_1 <= cur_px_estimate_13_1_2_reg_97949;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_13_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_14_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_14_0 <= cur_px_estimate_14_0_2_reg_97954;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_14_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_14_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_14_1 <= cur_px_estimate_14_1_2_reg_97959;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_14_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_15_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_15_0 <= cur_px_estimate_15_0_2_reg_97964;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_15_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_15_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_15_1 <= cur_px_estimate_15_1_2_reg_97969;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_15_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_16_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_16_0 <= cur_px_estimate_16_0_2_reg_97974;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_16_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_16_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_16_1 <= cur_px_estimate_16_1_2_reg_97979;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_16_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_17_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_17_0 <= cur_px_estimate_17_0_2_reg_97984;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_17_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_17_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_17_1 <= cur_px_estimate_17_1_2_reg_97989;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_17_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_18_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_18_0 <= cur_px_estimate_18_0_2_reg_97994;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_18_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_18_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_18_1 <= cur_px_estimate_18_1_2_reg_97999;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_18_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_19_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_19_0 <= cur_px_estimate_19_0_2_reg_98004;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_19_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_19_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_19_1 <= cur_px_estimate_19_1_2_reg_98009;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_19_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_1_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_1_0 <= cur_px_estimate_1_0_1_reg_97824;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_1_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_1_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_1_1 <= cur_px_estimate_1_1_1_reg_97829;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_1_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_20_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_20_0 <= cur_px_estimate_20_0_2_reg_98014;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_20_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_20_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_20_1 <= cur_px_estimate_20_1_2_reg_98019;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_20_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_21_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_21_0 <= cur_px_estimate_21_0_2_reg_98024;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_21_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_21_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_21_1 <= cur_px_estimate_21_1_2_reg_98029;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_21_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_22_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_22_0 <= cur_px_estimate_22_0_2_reg_98034;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_22_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_22_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_22_1 <= cur_px_estimate_22_1_2_reg_98039;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_22_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_23_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_23_0 <= cur_px_estimate_23_0_2_reg_98044;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and ((((((((((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1E) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0)) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1F) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1D) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1C) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1B) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1A) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_19) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_18) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) or ((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_17) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))))) then 
                cur_px_estimate_23_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_23_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_23_1 <= cur_px_estimate_23_1_2_reg_98050;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and ((((((((((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1E)) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1F))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1D))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1C))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1B))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_1A))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_19))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_18))) or ((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_17))))) then 
                cur_px_estimate_23_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_2_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_2_0 <= cur_px_estimate_2_0_1_reg_97834;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_2_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_2_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_2_1 <= cur_px_estimate_2_1_1_reg_97839;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_2_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_3_0 <= cur_px_estimate_3_0_1_reg_97844;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_3_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_3_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_3_1 <= cur_px_estimate_3_1_1_reg_97849;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_3_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_4_0 <= cur_px_estimate_4_0_1_reg_97854;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_4_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_4_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_4_1 <= cur_px_estimate_4_1_1_reg_97859;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_4_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_5_0 <= cur_px_estimate_5_0_1_reg_97864;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_5_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_5_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_5_1 <= cur_px_estimate_5_1_1_reg_97869;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_5_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_6_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_6_0 <= cur_px_estimate_6_0_1_reg_97874;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_6_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_6_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_6_1 <= cur_px_estimate_6_1_1_reg_97879;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_6_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_7_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_7_0 <= cur_px_estimate_7_0_1_reg_97884;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_7_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_7_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_7_1 <= cur_px_estimate_7_1_1_reg_97889;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_7_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_8_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_8_0 <= cur_px_estimate_8_0_1_reg_97894;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_8_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_8_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_8_1 <= cur_px_estimate_8_1_1_reg_97899;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_8_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_9_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_9_0 <= cur_px_estimate_9_0_1_reg_97904;
            elsif (((p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_0))) then 
                cur_px_estimate_9_0 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    cur_px_estimate_9_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                cur_px_estimate_9_1 <= cur_px_estimate_9_1_1_reg_97909;
            elsif (((tmp_231_reg_59711_pp3_iter1_reg = ap_const_lv1_1) and (p_t2_reg_59707_pp3_iter1_reg = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
                cur_px_estimate_9_1 <= my_pos_addr_read_reg_59715;
            end if; 
        end if;
    end process;

    indvar1_reg_21425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                indvar1_reg_21425 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond2_fu_26846_p2 = ap_const_lv1_0))) then 
                indvar1_reg_21425 <= indvar_next1_fu_26852_p2;
            end if; 
        end if;
    end process;

    indvar3_reg_21436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                indvar3_reg_21436 <= ap_const_lv12_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_fu_27160_p2 = ap_const_lv1_0))) then 
                indvar3_reg_21436 <= indvar_next2_fu_27166_p2;
            end if; 
        end if;
    end process;

    indvar6_reg_21470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                indvar6_reg_21470 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (exitcond5_fu_27236_p2 = ap_const_lv1_0))) then 
                indvar6_reg_21470 <= indvar_next3_fu_27242_p2;
            end if; 
        end if;
    end process;

    indvar8_reg_21493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then 
                indvar8_reg_21493 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (exitcond6_fu_59442_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                indvar8_reg_21493 <= indvar_next4_fu_59448_p2;
            end if; 
        end if;
    end process;

    indvar_reg_21414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond4_fu_26793_p2 = ap_const_lv1_0))) then 
                indvar_reg_21414 <= indvar_next_fu_26799_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvar_reg_21414 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    k_reg_21481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then 
                k_reg_21481 <= k_1_reg_79499;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                k_reg_21481 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_21447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                phi_mul_reg_21447 <= ap_const_lv24_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_fu_27160_p2 = ap_const_lv1_0))) then 
                phi_mul_reg_21447 <= next_mul_fu_27172_p2;
            end if; 
        end if;
    end process;

    phi_urem_reg_21458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                phi_urem_reg_21458 <= ap_const_lv12_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (exitcond3_reg_59647_pp2_iter1_reg = ap_const_lv1_0))) then 
                phi_urem_reg_21458 <= idx_urem_fu_27228_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_0_10_fu_17796 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_0_11_fu_17832 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_0_12_fu_17868 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_0_13_fu_17904 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_0_14_fu_17940 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_0_15_fu_17976 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_0_16_fu_18012 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_0_17_fu_18048 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_0_18_fu_18084 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_0_19_fu_18120 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_0_1_fu_17472 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_0_20_fu_18156 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_0_21_fu_18192 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_0_22_fu_18228 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_0_23_fu_18264 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_0_2_fu_17508 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_0_3_fu_17544 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_0_4_fu_17580 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_0_5_fu_17616 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_0_6_fu_17652 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_0_7_fu_17688 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_0_8_fu_17724 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_0_9_fu_17760 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_0_fu_17436 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_3_10_fu_17620 <= grp_fu_25183_p2;
                H_inv_23_3_11_fu_17628 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_3_12_fu_17656 <= grp_fu_25183_p2;
                H_inv_23_3_13_fu_17664 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_3_14_fu_17692 <= grp_fu_25183_p2;
                H_inv_23_3_15_fu_17700 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_3_16_fu_17728 <= grp_fu_25183_p2;
                H_inv_23_3_17_fu_17736 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_3_18_fu_17764 <= grp_fu_25183_p2;
                H_inv_23_3_19_fu_17772 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_3_1_fu_17448 <= grp_fu_25183_p2;
                H_inv_23_3_fu_17440 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_3_20_fu_17800 <= grp_fu_25183_p2;
                H_inv_23_3_21_fu_17808 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_3_22_fu_17836 <= grp_fu_25183_p2;
                H_inv_23_3_23_fu_17844 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_3_24_fu_17872 <= grp_fu_25183_p2;
                H_inv_23_3_25_fu_17880 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_3_26_fu_17908 <= grp_fu_25183_p2;
                H_inv_23_3_27_fu_17916 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_3_28_fu_17944 <= grp_fu_25183_p2;
                H_inv_23_3_29_fu_17952 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_3_2_fu_17476 <= grp_fu_25183_p2;
                H_inv_23_3_3_fu_17484 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_3_30_fu_17980 <= grp_fu_25183_p2;
                H_inv_23_3_31_fu_17988 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_3_32_fu_18016 <= grp_fu_25183_p2;
                H_inv_23_3_33_fu_18024 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_3_34_fu_18052 <= grp_fu_25183_p2;
                H_inv_23_3_35_fu_18060 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_3_36_fu_18088 <= grp_fu_25183_p2;
                H_inv_23_3_37_fu_18096 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_3_38_fu_18124 <= grp_fu_25183_p2;
                H_inv_23_3_39_fu_18132 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_3_40_fu_18160 <= grp_fu_25183_p2;
                H_inv_23_3_41_fu_18168 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_3_42_fu_18196 <= grp_fu_25183_p2;
                H_inv_23_3_43_fu_18204 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_3_44_fu_18232 <= grp_fu_25183_p2;
                H_inv_23_3_45_fu_18240 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_3_46_fu_18268 <= grp_fu_25183_p2;
                H_inv_23_3_47_fu_18276 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_3_4_fu_17512 <= grp_fu_25183_p2;
                H_inv_23_3_5_fu_17520 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_3_6_fu_17548 <= grp_fu_25183_p2;
                H_inv_23_3_7_fu_17556 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_3_8_fu_17584 <= grp_fu_25183_p2;
                H_inv_23_3_9_fu_17592 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_4_10_fu_17812 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_4_11_fu_17848 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_4_12_fu_17884 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_4_13_fu_17920 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_4_14_fu_17956 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_4_15_fu_17992 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_4_16_fu_18028 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_4_17_fu_18064 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_4_18_fu_18100 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_4_19_fu_18136 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_4_1_fu_17488 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_4_20_fu_18172 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_4_21_fu_18208 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_4_22_fu_18244 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_4_23_fu_18280 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_4_2_fu_17524 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_4_3_fu_17560 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_4_4_fu_17596 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_4_5_fu_17632 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_4_6_fu_17668 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_4_7_fu_17704 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_4_8_fu_17740 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_4_9_fu_17776 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_4_fu_17452 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_6_10_fu_17624 <= grp_fu_25183_p2;
                H_inv_23_6_11_fu_17640 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_6_12_fu_17660 <= grp_fu_25183_p2;
                H_inv_23_6_13_fu_17676 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_6_14_fu_17696 <= grp_fu_25183_p2;
                H_inv_23_6_15_fu_17712 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_6_16_fu_17732 <= grp_fu_25183_p2;
                H_inv_23_6_17_fu_17748 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_6_18_fu_17768 <= grp_fu_25183_p2;
                H_inv_23_6_19_fu_17784 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_6_1_fu_17460 <= grp_fu_25183_p2;
                H_inv_23_6_fu_17444 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_6_20_fu_17804 <= grp_fu_25183_p2;
                H_inv_23_6_21_fu_17820 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_6_22_fu_17840 <= grp_fu_25183_p2;
                H_inv_23_6_23_fu_17856 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_6_24_fu_17876 <= grp_fu_25183_p2;
                H_inv_23_6_25_fu_17892 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_6_26_fu_17912 <= grp_fu_25183_p2;
                H_inv_23_6_27_fu_17928 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_6_28_fu_17948 <= grp_fu_25183_p2;
                H_inv_23_6_29_fu_17964 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_6_2_fu_17480 <= grp_fu_25183_p2;
                H_inv_23_6_3_fu_17496 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_6_30_fu_17984 <= grp_fu_25183_p2;
                H_inv_23_6_31_fu_18000 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_6_32_fu_18020 <= grp_fu_25183_p2;
                H_inv_23_6_33_fu_18036 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_6_34_fu_18056 <= grp_fu_25183_p2;
                H_inv_23_6_35_fu_18072 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_6_36_fu_18092 <= grp_fu_25183_p2;
                H_inv_23_6_37_fu_18108 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_6_38_fu_18128 <= grp_fu_25183_p2;
                H_inv_23_6_39_fu_18144 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_6_40_fu_18164 <= grp_fu_25183_p2;
                H_inv_23_6_41_fu_18180 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_6_42_fu_18200 <= grp_fu_25183_p2;
                H_inv_23_6_43_fu_18216 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_6_44_fu_18236 <= grp_fu_25183_p2;
                H_inv_23_6_45_fu_18252 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_6_46_fu_18272 <= grp_fu_25183_p2;
                H_inv_23_6_47_fu_18288 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_6_4_fu_17516 <= grp_fu_25183_p2;
                H_inv_23_6_5_fu_17532 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_6_6_fu_17552 <= grp_fu_25183_p2;
                H_inv_23_6_7_fu_17568 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_6_8_fu_17588 <= grp_fu_25183_p2;
                H_inv_23_6_9_fu_17604 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_7_10_fu_17636 <= grp_fu_25183_p2;
                H_inv_23_7_11_fu_17644 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_7_12_fu_17672 <= grp_fu_25183_p2;
                H_inv_23_7_13_fu_17680 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_7_14_fu_17708 <= grp_fu_25183_p2;
                H_inv_23_7_15_fu_17716 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_7_16_fu_17744 <= grp_fu_25183_p2;
                H_inv_23_7_17_fu_17752 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_7_18_fu_17780 <= grp_fu_25183_p2;
                H_inv_23_7_19_fu_17788 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_7_1_fu_17464 <= grp_fu_25183_p2;
                H_inv_23_7_fu_17456 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_7_20_fu_17816 <= grp_fu_25183_p2;
                H_inv_23_7_21_fu_17824 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_7_22_fu_17852 <= grp_fu_25183_p2;
                H_inv_23_7_23_fu_17860 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_7_24_fu_17888 <= grp_fu_25183_p2;
                H_inv_23_7_25_fu_17896 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_7_26_fu_17924 <= grp_fu_25183_p2;
                H_inv_23_7_27_fu_17932 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_7_28_fu_17960 <= grp_fu_25183_p2;
                H_inv_23_7_29_fu_17968 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_7_2_fu_17492 <= grp_fu_25183_p2;
                H_inv_23_7_3_fu_17500 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_7_30_fu_17996 <= grp_fu_25183_p2;
                H_inv_23_7_31_fu_18004 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_7_32_fu_18032 <= grp_fu_25183_p2;
                H_inv_23_7_33_fu_18040 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_7_34_fu_18068 <= grp_fu_25183_p2;
                H_inv_23_7_35_fu_18076 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_7_36_fu_18104 <= grp_fu_25183_p2;
                H_inv_23_7_37_fu_18112 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_7_38_fu_18140 <= grp_fu_25183_p2;
                H_inv_23_7_39_fu_18148 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_7_40_fu_18176 <= grp_fu_25183_p2;
                H_inv_23_7_41_fu_18184 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_7_42_fu_18212 <= grp_fu_25183_p2;
                H_inv_23_7_43_fu_18220 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_7_44_fu_18248 <= grp_fu_25183_p2;
                H_inv_23_7_45_fu_18256 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_7_46_fu_18284 <= grp_fu_25183_p2;
                H_inv_23_7_47_fu_18292 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_7_4_fu_17528 <= grp_fu_25183_p2;
                H_inv_23_7_5_fu_17536 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_7_6_fu_17564 <= grp_fu_25183_p2;
                H_inv_23_7_7_fu_17572 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_7_8_fu_17600 <= grp_fu_25183_p2;
                H_inv_23_7_9_fu_17608 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_A))) then
                H_inv_23_8_10_fu_17828 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_B))) then
                H_inv_23_8_11_fu_17864 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_C))) then
                H_inv_23_8_12_fu_17900 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_D))) then
                H_inv_23_8_13_fu_17936 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_E))) then
                H_inv_23_8_14_fu_17972 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_F))) then
                H_inv_23_8_15_fu_18008 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_10))) then
                H_inv_23_8_16_fu_18044 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_11))) then
                H_inv_23_8_17_fu_18080 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_12))) then
                H_inv_23_8_18_fu_18116 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_13))) then
                H_inv_23_8_19_fu_18152 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1))) then
                H_inv_23_8_1_fu_17504 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_14))) then
                H_inv_23_8_20_fu_18188 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_15))) then
                H_inv_23_8_21_fu_18224 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_16))) then
                H_inv_23_8_22_fu_18260 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter4_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter4_reg = ap_const_lv5_1F))))))))))) then
                H_inv_23_8_23_fu_18296 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_2))) then
                H_inv_23_8_2_fu_17540 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_3))) then
                H_inv_23_8_3_fu_17576 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_4))) then
                H_inv_23_8_4_fu_17612 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_5))) then
                H_inv_23_8_5_fu_17648 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_6))) then
                H_inv_23_8_6_fu_17684 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_7))) then
                H_inv_23_8_7_fu_17720 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_8))) then
                H_inv_23_8_8_fu_17756 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_9))) then
                H_inv_23_8_9_fu_17792 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (k_reg_21481_pp4_iter4_reg = ap_const_lv5_0))) then
                H_inv_23_8_fu_17468 <= grp_fu_25183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state283) and (ap_const_boolean_0 = ap_block_state283_on_subcall_done))) then
                cur_px_estimate_0_0_1_reg_97814 <= grp_gauss_newton_optim_r_fu_21504_ap_return_0;
                cur_px_estimate_0_1_1_reg_97819 <= grp_gauss_newton_optim_r_fu_21504_ap_return_1;
                cur_px_estimate_10_0_2_reg_97914 <= grp_gauss_newton_optim_r_fu_23014_ap_return_0;
                cur_px_estimate_10_1_2_reg_97919 <= grp_gauss_newton_optim_r_fu_23014_ap_return_1;
                cur_px_estimate_11_0_2_reg_97924 <= grp_gauss_newton_optim_r_fu_23165_ap_return_0;
                cur_px_estimate_11_1_2_reg_97929 <= grp_gauss_newton_optim_r_fu_23165_ap_return_1;
                cur_px_estimate_12_0_2_reg_97934 <= grp_gauss_newton_optim_r_fu_23316_ap_return_0;
                cur_px_estimate_12_1_2_reg_97939 <= grp_gauss_newton_optim_r_fu_23316_ap_return_1;
                cur_px_estimate_13_0_2_reg_97944 <= grp_gauss_newton_optim_r_fu_23467_ap_return_0;
                cur_px_estimate_13_1_2_reg_97949 <= grp_gauss_newton_optim_r_fu_23467_ap_return_1;
                cur_px_estimate_14_0_2_reg_97954 <= grp_gauss_newton_optim_r_fu_23618_ap_return_0;
                cur_px_estimate_14_1_2_reg_97959 <= grp_gauss_newton_optim_r_fu_23618_ap_return_1;
                cur_px_estimate_15_0_2_reg_97964 <= grp_gauss_newton_optim_r_fu_23769_ap_return_0;
                cur_px_estimate_15_1_2_reg_97969 <= grp_gauss_newton_optim_r_fu_23769_ap_return_1;
                cur_px_estimate_16_0_2_reg_97974 <= grp_gauss_newton_optim_r_fu_23920_ap_return_0;
                cur_px_estimate_16_1_2_reg_97979 <= grp_gauss_newton_optim_r_fu_23920_ap_return_1;
                cur_px_estimate_17_0_2_reg_97984 <= grp_gauss_newton_optim_r_fu_24071_ap_return_0;
                cur_px_estimate_17_1_2_reg_97989 <= grp_gauss_newton_optim_r_fu_24071_ap_return_1;
                cur_px_estimate_18_0_2_reg_97994 <= grp_gauss_newton_optim_r_fu_24222_ap_return_0;
                cur_px_estimate_18_1_2_reg_97999 <= grp_gauss_newton_optim_r_fu_24222_ap_return_1;
                cur_px_estimate_19_0_2_reg_98004 <= grp_gauss_newton_optim_r_fu_24373_ap_return_0;
                cur_px_estimate_19_1_2_reg_98009 <= grp_gauss_newton_optim_r_fu_24373_ap_return_1;
                cur_px_estimate_1_0_1_reg_97824 <= grp_gauss_newton_optim_r_fu_21655_ap_return_0;
                cur_px_estimate_1_1_1_reg_97829 <= grp_gauss_newton_optim_r_fu_21655_ap_return_1;
                cur_px_estimate_20_0_2_reg_98014 <= grp_gauss_newton_optim_r_fu_24524_ap_return_0;
                cur_px_estimate_20_1_2_reg_98019 <= grp_gauss_newton_optim_r_fu_24524_ap_return_1;
                cur_px_estimate_21_0_2_reg_98024 <= grp_gauss_newton_optim_r_fu_24675_ap_return_0;
                cur_px_estimate_21_1_2_reg_98029 <= grp_gauss_newton_optim_r_fu_24675_ap_return_1;
                cur_px_estimate_22_0_2_reg_98034 <= grp_gauss_newton_optim_r_fu_24826_ap_return_0;
                cur_px_estimate_22_1_2_reg_98039 <= grp_gauss_newton_optim_r_fu_24826_ap_return_1;
                cur_px_estimate_23_0_2_reg_98044 <= grp_gauss_newton_optim_r_fu_24977_ap_return_0;
                cur_px_estimate_23_1_2_reg_98050 <= grp_gauss_newton_optim_r_fu_24977_ap_return_1;
                cur_px_estimate_2_0_1_reg_97834 <= grp_gauss_newton_optim_r_fu_21806_ap_return_0;
                cur_px_estimate_2_1_1_reg_97839 <= grp_gauss_newton_optim_r_fu_21806_ap_return_1;
                cur_px_estimate_3_0_1_reg_97844 <= grp_gauss_newton_optim_r_fu_21957_ap_return_0;
                cur_px_estimate_3_1_1_reg_97849 <= grp_gauss_newton_optim_r_fu_21957_ap_return_1;
                cur_px_estimate_4_0_1_reg_97854 <= grp_gauss_newton_optim_r_fu_22108_ap_return_0;
                cur_px_estimate_4_1_1_reg_97859 <= grp_gauss_newton_optim_r_fu_22108_ap_return_1;
                cur_px_estimate_5_0_1_reg_97864 <= grp_gauss_newton_optim_r_fu_22259_ap_return_0;
                cur_px_estimate_5_1_1_reg_97869 <= grp_gauss_newton_optim_r_fu_22259_ap_return_1;
                cur_px_estimate_6_0_1_reg_97874 <= grp_gauss_newton_optim_r_fu_22410_ap_return_0;
                cur_px_estimate_6_1_1_reg_97879 <= grp_gauss_newton_optim_r_fu_22410_ap_return_1;
                cur_px_estimate_7_0_1_reg_97884 <= grp_gauss_newton_optim_r_fu_22561_ap_return_0;
                cur_px_estimate_7_1_1_reg_97889 <= grp_gauss_newton_optim_r_fu_22561_ap_return_1;
                cur_px_estimate_8_0_1_reg_97894 <= grp_gauss_newton_optim_r_fu_22712_ap_return_0;
                cur_px_estimate_8_1_1_reg_97899 <= grp_gauss_newton_optim_r_fu_22712_ap_return_1;
                cur_px_estimate_9_0_1_reg_97904 <= grp_gauss_newton_optim_r_fu_22863_ap_return_0;
                cur_px_estimate_9_1_1_reg_97909 <= grp_gauss_newton_optim_r_fu_22863_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_fu_27160_p2 = ap_const_lv1_0))) then
                div_t_reg_59661 <= phi_mul_reg_21447(23 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                div_t_reg_59661_pp2_iter1_reg <= div_t_reg_59661;
                exitcond3_reg_59647 <= exitcond3_fu_27160_p2;
                exitcond3_reg_59647_pp2_iter1_reg <= exitcond3_reg_59647;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                exitcond1_reg_79495 <= exitcond1_fu_27502_p2;
                k_reg_21481_pp4_iter1_reg <= k_reg_21481;
                k_reg_21481_pp4_iter2_reg <= k_reg_21481_pp4_iter1_reg;
                k_reg_21481_pp4_iter3_reg <= k_reg_21481_pp4_iter2_reg;
                k_reg_21481_pp4_iter4_reg <= k_reg_21481_pp4_iter3_reg;
                tmp_190_62_reg_80613 <= tmp_190_62_fu_42063_p2;
                tmp_201_62_reg_80618 <= tmp_201_62_fu_42072_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                exitcond6_reg_98056 <= exitcond6_fu_59442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                k_1_reg_79499 <= k_1_fu_27508_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                my_cur_px_estimate_p_reg_59554 <= my_cur_px_estimate_ptr(31 downto 2);
                my_patches_addr_reg_59559 <= tmp_s_fu_26754_p1(32 - 1 downto 0);
                my_region_data_addr_reg_59571 <= tmp_158_fu_26774_p1(32 - 1 downto 0);
                my_region_fcoord_add_reg_59565 <= tmp_157_fu_26764_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_reg_59647 = ap_const_lv1_0))) then
                my_patches_addr_read_reg_59665 <= my_patches_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                my_pos_addr_read_reg_59715 <= my_pos_RDATA;
                p_t2_reg_59707_pp3_iter1_reg <= p_t2_reg_59707;
                tmp_231_reg_59711_pp3_iter1_reg <= tmp_231_reg_59711;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    my_pos_addr_reg_59577(29 downto 0) <= tmp_fu_26784_p1(32 - 1 downto 0)(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                my_region_data_addr_1_reg_59602 <= my_region_data_RDATA;
                p_t_reg_59598_pp0_iter1_reg <= p_t_reg_59598;
                tmp_159_reg_59593_pp0_iter1_reg <= tmp_159_reg_59593;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond2_fu_26846_p2 = ap_const_lv1_0))) then
                p_t1_reg_59639 <= indvar1_reg_21425(5 downto 1);
                tmp_230_reg_59643 <= tmp_230_fu_26868_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (exitcond5_fu_27236_p2 = ap_const_lv1_0))) then
                p_t2_reg_59707 <= indvar6_reg_21470(5 downto 1);
                tmp_231_reg_59711 <= tmp_231_fu_27258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond4_fu_26793_p2 = ap_const_lv1_0))) then
                p_t_reg_59598 <= indvar_reg_21414(16 downto 12);
                tmp_159_reg_59593 <= tmp_159_fu_26805_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_0_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_0_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_10 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_10_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_11 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_11_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_12 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_12_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_13 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_13_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_14 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_14_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_15 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_15_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_16 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_16_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_17 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_17_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_18 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_18_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_19 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_19_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_1_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_1_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_20 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_20_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_21 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_21_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_22 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_22_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and ((((((((((p_t1_reg_59639 = ap_const_lv5_1E) and (tmp_230_reg_59643 = ap_const_lv1_0)) or ((p_t1_reg_59639 = ap_const_lv5_1F) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_1D) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_1C) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_1B) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_1A) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_19) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_18) and (tmp_230_reg_59643 = ap_const_lv1_0))) or ((p_t1_reg_59639 = ap_const_lv5_17) and (tmp_230_reg_59643 = ap_const_lv1_0))))) then
                pyr_region_fcoord_23 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and ((((((((((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1E)) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1F))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1D))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1C))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1B))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_1A))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_19))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_18))) or ((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_17))))) then
                pyr_region_fcoord_23_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_2_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_2_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_3_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_3_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_4_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_4_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_5_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_5_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_6_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_6_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_7_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_7_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_8_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_8_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_230_reg_59643 = ap_const_lv1_1) and (p_t1_reg_59639 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                pyr_region_fcoord_9_1 <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_t1_reg_59639 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_230_reg_59643 = ap_const_lv1_0))) then
                pyr_region_fcoord_9_s <= my_region_fcoord_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_0_27_reg_80102 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_0_35_reg_80260 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_10_fu_7708 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_11_fu_7964 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_12_fu_8220 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_13_fu_8476 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_14_fu_8732 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_15_fu_8988 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_16_fu_9244 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_17_fu_9500 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_18_fu_9756 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_19_fu_10012 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_1_fu_5404 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_20_fu_10268 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_21_fu_10524 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_22_fu_10780 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_0_23_fu_11036 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_2_fu_5660 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_3_fu_5916 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_4_fu_6172 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_5_fu_6428 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_6_fu_6684 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_7_fu_6940 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_8_fu_7196 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_9_fu_7452 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_0_fu_5148 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_10_fu_7492 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_9_fu_13608 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_11_fu_7748 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_10_fu_13864 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_12_fu_8004 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_11_fu_14120 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_13_fu_8260 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_12_fu_14376 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_14_fu_8516 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_13_fu_14632 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_15_fu_8772 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_14_fu_14888 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_16_fu_9028 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_15_fu_15144 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_17_fu_9284 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_16_fu_15400 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_18_fu_9540 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_17_fu_15656 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_19_fu_9796 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_18_fu_15912 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_1_fu_5188 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_fu_11304 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_20_fu_10052 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_19_fu_16168 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_21_fu_10308 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_20_fu_16424 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_22_fu_10564 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_21_fu_16680 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_23_fu_10820 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_22_fu_16936 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_2_fu_5444 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_1_fu_11560 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_3_fu_5700 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_2_fu_11816 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_4_fu_5956 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_3_fu_12072 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_5_fu_6212 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_4_fu_12328 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_6_fu_6468 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_5_fu_12584 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_7_fu_6724 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_6_fu_12840 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_8_fu_6980 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_7_fu_13096 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_10_9_fu_7236 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_8_fu_13352 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_10_fu_11076 <= grp_fu_25190_p1;
                ref_patch_dy_23_3_23_fu_17192 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_10_fu_7496 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_9_fu_7468 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_11_fu_7752 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_10_fu_7724 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_12_fu_8008 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_11_fu_7980 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_13_fu_8264 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_12_fu_8236 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_14_fu_8520 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_13_fu_8492 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_15_fu_8776 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_14_fu_8748 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_16_fu_9032 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_15_fu_9004 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_17_fu_9288 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_16_fu_9260 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_18_fu_9544 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_17_fu_9516 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_19_fu_9800 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_18_fu_9772 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_1_fu_5192 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_fu_5164 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_20_fu_10056 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_19_fu_10028 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_21_fu_10312 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_20_fu_10284 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_22_fu_10568 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_21_fu_10540 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_23_fu_10824 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_22_fu_10796 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_2_fu_5448 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_1_fu_5420 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_3_fu_5704 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_2_fu_5676 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_4_fu_5960 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_3_fu_5932 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_5_fu_6216 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_4_fu_6188 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_6_fu_6472 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_5_fu_6444 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_7_fu_6728 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_6_fu_6700 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_8_fu_6984 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_7_fu_6956 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_11_9_fu_7240 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_8_fu_7212 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_11_fu_11080 <= grp_fu_25190_p1;
                ref_patch_dx_23_4_23_fu_11052 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_10_fu_7500 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_9_fu_13616 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_11_fu_7756 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_10_fu_13872 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_12_fu_8012 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_11_fu_14128 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_13_fu_8268 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_12_fu_14384 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_14_fu_8524 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_13_fu_14640 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_15_fu_8780 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_14_fu_14896 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_16_fu_9036 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_15_fu_15152 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_17_fu_9292 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_16_fu_15408 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_18_fu_9548 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_17_fu_15664 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_19_fu_9804 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_18_fu_15920 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_1_fu_5196 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_fu_11312 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_20_fu_10060 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_19_fu_16176 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_21_fu_10316 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_20_fu_16432 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_22_fu_10572 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_21_fu_16688 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_23_fu_10828 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_22_fu_16944 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_2_fu_5452 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_1_fu_11568 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_3_fu_5708 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_2_fu_11824 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_4_fu_5964 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_3_fu_12080 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_5_fu_6220 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_4_fu_12336 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_6_fu_6476 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_5_fu_12592 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_7_fu_6732 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_6_fu_12848 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_8_fu_6988 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_7_fu_13104 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_12_9_fu_7244 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_8_fu_13360 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_12_fu_11084 <= grp_fu_25190_p1;
                ref_patch_dy_23_5_23_fu_17200 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_10_fu_7504 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_9_fu_7476 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_11_fu_7760 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_10_fu_7732 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_12_fu_8016 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_11_fu_7988 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_13_fu_8272 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_12_fu_8244 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_14_fu_8528 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_13_fu_8500 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_15_fu_8784 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_14_fu_8756 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_16_fu_9040 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_15_fu_9012 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_17_fu_9296 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_16_fu_9268 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_18_fu_9552 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_17_fu_9524 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_19_fu_9808 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_18_fu_9780 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_1_fu_5200 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_fu_5172 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_20_fu_10064 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_19_fu_10036 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_21_fu_10320 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_20_fu_10292 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_22_fu_10576 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_21_fu_10548 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_23_fu_10832 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_22_fu_10804 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_2_fu_5456 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_1_fu_5428 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_3_fu_5712 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_2_fu_5684 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_4_fu_5968 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_3_fu_5940 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_5_fu_6224 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_4_fu_6196 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_6_fu_6480 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_5_fu_6452 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_7_fu_6736 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_6_fu_6708 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_8_fu_6992 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_7_fu_6964 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_13_9_fu_7248 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_8_fu_7220 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_13_fu_11088 <= grp_fu_25190_p1;
                ref_patch_dx_23_6_23_fu_11060 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_10_fu_7508 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_9_fu_13624 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_11_fu_7764 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_10_fu_13880 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_12_fu_8020 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_11_fu_14136 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_13_fu_8276 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_12_fu_14392 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_14_fu_8532 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_13_fu_14648 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_15_fu_8788 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_14_fu_14904 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_16_fu_9044 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_15_fu_15160 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_17_fu_9300 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_16_fu_15416 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_18_fu_9556 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_17_fu_15672 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_19_fu_9812 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_18_fu_15928 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_1_fu_5204 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_fu_11320 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_20_fu_10068 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_19_fu_16184 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_21_fu_10324 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_20_fu_16440 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_22_fu_10580 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_21_fu_16696 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_23_fu_10836 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_22_fu_16952 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_2_fu_5460 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_1_fu_11576 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_3_fu_5716 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_2_fu_11832 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_4_fu_5972 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_3_fu_12088 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_5_fu_6228 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_4_fu_12344 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_6_fu_6484 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_5_fu_12600 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_7_fu_6740 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_6_fu_12856 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_8_fu_6996 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_7_fu_13112 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_14_9_fu_7252 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_8_fu_13368 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_14_fu_11092 <= grp_fu_25190_p1;
                ref_patch_dy_23_7_23_fu_17208 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_10_fu_7512 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_10_fu_7532 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_10_fu_13656 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_11_fu_7768 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_11_fu_7788 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_11_fu_13912 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_12_fu_8024 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_12_fu_8044 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_12_fu_14168 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_13_fu_8280 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_13_fu_8300 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_13_fu_14424 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_14_fu_8536 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_14_fu_8556 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_14_fu_14680 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_15_fu_8792 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_15_fu_8812 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_15_fu_14936 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_16_fu_9048 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_16_fu_9068 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_16_fu_15192 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_17_fu_9304 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_17_fu_9324 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_17_fu_15448 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_18_fu_9560 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_18_fu_9580 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_18_fu_15704 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_19_fu_9816 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_19_fu_9836 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_19_fu_15960 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_1_fu_5208 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_1_fu_5228 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_1_fu_11352 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_20_fu_10072 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_20_fu_10092 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_20_fu_16216 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_21_fu_10328 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_21_fu_10348 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_21_fu_16472 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_22_fu_10584 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_22_fu_10604 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_22_fu_16728 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_23_fu_10840 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_23_fu_10860 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_23_fu_16984 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_2_fu_5464 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_2_fu_5484 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_2_fu_11608 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_3_fu_5720 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_3_fu_5740 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_3_fu_11864 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_4_fu_5976 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_4_fu_5996 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_4_fu_12120 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_5_fu_6232 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_5_fu_6252 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_5_fu_12376 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_6_fu_6488 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_6_fu_6508 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_6_fu_12632 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_7_fu_6744 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_7_fu_6764 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_7_fu_12888 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_8_fu_7000 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_8_fu_7020 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_8_fu_13144 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_15_9_fu_7256 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_9_fu_7276 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_9_fu_13400 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_15_fu_11096 <= grp_fu_25187_p1;
                ref_patch_dx_23_20_fu_11116 <= grp_fu_25193_p1;
                ref_patch_dy_23_15_fu_17240 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_10_fu_7516 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_10_fu_7536 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_10_fu_13660 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_11_fu_7772 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_11_fu_7792 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_11_fu_13916 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_12_fu_8028 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_12_fu_8048 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_12_fu_14172 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_13_fu_8284 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_13_fu_8304 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_13_fu_14428 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_14_fu_8540 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_14_fu_8560 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_14_fu_14684 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_15_fu_8796 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_15_fu_8816 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_15_fu_14940 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_16_fu_9052 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_16_fu_9072 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_16_fu_15196 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_17_fu_9308 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_17_fu_9328 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_17_fu_15452 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_18_fu_9564 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_18_fu_9584 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_18_fu_15708 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_19_fu_9820 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_19_fu_9840 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_19_fu_15964 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_1_fu_5212 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_1_fu_5232 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_1_fu_11356 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_20_fu_10076 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_20_fu_10096 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_20_fu_16220 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_21_fu_10332 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_21_fu_10352 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_21_fu_16476 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_22_fu_10588 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_22_fu_10608 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_22_fu_16732 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_23_fu_10844 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_23_fu_10864 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_23_fu_16988 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_2_fu_5468 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_2_fu_5488 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_2_fu_11612 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_3_fu_5724 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_3_fu_5744 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_3_fu_11868 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_4_fu_5980 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_4_fu_6000 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_4_fu_12124 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_5_fu_6236 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_5_fu_6256 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_5_fu_12380 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_6_fu_6492 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_6_fu_6512 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_6_fu_12636 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_7_fu_6748 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_7_fu_6768 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_7_fu_12892 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_8_fu_7004 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_8_fu_7024 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_8_fu_13148 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_16_9_fu_7260 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_9_fu_7280 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_9_fu_13404 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_16_fu_11100 <= grp_fu_25187_p1;
                ref_patch_dx_23_21_fu_11120 <= grp_fu_25193_p1;
                ref_patch_dy_23_16_fu_17244 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_10_fu_7520 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_10_fu_13636 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_9_fu_13632 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_11_fu_7776 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_11_fu_13892 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_10_fu_13888 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_12_fu_8032 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_12_fu_14148 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_11_fu_14144 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_13_fu_8288 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_13_fu_14404 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_12_fu_14400 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_14_fu_8544 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_14_fu_14660 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_13_fu_14656 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_15_fu_8800 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_15_fu_14916 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_14_fu_14912 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_16_fu_9056 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_16_fu_15172 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_15_fu_15168 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_17_fu_9312 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_17_fu_15428 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_16_fu_15424 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_18_fu_9568 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_18_fu_15684 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_17_fu_15680 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_19_fu_9824 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_19_fu_15940 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_18_fu_15936 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_1_fu_5216 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_1_fu_11332 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_fu_11328 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_20_fu_10080 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_20_fu_16196 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_19_fu_16192 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_21_fu_10336 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_21_fu_16452 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_20_fu_16448 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_22_fu_10592 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_22_fu_16708 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_21_fu_16704 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_23_fu_10848 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_23_fu_16964 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_22_fu_16960 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_2_fu_5472 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_2_fu_11588 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_1_fu_11584 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_3_fu_5728 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_3_fu_11844 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_2_fu_11840 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_4_fu_5984 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_4_fu_12100 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_3_fu_12096 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_5_fu_6240 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_5_fu_12356 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_4_fu_12352 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_6_fu_6496 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_6_fu_12612 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_5_fu_12608 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_7_fu_6752 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_7_fu_12868 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_6_fu_12864 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_8_fu_7008 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_8_fu_13124 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_7_fu_13120 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_17_9_fu_7264 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_9_fu_13380 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_8_fu_13376 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_17_fu_11104 <= grp_fu_25193_p1;
                ref_patch_dy_23_10_fu_17220 <= grp_fu_25190_p1;
                ref_patch_dy_23_9_23_fu_17216 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_10_fu_7524 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_10_fu_13640 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_10_fu_13644 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_11_fu_7780 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_11_fu_13896 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_11_fu_13900 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_12_fu_8036 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_12_fu_14152 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_12_fu_14156 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_13_fu_8292 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_13_fu_14408 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_13_fu_14412 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_14_fu_8548 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_14_fu_14664 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_14_fu_14668 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_15_fu_8804 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_15_fu_14920 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_15_fu_14924 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_16_fu_9060 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_16_fu_15176 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_16_fu_15180 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_17_fu_9316 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_17_fu_15432 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_17_fu_15436 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_18_fu_9572 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_18_fu_15688 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_18_fu_15692 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_19_fu_9828 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_19_fu_15944 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_19_fu_15948 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_1_fu_5220 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_1_fu_11336 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_1_fu_11340 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_20_fu_10084 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_20_fu_16200 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_20_fu_16204 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_21_fu_10340 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_21_fu_16456 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_21_fu_16460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_22_fu_10596 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_22_fu_16712 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_22_fu_16716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_23_fu_10852 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_23_fu_16968 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_23_fu_16972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_2_fu_5476 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_2_fu_11592 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_2_fu_11596 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_3_fu_5732 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_3_fu_11848 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_3_fu_11852 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_4_fu_5988 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_4_fu_12104 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_4_fu_12108 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_5_fu_6244 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_5_fu_12360 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_5_fu_12364 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_6_fu_6500 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_6_fu_12616 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_6_fu_12620 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_7_fu_6756 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_7_fu_12872 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_7_fu_12876 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_8_fu_7012 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_8_fu_13128 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_8_fu_13132 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_18_9_fu_7268 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_9_fu_13384 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_9_fu_13388 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_18_fu_11108 <= grp_fu_25193_p1;
                ref_patch_dy_23_11_fu_17224 <= grp_fu_25187_p1;
                ref_patch_dy_23_12_fu_17228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_10_fu_7528 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_10_fu_13648 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_10_fu_13652 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_11_fu_7784 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_11_fu_13904 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_11_fu_13908 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_12_fu_8040 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_12_fu_14160 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_12_fu_14164 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_13_fu_8296 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_13_fu_14416 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_13_fu_14420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_14_fu_8552 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_14_fu_14672 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_14_fu_14676 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_15_fu_8808 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_15_fu_14928 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_15_fu_14932 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_16_fu_9064 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_16_fu_15184 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_16_fu_15188 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_17_fu_9320 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_17_fu_15440 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_17_fu_15444 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_18_fu_9576 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_18_fu_15696 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_18_fu_15700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_19_fu_9832 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_19_fu_15952 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_19_fu_15956 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_1_fu_5224 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_1_fu_11344 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_1_fu_11348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_20_fu_10088 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_20_fu_16208 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_20_fu_16212 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_21_fu_10344 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_21_fu_16464 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_21_fu_16468 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_22_fu_10600 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_22_fu_16720 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_22_fu_16724 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_23_fu_10856 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_23_fu_16976 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_23_fu_16980 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_2_fu_5480 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_2_fu_11600 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_2_fu_11604 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_3_fu_5736 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_3_fu_11856 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_3_fu_11860 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_4_fu_5992 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_4_fu_12112 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_4_fu_12116 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_5_fu_6248 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_5_fu_12368 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_5_fu_12372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_6_fu_6504 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_6_fu_12624 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_6_fu_12628 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_7_fu_6760 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_7_fu_12880 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_7_fu_12884 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_8_fu_7016 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_8_fu_13136 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_8_fu_13140 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_19_9_fu_7272 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_9_fu_13392 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_9_fu_13396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_19_fu_11112 <= grp_fu_25193_p1;
                ref_patch_dy_23_13_fu_17232 <= grp_fu_25187_p1;
                ref_patch_dy_23_14_fu_17236 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_10_fu_7712 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_11_fu_7968 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_12_fu_8224 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_13_fu_8480 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_14_fu_8736 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_15_fu_8992 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_16_fu_9248 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_17_fu_9504 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_18_fu_9760 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_19_fu_10016 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_1_fu_5408 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_20_fu_10272 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_21_fu_10528 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_22_fu_10784 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_1_23_fu_11040 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_2_fu_5664 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_3_fu_5920 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_4_fu_6176 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_5_fu_6432 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_6_fu_6688 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_7_fu_6944 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_8_fu_7200 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_9_fu_7456 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_1_fu_5152 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_10_fu_7540 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_10_fu_13664 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_10_fu_13668 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_11_fu_7796 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_11_fu_13920 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_11_fu_13924 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_12_fu_8052 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_12_fu_14176 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_12_fu_14180 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_13_fu_8308 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_13_fu_14432 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_13_fu_14436 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_14_fu_8564 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_14_fu_14688 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_14_fu_14692 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_15_fu_8820 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_15_fu_14944 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_15_fu_14948 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_16_fu_9076 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_16_fu_15200 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_16_fu_15204 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_17_fu_9332 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_17_fu_15456 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_17_fu_15460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_18_fu_9588 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_18_fu_15712 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_18_fu_15716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_19_fu_9844 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_19_fu_15968 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_19_fu_15972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_1_fu_5236 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_1_fu_11360 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_1_fu_11364 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_20_fu_10100 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_20_fu_16224 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_20_fu_16228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_21_fu_10356 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_21_fu_16480 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_21_fu_16484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_22_fu_10612 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_22_fu_16736 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_22_fu_16740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_23_fu_10868 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_23_fu_16992 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_23_fu_16996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_2_fu_5492 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_2_fu_11616 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_2_fu_11620 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_3_fu_5748 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_3_fu_11872 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_3_fu_11876 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_4_fu_6004 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_4_fu_12128 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_4_fu_12132 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_5_fu_6260 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_5_fu_12384 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_5_fu_12388 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_6_fu_6516 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_6_fu_12640 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_6_fu_12644 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_7_fu_6772 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_7_fu_12896 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_7_fu_12900 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_8_fu_7028 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_8_fu_13152 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_8_fu_13156 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_22_9_fu_7284 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_9_fu_13408 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_9_fu_13412 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_22_fu_11124 <= grp_fu_25193_p1;
                ref_patch_dy_23_17_fu_17248 <= grp_fu_25187_p1;
                ref_patch_dy_23_18_fu_17252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_10_fu_7544 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_10_fu_7560 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_10_fu_13688 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_11_fu_7800 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_11_fu_7816 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_11_fu_13944 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_12_fu_8056 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_12_fu_8072 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_12_fu_14200 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_13_fu_8312 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_13_fu_8328 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_13_fu_14456 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_14_fu_8568 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_14_fu_8584 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_14_fu_14712 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_15_fu_8824 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_15_fu_8840 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_15_fu_14968 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_16_fu_9080 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_16_fu_9096 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_16_fu_15224 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_17_fu_9336 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_17_fu_9352 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_17_fu_15480 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_18_fu_9592 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_18_fu_9608 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_18_fu_15736 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_19_fu_9848 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_19_fu_9864 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_19_fu_15992 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_1_fu_5240 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_1_fu_5256 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_1_fu_11384 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_20_fu_10104 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_20_fu_10120 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_20_fu_16248 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_21_fu_10360 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_21_fu_10376 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_21_fu_16504 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_22_fu_10616 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_22_fu_10632 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_22_fu_16760 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_23_fu_10872 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_23_fu_10888 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_23_fu_17016 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_2_fu_5496 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_2_fu_5512 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_2_fu_11640 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_3_fu_5752 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_3_fu_5768 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_3_fu_11896 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_4_fu_6008 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_4_fu_6024 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_4_fu_12152 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_5_fu_6264 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_5_fu_6280 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_5_fu_12408 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_6_fu_6520 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_6_fu_6536 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_6_fu_12664 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_7_fu_6776 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_7_fu_6792 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_7_fu_12920 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_8_fu_7032 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_8_fu_7048 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_8_fu_13176 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_23_9_fu_7288 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_9_fu_7304 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_9_fu_13432 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_23_fu_11128 <= grp_fu_25187_p1;
                ref_patch_dx_23_27_fu_11144 <= grp_fu_25193_p1;
                ref_patch_dy_23_23_fu_17272 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_10_fu_7548 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_10_fu_7564 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_10_fu_13692 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_11_fu_7804 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_11_fu_7820 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_11_fu_13948 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_12_fu_8060 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_12_fu_8076 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_12_fu_14204 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_13_fu_8316 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_13_fu_8332 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_13_fu_14460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_14_fu_8572 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_14_fu_8588 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_14_fu_14716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_15_fu_8828 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_15_fu_8844 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_15_fu_14972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_16_fu_9084 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_16_fu_9100 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_16_fu_15228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_17_fu_9340 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_17_fu_9356 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_17_fu_15484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_18_fu_9596 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_18_fu_9612 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_18_fu_15740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_19_fu_9852 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_19_fu_9868 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_19_fu_15996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_1_fu_5244 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_1_fu_5260 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_1_fu_11388 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_20_fu_10108 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_20_fu_10124 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_20_fu_16252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_21_fu_10364 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_21_fu_10380 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_21_fu_16508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_22_fu_10620 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_22_fu_10636 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_22_fu_16764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_23_fu_10876 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_23_fu_10892 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_23_fu_17020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_2_fu_5500 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_2_fu_5516 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_2_fu_11644 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_3_fu_5756 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_3_fu_5772 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_3_fu_11900 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_4_fu_6012 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_4_fu_6028 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_4_fu_12156 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_5_fu_6268 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_5_fu_6284 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_5_fu_12412 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_6_fu_6524 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_6_fu_6540 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_6_fu_12668 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_7_fu_6780 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_7_fu_6796 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_7_fu_12924 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_8_fu_7036 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_8_fu_7052 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_8_fu_13180 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_24_9_fu_7292 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_9_fu_7308 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_9_fu_13436 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_24_fu_11132 <= grp_fu_25187_p1;
                ref_patch_dx_23_28_fu_11148 <= grp_fu_25193_p1;
                ref_patch_dy_23_24_fu_17276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_10_fu_7552 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_10_fu_13672 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_10_fu_13676 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_11_fu_7808 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_11_fu_13928 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_11_fu_13932 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_12_fu_8064 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_12_fu_14184 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_12_fu_14188 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_13_fu_8320 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_13_fu_14440 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_13_fu_14444 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_14_fu_8576 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_14_fu_14696 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_14_fu_14700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_15_fu_8832 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_15_fu_14952 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_15_fu_14956 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_16_fu_9088 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_16_fu_15208 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_16_fu_15212 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_17_fu_9344 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_17_fu_15464 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_17_fu_15468 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_18_fu_9600 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_18_fu_15720 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_18_fu_15724 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_19_fu_9856 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_19_fu_15976 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_19_fu_15980 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_1_fu_5248 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_1_fu_11368 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_1_fu_11372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_20_fu_10112 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_20_fu_16232 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_20_fu_16236 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_21_fu_10368 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_21_fu_16488 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_21_fu_16492 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_22_fu_10624 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_22_fu_16744 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_22_fu_16748 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_23_fu_10880 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_23_fu_17000 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_23_fu_17004 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_2_fu_5504 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_2_fu_11624 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_2_fu_11628 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_3_fu_5760 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_3_fu_11880 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_3_fu_11884 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_4_fu_6016 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_4_fu_12136 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_4_fu_12140 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_5_fu_6272 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_5_fu_12392 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_5_fu_12396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_6_fu_6528 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_6_fu_12648 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_6_fu_12652 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_7_fu_6784 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_7_fu_12904 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_7_fu_12908 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_8_fu_7040 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_8_fu_13160 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_8_fu_13164 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_25_9_fu_7296 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_9_fu_13416 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_9_fu_13420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_25_fu_11136 <= grp_fu_25193_p1;
                ref_patch_dy_23_19_fu_17256 <= grp_fu_25187_p1;
                ref_patch_dy_23_20_fu_17260 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_10_fu_7556 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_10_fu_13680 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_10_fu_13684 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_11_fu_7812 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_11_fu_13936 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_11_fu_13940 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_12_fu_8068 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_12_fu_14192 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_12_fu_14196 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_13_fu_8324 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_13_fu_14448 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_13_fu_14452 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_14_fu_8580 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_14_fu_14704 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_14_fu_14708 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_15_fu_8836 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_15_fu_14960 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_15_fu_14964 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_16_fu_9092 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_16_fu_15216 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_16_fu_15220 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_17_fu_9348 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_17_fu_15472 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_17_fu_15476 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_18_fu_9604 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_18_fu_15728 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_18_fu_15732 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_19_fu_9860 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_19_fu_15984 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_19_fu_15988 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_1_fu_5252 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_1_fu_11376 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_1_fu_11380 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_20_fu_10116 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_20_fu_16240 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_20_fu_16244 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_21_fu_10372 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_21_fu_16496 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_21_fu_16500 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_22_fu_10628 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_22_fu_16752 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_22_fu_16756 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_23_fu_10884 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_23_fu_17008 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_23_fu_17012 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_2_fu_5508 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_2_fu_11632 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_2_fu_11636 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_3_fu_5764 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_3_fu_11888 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_3_fu_11892 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_4_fu_6020 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_4_fu_12144 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_4_fu_12148 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_5_fu_6276 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_5_fu_12400 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_5_fu_12404 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_6_fu_6532 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_6_fu_12656 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_6_fu_12660 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_7_fu_6788 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_7_fu_12912 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_7_fu_12916 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_8_fu_7044 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_8_fu_13168 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_8_fu_13172 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_26_9_fu_7300 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_9_fu_13424 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_9_fu_13428 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_26_fu_11140 <= grp_fu_25193_p1;
                ref_patch_dy_23_21_fu_17264 <= grp_fu_25187_p1;
                ref_patch_dy_23_22_fu_17268 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_10_fu_7568 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_10_fu_13696 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_10_fu_13700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_11_fu_7824 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_11_fu_13952 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_11_fu_13956 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_12_fu_8080 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_12_fu_14208 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_12_fu_14212 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_13_fu_8336 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_13_fu_14464 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_13_fu_14468 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_14_fu_8592 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_14_fu_14720 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_14_fu_14724 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_15_fu_8848 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_15_fu_14976 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_15_fu_14980 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_16_fu_9104 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_16_fu_15232 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_16_fu_15236 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_17_fu_9360 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_17_fu_15488 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_17_fu_15492 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_18_fu_9616 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_18_fu_15744 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_18_fu_15748 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_19_fu_9872 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_19_fu_16000 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_19_fu_16004 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_1_fu_5264 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_1_fu_11392 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_1_fu_11396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_20_fu_10128 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_20_fu_16256 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_20_fu_16260 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_21_fu_10384 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_21_fu_16512 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_21_fu_16516 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_22_fu_10640 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_22_fu_16768 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_22_fu_16772 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_23_fu_10896 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_23_fu_17024 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_23_fu_17028 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_2_fu_5520 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_2_fu_11648 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_2_fu_11652 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_3_fu_5776 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_3_fu_11904 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_3_fu_11908 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_4_fu_6032 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_4_fu_12160 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_4_fu_12164 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_5_fu_6288 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_5_fu_12416 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_5_fu_12420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_6_fu_6544 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_6_fu_12672 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_6_fu_12676 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_7_fu_6800 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_7_fu_12928 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_7_fu_12932 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_8_fu_7056 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_8_fu_13184 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_8_fu_13188 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_29_9_fu_7312 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_9_fu_13440 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_9_fu_13444 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_29_fu_11152 <= grp_fu_25193_p1;
                ref_patch_dy_23_25_fu_17280 <= grp_fu_25187_p1;
                ref_patch_dy_23_26_fu_17284 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_10_fu_7716 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_10_fu_7744 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_11_fu_7972 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_11_fu_8000 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_12_fu_8228 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_12_fu_8256 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_13_fu_8484 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_13_fu_8512 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_14_fu_8740 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_14_fu_8768 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_15_fu_8996 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_15_fu_9024 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_16_fu_9252 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_16_fu_9280 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_17_fu_9508 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_17_fu_9536 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_18_fu_9764 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_18_fu_9792 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_19_fu_10020 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_19_fu_10048 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_1_fu_5412 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_1_fu_5440 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_20_fu_10276 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_20_fu_10304 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_21_fu_10532 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_21_fu_10560 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_22_fu_10788 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_22_fu_10816 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_2_23_fu_11044 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_23_fu_11072 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_2_fu_5668 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_2_fu_5696 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_3_fu_5924 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_3_fu_5952 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_4_fu_6180 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_4_fu_6208 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_5_fu_6436 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_5_fu_6464 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_6_fu_6692 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_6_fu_6720 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_7_fu_6948 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_7_fu_6976 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_8_fu_7204 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_8_fu_7232 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_9_fu_7460 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_9_fu_7488 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_2_fu_5156 <= grp_fu_25187_p1;
                ref_patch_dx_23_9_fu_5184 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_10_fu_7572 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_10_fu_13704 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_10_fu_13708 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_11_fu_7828 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_11_fu_13960 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_11_fu_13964 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_12_fu_8084 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_12_fu_14216 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_12_fu_14220 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_13_fu_8340 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_13_fu_14472 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_13_fu_14476 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_14_fu_8596 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_14_fu_14728 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_14_fu_14732 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_15_fu_8852 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_15_fu_14984 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_15_fu_14988 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_16_fu_9108 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_16_fu_15240 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_16_fu_15244 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_17_fu_9364 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_17_fu_15496 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_17_fu_15500 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_18_fu_9620 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_18_fu_15752 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_18_fu_15756 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_19_fu_9876 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_19_fu_16008 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_19_fu_16012 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_1_fu_5268 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_1_fu_11400 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_1_fu_11404 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_20_fu_10132 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_20_fu_16264 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_20_fu_16268 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_21_fu_10388 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_21_fu_16520 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_21_fu_16524 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_22_fu_10644 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_22_fu_16776 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_22_fu_16780 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_23_fu_10900 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_23_fu_17032 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_23_fu_17036 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_2_fu_5524 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_2_fu_11656 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_2_fu_11660 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_3_fu_5780 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_3_fu_11912 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_3_fu_11916 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_4_fu_6036 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_4_fu_12168 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_4_fu_12172 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_5_fu_6292 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_5_fu_12424 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_5_fu_12428 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_6_fu_6548 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_6_fu_12680 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_6_fu_12684 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_7_fu_6804 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_7_fu_12936 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_7_fu_12940 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_8_fu_7060 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_8_fu_13192 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_8_fu_13196 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_30_9_fu_7316 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_9_fu_13448 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_9_fu_13452 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_30_fu_11156 <= grp_fu_25193_p1;
                ref_patch_dy_23_27_fu_17288 <= grp_fu_25187_p1;
                ref_patch_dy_23_28_fu_17292 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_10_fu_7576 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_10_fu_7588 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_10_fu_13720 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_11_fu_7832 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_11_fu_7844 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_11_fu_13976 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_12_fu_8088 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_12_fu_8100 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_12_fu_14232 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_13_fu_8344 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_13_fu_8356 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_13_fu_14488 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_14_fu_8600 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_14_fu_8612 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_14_fu_14744 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_15_fu_8856 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_15_fu_8868 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_15_fu_15000 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_16_fu_9112 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_16_fu_9124 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_16_fu_15256 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_17_fu_9368 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_17_fu_9380 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_17_fu_15512 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_18_fu_9624 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_18_fu_9636 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_18_fu_15768 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_19_fu_9880 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_19_fu_9892 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_19_fu_16024 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_1_fu_5272 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_1_fu_5284 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_1_fu_11416 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_20_fu_10136 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_20_fu_10148 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_20_fu_16280 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_21_fu_10392 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_21_fu_10404 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_21_fu_16536 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_22_fu_10648 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_22_fu_10660 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_22_fu_16792 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_23_fu_10904 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_23_fu_10916 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_23_fu_17048 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_2_fu_5528 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_2_fu_5540 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_2_fu_11672 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_3_fu_5784 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_3_fu_5796 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_3_fu_11928 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_4_fu_6040 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_4_fu_6052 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_4_fu_12184 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_5_fu_6296 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_5_fu_6308 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_5_fu_12440 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_6_fu_6552 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_6_fu_6564 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_6_fu_12696 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_7_fu_6808 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_7_fu_6820 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_7_fu_12952 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_8_fu_7064 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_8_fu_7076 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_8_fu_13208 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_31_9_fu_7320 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_9_fu_7332 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_9_fu_13464 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_31_fu_11160 <= grp_fu_25187_p1;
                ref_patch_dx_23_34_fu_11172 <= grp_fu_25193_p1;
                ref_patch_dy_23_31_fu_17304 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_10_fu_7580 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_10_fu_7592 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_10_fu_13724 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_11_fu_7836 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_11_fu_7848 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_11_fu_13980 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_12_fu_8092 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_12_fu_8104 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_12_fu_14236 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_13_fu_8348 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_13_fu_8360 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_13_fu_14492 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_14_fu_8604 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_14_fu_8616 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_14_fu_14748 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_15_fu_8860 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_15_fu_8872 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_15_fu_15004 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_16_fu_9116 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_16_fu_9128 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_16_fu_15260 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_17_fu_9372 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_17_fu_9384 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_17_fu_15516 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_18_fu_9628 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_18_fu_9640 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_18_fu_15772 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_19_fu_9884 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_19_fu_9896 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_19_fu_16028 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_1_fu_5276 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_1_fu_5288 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_1_fu_11420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_20_fu_10140 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_20_fu_10152 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_20_fu_16284 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_21_fu_10396 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_21_fu_10408 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_21_fu_16540 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_22_fu_10652 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_22_fu_10664 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_22_fu_16796 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_23_fu_10908 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_23_fu_10920 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_23_fu_17052 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_2_fu_5532 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_2_fu_5544 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_2_fu_11676 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_3_fu_5788 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_3_fu_5800 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_3_fu_11932 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_4_fu_6044 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_4_fu_6056 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_4_fu_12188 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_5_fu_6300 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_5_fu_6312 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_5_fu_12444 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_6_fu_6556 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_6_fu_6568 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_6_fu_12700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_7_fu_6812 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_7_fu_6824 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_7_fu_12956 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_8_fu_7068 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_8_fu_7080 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_8_fu_13212 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_32_9_fu_7324 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_9_fu_7336 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_9_fu_13468 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_32_fu_11164 <= grp_fu_25187_p1;
                ref_patch_dx_23_35_fu_11176 <= grp_fu_25193_p1;
                ref_patch_dy_23_32_fu_17308 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_10_fu_7584 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_10_fu_13712 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_10_fu_13716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_11_fu_7840 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_11_fu_13968 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_11_fu_13972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_12_fu_8096 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_12_fu_14224 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_12_fu_14228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_13_fu_8352 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_13_fu_14480 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_13_fu_14484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_14_fu_8608 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_14_fu_14736 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_14_fu_14740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_15_fu_8864 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_15_fu_14992 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_15_fu_14996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_16_fu_9120 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_16_fu_15248 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_16_fu_15252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_17_fu_9376 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_17_fu_15504 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_17_fu_15508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_18_fu_9632 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_18_fu_15760 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_18_fu_15764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_19_fu_9888 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_19_fu_16016 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_19_fu_16020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_1_fu_5280 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_1_fu_11408 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_1_fu_11412 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_20_fu_10144 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_20_fu_16272 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_20_fu_16276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_21_fu_10400 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_21_fu_16528 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_21_fu_16532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_22_fu_10656 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_22_fu_16784 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_22_fu_16788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_23_fu_10912 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_23_fu_17040 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_23_fu_17044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_2_fu_5536 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_2_fu_11664 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_2_fu_11668 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_3_fu_5792 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_3_fu_11920 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_3_fu_11924 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_4_fu_6048 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_4_fu_12176 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_4_fu_12180 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_5_fu_6304 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_5_fu_12432 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_5_fu_12436 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_6_fu_6560 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_6_fu_12688 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_6_fu_12692 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_7_fu_6816 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_7_fu_12944 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_7_fu_12948 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_8_fu_7072 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_8_fu_13200 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_8_fu_13204 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_33_9_fu_7328 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_9_fu_13456 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_9_fu_13460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_33_fu_11168 <= grp_fu_25193_p1;
                ref_patch_dy_23_29_fu_17296 <= grp_fu_25187_p1;
                ref_patch_dy_23_30_fu_17300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_10_fu_7596 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_10_fu_13728 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_10_fu_13732 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_11_fu_7852 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_11_fu_13984 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_11_fu_13988 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_12_fu_8108 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_12_fu_14240 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_12_fu_14244 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_13_fu_8364 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_13_fu_14496 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_13_fu_14500 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_14_fu_8620 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_14_fu_14752 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_14_fu_14756 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_15_fu_8876 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_15_fu_15008 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_15_fu_15012 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_16_fu_9132 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_16_fu_15264 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_16_fu_15268 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_17_fu_9388 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_17_fu_15520 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_17_fu_15524 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_18_fu_9644 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_18_fu_15776 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_18_fu_15780 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_19_fu_9900 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_19_fu_16032 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_19_fu_16036 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_1_fu_5292 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_1_fu_11424 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_1_fu_11428 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_20_fu_10156 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_20_fu_16288 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_20_fu_16292 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_21_fu_10412 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_21_fu_16544 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_21_fu_16548 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_22_fu_10668 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_22_fu_16800 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_22_fu_16804 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_23_fu_10924 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_23_fu_17056 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_23_fu_17060 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_2_fu_5548 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_2_fu_11680 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_2_fu_11684 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_3_fu_5804 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_3_fu_11936 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_3_fu_11940 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_4_fu_6060 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_4_fu_12192 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_4_fu_12196 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_5_fu_6316 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_5_fu_12448 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_5_fu_12452 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_6_fu_6572 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_6_fu_12704 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_6_fu_12708 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_7_fu_6828 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_7_fu_12960 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_7_fu_12964 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_8_fu_7084 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_8_fu_13216 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_8_fu_13220 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_36_9_fu_7340 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_9_fu_13472 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_9_fu_13476 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_36_fu_11180 <= grp_fu_25193_p1;
                ref_patch_dy_23_33_fu_17312 <= grp_fu_25187_p1;
                ref_patch_dy_23_34_fu_17316 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_10_fu_7600 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_10_fu_13736 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_10_fu_13740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_11_fu_7856 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_11_fu_13992 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_11_fu_13996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_12_fu_8112 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_12_fu_14248 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_12_fu_14252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_13_fu_8368 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_13_fu_14504 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_13_fu_14508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_14_fu_8624 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_14_fu_14760 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_14_fu_14764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_15_fu_8880 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_15_fu_15016 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_15_fu_15020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_16_fu_9136 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_16_fu_15272 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_16_fu_15276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_17_fu_9392 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_17_fu_15528 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_17_fu_15532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_18_fu_9648 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_18_fu_15784 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_18_fu_15788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_19_fu_9904 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_19_fu_16040 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_19_fu_16044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_1_fu_5296 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_1_fu_11432 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_1_fu_11436 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_20_fu_10160 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_20_fu_16296 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_20_fu_16300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_21_fu_10416 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_21_fu_16552 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_21_fu_16556 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_22_fu_10672 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_22_fu_16808 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_22_fu_16812 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_23_fu_10928 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_23_fu_17064 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_23_fu_17068 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_2_fu_5552 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_2_fu_11688 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_2_fu_11692 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_3_fu_5808 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_3_fu_11944 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_3_fu_11948 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_4_fu_6064 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_4_fu_12200 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_4_fu_12204 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_5_fu_6320 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_5_fu_12456 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_5_fu_12460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_6_fu_6576 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_6_fu_12712 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_6_fu_12716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_7_fu_6832 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_7_fu_12968 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_7_fu_12972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_8_fu_7088 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_8_fu_13224 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_8_fu_13228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_37_9_fu_7344 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_9_fu_13480 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_9_fu_13484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_37_fu_11184 <= grp_fu_25193_p1;
                ref_patch_dy_23_35_fu_17320 <= grp_fu_25187_p1;
                ref_patch_dy_23_36_fu_17324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_10_fu_7604 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_10_fu_13744 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_10_fu_13748 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_11_fu_7860 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_11_fu_14000 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_11_fu_14004 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_12_fu_8116 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_12_fu_14256 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_12_fu_14260 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_13_fu_8372 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_13_fu_14512 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_13_fu_14516 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_14_fu_8628 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_14_fu_14768 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_14_fu_14772 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_15_fu_8884 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_15_fu_15024 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_15_fu_15028 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_16_fu_9140 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_16_fu_15280 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_16_fu_15284 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_17_fu_9396 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_17_fu_15536 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_17_fu_15540 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_18_fu_9652 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_18_fu_15792 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_18_fu_15796 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_19_fu_9908 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_19_fu_16048 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_19_fu_16052 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_1_fu_5300 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_1_fu_11440 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_1_fu_11444 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_20_fu_10164 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_20_fu_16304 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_20_fu_16308 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_21_fu_10420 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_21_fu_16560 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_21_fu_16564 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_22_fu_10676 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_22_fu_16816 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_22_fu_16820 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_23_fu_10932 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_23_fu_17072 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_23_fu_17076 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_2_fu_5556 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_2_fu_11696 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_2_fu_11700 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_3_fu_5812 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_3_fu_11952 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_3_fu_11956 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_4_fu_6068 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_4_fu_12208 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_4_fu_12212 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_5_fu_6324 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_5_fu_12464 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_5_fu_12468 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_6_fu_6580 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_6_fu_12720 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_6_fu_12724 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_7_fu_6836 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_7_fu_12976 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_7_fu_12980 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_8_fu_7092 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_8_fu_13232 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_8_fu_13236 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_38_9_fu_7348 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_9_fu_13488 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_9_fu_13492 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_38_fu_11188 <= grp_fu_25190_p1;
                ref_patch_dy_23_37_fu_17328 <= grp_fu_25187_p1;
                ref_patch_dy_23_38_fu_17332 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_10_fu_7608 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_10_fu_7616 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_10_fu_13752 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_11_fu_7864 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_11_fu_7872 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_11_fu_14008 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_12_fu_8120 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_12_fu_8128 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_12_fu_14264 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_13_fu_8376 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_13_fu_8384 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_13_fu_14520 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_14_fu_8632 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_14_fu_8640 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_14_fu_14776 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_15_fu_8888 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_15_fu_8896 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_15_fu_15032 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_16_fu_9144 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_16_fu_9152 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_16_fu_15288 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_17_fu_9400 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_17_fu_9408 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_17_fu_15544 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_18_fu_9656 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_18_fu_9664 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_18_fu_15800 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_19_fu_9912 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_19_fu_9920 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_19_fu_16056 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_1_fu_5304 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_1_fu_5312 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_1_fu_11448 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_20_fu_10168 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_20_fu_10176 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_20_fu_16312 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_21_fu_10424 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_21_fu_10432 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_21_fu_16568 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_22_fu_10680 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_22_fu_10688 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_22_fu_16824 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_23_fu_10936 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_23_fu_10944 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_23_fu_17080 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_2_fu_5560 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_2_fu_5568 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_2_fu_11704 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_3_fu_5816 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_3_fu_5824 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_3_fu_11960 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_4_fu_6072 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_4_fu_6080 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_4_fu_12216 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_5_fu_6328 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_5_fu_6336 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_5_fu_12472 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_6_fu_6584 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_6_fu_6592 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_6_fu_12728 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_7_fu_6840 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_7_fu_6848 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_7_fu_12984 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_8_fu_7096 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_8_fu_7104 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_8_fu_13240 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_39_9_fu_7352 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_9_fu_7360 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_9_fu_13496 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_39_fu_11192 <= grp_fu_25187_p1;
                ref_patch_dx_23_41_fu_11200 <= grp_fu_25193_p1;
                ref_patch_dy_23_39_fu_17336 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_10_fu_7720 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_10_fu_13860 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_11_fu_7976 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_11_fu_14116 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_12_fu_8232 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_12_fu_14372 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_13_fu_8488 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_13_fu_14628 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_14_fu_8744 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_14_fu_14884 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_15_fu_9000 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_15_fu_15140 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_16_fu_9256 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_16_fu_15396 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_17_fu_9512 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_17_fu_15652 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_18_fu_9768 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_18_fu_15908 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_19_fu_10024 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_19_fu_16164 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_1_fu_5416 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_1_fu_11556 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_20_fu_10280 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_20_fu_16420 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_21_fu_10536 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_21_fu_16676 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_22_fu_10792 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_22_fu_16932 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_3_23_fu_11048 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_23_fu_17188 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_2_fu_5672 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_2_fu_11812 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_3_fu_5928 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_3_fu_12068 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_4_fu_6184 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_4_fu_12324 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_5_fu_6440 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_5_fu_12580 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_6_fu_6696 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_6_fu_12836 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_7_fu_6952 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_7_fu_13092 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_8_fu_7208 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_8_fu_13348 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_9_fu_7464 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_9_fu_13604 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_3_fu_5160 <= grp_fu_25190_p1;
                ref_patch_dy_23_2_fu_11300 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_10_fu_7612 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_10_fu_7620 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_10_fu_13756 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_11_fu_7868 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_11_fu_7876 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_11_fu_14012 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_12_fu_8124 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_12_fu_8132 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_12_fu_14268 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_13_fu_8380 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_13_fu_8388 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_13_fu_14524 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_14_fu_8636 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_14_fu_8644 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_14_fu_14780 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_15_fu_8892 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_15_fu_8900 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_15_fu_15036 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_16_fu_9148 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_16_fu_9156 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_16_fu_15292 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_17_fu_9404 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_17_fu_9412 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_17_fu_15548 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_18_fu_9660 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_18_fu_9668 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_18_fu_15804 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_19_fu_9916 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_19_fu_9924 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_19_fu_16060 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_1_fu_5308 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_1_fu_5316 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_1_fu_11452 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_20_fu_10172 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_20_fu_10180 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_20_fu_16316 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_21_fu_10428 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_21_fu_10436 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_21_fu_16572 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_22_fu_10684 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_22_fu_10692 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_22_fu_16828 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_23_fu_10940 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_23_fu_10948 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_23_fu_17084 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_2_fu_5564 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_2_fu_5572 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_2_fu_11708 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_3_fu_5820 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_3_fu_5828 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_3_fu_11964 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_4_fu_6076 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_4_fu_6084 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_4_fu_12220 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_5_fu_6332 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_5_fu_6340 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_5_fu_12476 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_6_fu_6588 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_6_fu_6596 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_6_fu_12732 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_7_fu_6844 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_7_fu_6852 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_7_fu_12988 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_8_fu_7100 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_8_fu_7108 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_8_fu_13244 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_40_9_fu_7356 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_9_fu_7364 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_9_fu_13500 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_40_fu_11196 <= grp_fu_25187_p1;
                ref_patch_dx_23_42_fu_11204 <= grp_fu_25193_p1;
                ref_patch_dy_23_40_fu_17340 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_10_fu_7624 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_10_fu_13760 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_10_fu_13764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_11_fu_7880 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_11_fu_14016 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_11_fu_14020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_12_fu_8136 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_12_fu_14272 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_12_fu_14276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_13_fu_8392 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_13_fu_14528 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_13_fu_14532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_14_fu_8648 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_14_fu_14784 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_14_fu_14788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_15_fu_8904 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_15_fu_15040 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_15_fu_15044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_16_fu_9160 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_16_fu_15296 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_16_fu_15300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_17_fu_9416 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_17_fu_15552 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_17_fu_15556 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_18_fu_9672 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_18_fu_15808 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_18_fu_15812 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_19_fu_9928 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_19_fu_16064 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_19_fu_16068 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_1_fu_5320 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_1_fu_11456 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_1_fu_11460 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_20_fu_10184 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_20_fu_16320 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_20_fu_16324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_21_fu_10440 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_21_fu_16576 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_21_fu_16580 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_22_fu_10696 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_22_fu_16832 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_22_fu_16836 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_23_fu_10952 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_23_fu_17088 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_23_fu_17092 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_2_fu_5576 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_2_fu_11712 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_2_fu_11716 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_3_fu_5832 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_3_fu_11968 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_3_fu_11972 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_4_fu_6088 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_4_fu_12224 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_4_fu_12228 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_5_fu_6344 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_5_fu_12480 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_5_fu_12484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_6_fu_6600 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_6_fu_12736 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_6_fu_12740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_7_fu_6856 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_7_fu_12992 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_7_fu_12996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_8_fu_7112 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_8_fu_13248 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_8_fu_13252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_43_9_fu_7368 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_9_fu_13504 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_9_fu_13508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_43_fu_11208 <= grp_fu_25193_p1;
                ref_patch_dy_23_41_fu_17344 <= grp_fu_25187_p1;
                ref_patch_dy_23_42_fu_17348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_10_fu_7628 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_10_fu_13768 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_10_fu_13772 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_11_fu_7884 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_11_fu_14024 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_11_fu_14028 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_12_fu_8140 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_12_fu_14280 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_12_fu_14284 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_13_fu_8396 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_13_fu_14536 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_13_fu_14540 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_14_fu_8652 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_14_fu_14792 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_14_fu_14796 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_15_fu_8908 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_15_fu_15048 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_15_fu_15052 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_16_fu_9164 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_16_fu_15304 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_16_fu_15308 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_17_fu_9420 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_17_fu_15560 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_17_fu_15564 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_18_fu_9676 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_18_fu_15816 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_18_fu_15820 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_19_fu_9932 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_19_fu_16072 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_19_fu_16076 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_1_fu_5324 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_1_fu_11464 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_1_fu_11468 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_20_fu_10188 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_20_fu_16328 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_20_fu_16332 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_21_fu_10444 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_21_fu_16584 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_21_fu_16588 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_22_fu_10700 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_22_fu_16840 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_22_fu_16844 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_23_fu_10956 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_23_fu_17096 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_23_fu_17100 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_2_fu_5580 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_2_fu_11720 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_2_fu_11724 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_3_fu_5836 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_3_fu_11976 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_3_fu_11980 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_4_fu_6092 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_4_fu_12232 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_4_fu_12236 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_5_fu_6348 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_5_fu_12488 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_5_fu_12492 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_6_fu_6604 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_6_fu_12744 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_6_fu_12748 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_7_fu_6860 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_7_fu_13000 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_7_fu_13004 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_8_fu_7116 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_8_fu_13256 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_8_fu_13260 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_44_9_fu_7372 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_9_fu_13512 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_9_fu_13516 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_44_fu_11212 <= grp_fu_25190_p1;
                ref_patch_dy_23_43_fu_17352 <= grp_fu_25187_p1;
                ref_patch_dy_23_44_fu_17356 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_10_fu_7632 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_10_fu_7636 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_10_fu_13776 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_11_fu_7888 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_11_fu_7892 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_11_fu_14032 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_12_fu_8144 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_12_fu_8148 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_12_fu_14288 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_13_fu_8400 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_13_fu_8404 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_13_fu_14544 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_14_fu_8656 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_14_fu_8660 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_14_fu_14800 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_15_fu_8912 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_15_fu_8916 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_15_fu_15056 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_16_fu_9168 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_16_fu_9172 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_16_fu_15312 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_17_fu_9424 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_17_fu_9428 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_17_fu_15568 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_18_fu_9680 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_18_fu_9684 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_18_fu_15824 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_19_fu_9936 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_19_fu_9940 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_19_fu_16080 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_1_fu_5328 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_1_fu_5332 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_1_fu_11472 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_20_fu_10192 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_20_fu_10196 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_20_fu_16336 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_21_fu_10448 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_21_fu_10452 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_21_fu_16592 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_22_fu_10704 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_22_fu_10708 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_22_fu_16848 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_23_fu_10960 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_23_fu_10964 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_23_fu_17104 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_2_fu_5584 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_2_fu_5588 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_2_fu_11728 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_3_fu_5840 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_3_fu_5844 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_3_fu_11984 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_4_fu_6096 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_4_fu_6100 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_4_fu_12240 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_5_fu_6352 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_5_fu_6356 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_5_fu_12496 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_6_fu_6608 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_6_fu_6612 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_6_fu_12752 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_7_fu_6864 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_7_fu_6868 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_7_fu_13008 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_8_fu_7120 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_8_fu_7124 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_8_fu_13264 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_45_9_fu_7376 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_9_fu_7380 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_9_fu_13520 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_45_fu_11216 <= grp_fu_25187_p1;
                ref_patch_dx_23_46_fu_11220 <= grp_fu_25193_p1;
                ref_patch_dy_23_45_fu_17360 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_10_fu_7640 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_10_fu_13780 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_10_fu_13784 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_11_fu_7896 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_11_fu_14036 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_11_fu_14040 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_12_fu_8152 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_12_fu_14292 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_12_fu_14296 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_13_fu_8408 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_13_fu_14548 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_13_fu_14552 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_14_fu_8664 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_14_fu_14804 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_14_fu_14808 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_15_fu_8920 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_15_fu_15060 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_15_fu_15064 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_16_fu_9176 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_16_fu_15316 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_16_fu_15320 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_17_fu_9432 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_17_fu_15572 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_17_fu_15576 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_18_fu_9688 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_18_fu_15828 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_18_fu_15832 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_19_fu_9944 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_19_fu_16084 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_19_fu_16088 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_1_fu_5336 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_1_fu_11476 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_1_fu_11480 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_20_fu_10200 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_20_fu_16340 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_20_fu_16344 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_21_fu_10456 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_21_fu_16596 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_21_fu_16600 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_22_fu_10712 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_22_fu_16852 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_22_fu_16856 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_23_fu_10968 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_23_fu_17108 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_23_fu_17112 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_2_fu_5592 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_2_fu_11732 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_2_fu_11736 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_3_fu_5848 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_3_fu_11988 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_3_fu_11992 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_4_fu_6104 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_4_fu_12244 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_4_fu_12248 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_5_fu_6360 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_5_fu_12500 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_5_fu_12504 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_6_fu_6616 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_6_fu_12756 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_6_fu_12760 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_7_fu_6872 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_7_fu_13012 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_7_fu_13016 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_8_fu_7128 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_8_fu_13268 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_8_fu_13272 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_47_9_fu_7384 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_9_fu_13524 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_9_fu_13528 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_47_fu_11224 <= grp_fu_25190_p1;
                ref_patch_dy_23_46_fu_17364 <= grp_fu_25187_p1;
                ref_patch_dy_23_47_fu_17368 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_10_fu_7644 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_10_fu_7648 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_10_fu_13788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_11_fu_7900 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_11_fu_7904 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_11_fu_14044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_12_fu_8156 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_12_fu_8160 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_12_fu_14300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_13_fu_8412 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_13_fu_8416 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_13_fu_14556 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_14_fu_8668 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_14_fu_8672 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_14_fu_14812 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_15_fu_8924 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_15_fu_8928 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_15_fu_15068 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_16_fu_9180 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_16_fu_9184 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_16_fu_15324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_17_fu_9436 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_17_fu_9440 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_17_fu_15580 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_18_fu_9692 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_18_fu_9696 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_18_fu_15836 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_19_fu_9948 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_19_fu_9952 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_19_fu_16092 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_1_fu_5340 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_1_fu_5344 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_1_fu_11484 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_20_fu_10204 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_20_fu_10208 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_20_fu_16348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_21_fu_10460 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_21_fu_10464 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_21_fu_16604 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_22_fu_10716 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_22_fu_10720 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_22_fu_16860 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_23_fu_10972 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_23_fu_10976 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_23_fu_17116 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_2_fu_5596 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_2_fu_5600 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_2_fu_11740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_3_fu_5852 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_3_fu_5856 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_3_fu_11996 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_4_fu_6108 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_4_fu_6112 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_4_fu_12252 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_5_fu_6364 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_5_fu_6368 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_5_fu_12508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_6_fu_6620 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_6_fu_6624 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_6_fu_12764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_7_fu_6876 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_7_fu_6880 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_7_fu_13020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_8_fu_7132 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_8_fu_7136 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_8_fu_13276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_48_9_fu_7388 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_9_fu_7392 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_9_fu_13532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_48_fu_11228 <= grp_fu_25187_p1;
                ref_patch_dx_23_49_fu_11232 <= grp_fu_25193_p1;
                ref_patch_dy_23_48_fu_17372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_10_fu_7652 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_10_fu_13792 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_10_fu_13796 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_11_fu_7908 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_11_fu_14048 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_11_fu_14052 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_12_fu_8164 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_12_fu_14304 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_12_fu_14308 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_13_fu_8420 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_13_fu_14560 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_13_fu_14564 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_14_fu_8676 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_14_fu_14816 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_14_fu_14820 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_15_fu_8932 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_15_fu_15072 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_15_fu_15076 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_16_fu_9188 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_16_fu_15328 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_16_fu_15332 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_17_fu_9444 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_17_fu_15584 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_17_fu_15588 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_18_fu_9700 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_18_fu_15840 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_18_fu_15844 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_19_fu_9956 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_19_fu_16096 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_19_fu_16100 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_1_fu_5348 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_1_fu_11488 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_1_fu_11492 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_20_fu_10212 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_20_fu_16352 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_20_fu_16356 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_21_fu_10468 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_21_fu_16608 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_21_fu_16612 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_22_fu_10724 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_22_fu_16864 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_22_fu_16868 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_23_fu_10980 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_23_fu_17120 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_23_fu_17124 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_2_fu_5604 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_2_fu_11744 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_2_fu_11748 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_3_fu_5860 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_3_fu_12000 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_3_fu_12004 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_4_fu_6116 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_4_fu_12256 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_4_fu_12260 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_5_fu_6372 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_5_fu_12512 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_5_fu_12516 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_6_fu_6628 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_6_fu_12768 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_6_fu_12772 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_7_fu_6884 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_7_fu_13024 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_7_fu_13028 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_8_fu_7140 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_8_fu_13280 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_8_fu_13284 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_50_9_fu_7396 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_9_fu_13536 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_9_fu_13540 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_50_fu_11236 <= grp_fu_25190_p1;
                ref_patch_dy_23_49_fu_17376 <= grp_fu_25187_p1;
                ref_patch_dy_23_50_fu_17380 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_10_fu_7656 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_10_fu_7660 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_10_fu_13800 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_11_fu_7912 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_11_fu_7916 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_11_fu_14056 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_12_fu_8168 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_12_fu_8172 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_12_fu_14312 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_13_fu_8424 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_13_fu_8428 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_13_fu_14568 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_14_fu_8680 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_14_fu_8684 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_14_fu_14824 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_15_fu_8936 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_15_fu_8940 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_15_fu_15080 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_16_fu_9192 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_16_fu_9196 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_16_fu_15336 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_17_fu_9448 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_17_fu_9452 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_17_fu_15592 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_18_fu_9704 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_18_fu_9708 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_18_fu_15848 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_19_fu_9960 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_19_fu_9964 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_19_fu_16104 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_1_fu_5352 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_1_fu_5356 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_1_fu_11496 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_20_fu_10216 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_20_fu_10220 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_20_fu_16360 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_21_fu_10472 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_21_fu_10476 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_21_fu_16616 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_22_fu_10728 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_22_fu_10732 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_22_fu_16872 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_23_fu_10984 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_23_fu_10988 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_23_fu_17128 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_2_fu_5608 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_2_fu_5612 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_2_fu_11752 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_3_fu_5864 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_3_fu_5868 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_3_fu_12008 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_4_fu_6120 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_4_fu_6124 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_4_fu_12264 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_5_fu_6376 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_5_fu_6380 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_5_fu_12520 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_6_fu_6632 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_6_fu_6636 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_6_fu_12776 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_7_fu_6888 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_7_fu_6892 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_7_fu_13032 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_8_fu_7144 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_8_fu_7148 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_8_fu_13288 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_51_9_fu_7400 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_9_fu_7404 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_9_fu_13544 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_51_fu_11240 <= grp_fu_25187_p1;
                ref_patch_dx_23_52_fu_11244 <= grp_fu_25193_p1;
                ref_patch_dy_23_51_fu_17384 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_9))) then
                ref_patch_dx_23_53_10_fu_7664 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_10_fu_13804 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_10_fu_13808 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_A))) then
                ref_patch_dx_23_53_11_fu_7920 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_11_fu_14060 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_11_fu_14064 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_B))) then
                ref_patch_dx_23_53_12_fu_8176 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_12_fu_14316 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_12_fu_14320 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_C))) then
                ref_patch_dx_23_53_13_fu_8432 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_13_fu_14572 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_13_fu_14576 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_D))) then
                ref_patch_dx_23_53_14_fu_8688 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_14_fu_14828 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_14_fu_14832 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_E))) then
                ref_patch_dx_23_53_15_fu_8944 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_15_fu_15084 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_15_fu_15088 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_F))) then
                ref_patch_dx_23_53_16_fu_9200 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_16_fu_15340 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_16_fu_15344 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_10))) then
                ref_patch_dx_23_53_17_fu_9456 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_17_fu_15596 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_17_fu_15600 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_11))) then
                ref_patch_dx_23_53_18_fu_9712 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_18_fu_15852 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_18_fu_15856 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_12))) then
                ref_patch_dx_23_53_19_fu_9968 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_19_fu_16108 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_19_fu_16112 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_0))) then
                ref_patch_dx_23_53_1_fu_5360 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_1_fu_11500 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_1_fu_11504 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_13))) then
                ref_patch_dx_23_53_20_fu_10224 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_20_fu_16364 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_20_fu_16368 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_14))) then
                ref_patch_dx_23_53_21_fu_10480 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_21_fu_16620 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_21_fu_16624 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_15))) then
                ref_patch_dx_23_53_22_fu_10736 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_22_fu_16876 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_22_fu_16880 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_16))) then
                ref_patch_dx_23_53_23_fu_10992 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_23_fu_17132 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_23_fu_17136 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_1))) then
                ref_patch_dx_23_53_2_fu_5616 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_2_fu_11756 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_2_fu_11760 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_2))) then
                ref_patch_dx_23_53_3_fu_5872 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_3_fu_12012 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_3_fu_12016 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_3))) then
                ref_patch_dx_23_53_4_fu_6128 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_4_fu_12268 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_4_fu_12272 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_4))) then
                ref_patch_dx_23_53_5_fu_6384 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_5_fu_12524 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_5_fu_12528 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_5))) then
                ref_patch_dx_23_53_6_fu_6640 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_6_fu_12780 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_6_fu_12784 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_6))) then
                ref_patch_dx_23_53_7_fu_6896 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_7_fu_13036 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_7_fu_13040 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_7))) then
                ref_patch_dx_23_53_8_fu_7152 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_8_fu_13292 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_8_fu_13296 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (k_reg_21481 = ap_const_lv5_8))) then
                ref_patch_dx_23_53_9_fu_7408 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_9_fu_13548 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_9_fu_13552 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and ((k_reg_21481 = ap_const_lv5_17) or ((k_reg_21481 = ap_const_lv5_18) or ((k_reg_21481 = ap_const_lv5_19) or ((k_reg_21481 = ap_const_lv5_1A) or ((k_reg_21481 = ap_const_lv5_1B) or ((k_reg_21481 = ap_const_lv5_1C) or ((k_reg_21481 = ap_const_lv5_1D) or ((k_reg_21481 = ap_const_lv5_1E) or (k_reg_21481 = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_53_fu_11248 <= grp_fu_25190_p1;
                ref_patch_dy_23_52_fu_17388 <= grp_fu_25187_p1;
                ref_patch_dy_23_53_fu_17392 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_54_10_fu_7668 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_10_fu_7672 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_10_fu_13812 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_54_11_fu_7924 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_11_fu_7928 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_11_fu_14068 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_54_12_fu_8180 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_12_fu_8184 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_12_fu_14324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_54_13_fu_8436 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_13_fu_8440 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_13_fu_14580 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_54_14_fu_8692 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_14_fu_8696 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_14_fu_14836 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_54_15_fu_8948 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_15_fu_8952 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_15_fu_15092 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_54_16_fu_9204 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_16_fu_9208 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_16_fu_15348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_54_17_fu_9460 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_17_fu_9464 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_17_fu_15604 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_54_18_fu_9716 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_18_fu_9720 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_18_fu_15860 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_54_19_fu_9972 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_19_fu_9976 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_19_fu_16116 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_54_1_fu_5364 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_1_fu_5368 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_1_fu_11508 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_54_20_fu_10228 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_20_fu_10232 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_20_fu_16372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_54_21_fu_10484 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_21_fu_10488 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_21_fu_16628 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_54_22_fu_10740 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_22_fu_10744 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_22_fu_16884 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_54_23_fu_10996 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_23_fu_11000 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_23_fu_17140 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_54_2_fu_5620 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_2_fu_5624 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_2_fu_11764 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_54_3_fu_5876 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_3_fu_5880 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_3_fu_12020 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_54_4_fu_6132 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_4_fu_6136 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_4_fu_12276 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_54_5_fu_6388 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_5_fu_6392 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_5_fu_12532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_54_6_fu_6644 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_6_fu_6648 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_6_fu_12788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_54_7_fu_6900 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_7_fu_6904 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_7_fu_13044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_54_8_fu_7156 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_8_fu_7160 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_8_fu_13300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_54_9_fu_7412 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_9_fu_7416 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_9_fu_13556 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_54_fu_11252 <= grp_fu_25187_p1;
                ref_patch_dx_23_55_fu_11256 <= grp_fu_25193_p1;
                ref_patch_dy_23_54_fu_17396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_56_10_fu_7676 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_10_fu_13816 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_10_fu_13820 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_56_11_fu_7932 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_11_fu_14072 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_11_fu_14076 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_56_12_fu_8188 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_12_fu_14328 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_12_fu_14332 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_56_13_fu_8444 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_13_fu_14584 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_13_fu_14588 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_56_14_fu_8700 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_14_fu_14840 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_14_fu_14844 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_56_15_fu_8956 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_15_fu_15096 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_15_fu_15100 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_56_16_fu_9212 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_16_fu_15352 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_16_fu_15356 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_56_17_fu_9468 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_17_fu_15608 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_17_fu_15612 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_56_18_fu_9724 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_18_fu_15864 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_18_fu_15868 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_56_19_fu_9980 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_19_fu_16120 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_19_fu_16124 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_56_1_fu_5372 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_1_fu_11512 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_1_fu_11516 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_56_20_fu_10236 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_20_fu_16376 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_20_fu_16380 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_56_21_fu_10492 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_21_fu_16632 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_21_fu_16636 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_56_22_fu_10748 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_22_fu_16888 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_22_fu_16892 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_56_23_fu_11004 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_23_fu_17144 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_23_fu_17148 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_56_2_fu_5628 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_2_fu_11768 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_2_fu_11772 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_56_3_fu_5884 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_3_fu_12024 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_3_fu_12028 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_56_4_fu_6140 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_4_fu_12280 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_4_fu_12284 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_56_5_fu_6396 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_5_fu_12536 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_5_fu_12540 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_56_6_fu_6652 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_6_fu_12792 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_6_fu_12796 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_56_7_fu_6908 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_7_fu_13048 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_7_fu_13052 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_56_8_fu_7164 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_8_fu_13304 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_8_fu_13308 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_56_9_fu_7420 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_9_fu_13560 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_9_fu_13564 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_56_fu_11260 <= grp_fu_25190_p1;
                ref_patch_dy_23_55_fu_17400 <= grp_fu_25187_p1;
                ref_patch_dy_23_56_fu_17404 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_57_10_fu_7680 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_10_fu_7684 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_10_fu_13824 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_57_11_fu_7936 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_11_fu_7940 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_11_fu_14080 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_57_12_fu_8192 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_12_fu_8196 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_12_fu_14336 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_57_13_fu_8448 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_13_fu_8452 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_13_fu_14592 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_57_14_fu_8704 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_14_fu_8708 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_14_fu_14848 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_57_15_fu_8960 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_15_fu_8964 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_15_fu_15104 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_57_16_fu_9216 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_16_fu_9220 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_16_fu_15360 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_57_17_fu_9472 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_17_fu_9476 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_17_fu_15616 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_57_18_fu_9728 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_18_fu_9732 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_18_fu_15872 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_57_19_fu_9984 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_19_fu_9988 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_19_fu_16128 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_57_1_fu_5376 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_1_fu_5380 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_1_fu_11520 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_57_20_fu_10240 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_20_fu_10244 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_20_fu_16384 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_57_21_fu_10496 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_21_fu_10500 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_21_fu_16640 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_57_22_fu_10752 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_22_fu_10756 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_22_fu_16896 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_57_23_fu_11008 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_23_fu_11012 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_23_fu_17152 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_57_2_fu_5632 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_2_fu_5636 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_2_fu_11776 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_57_3_fu_5888 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_3_fu_5892 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_3_fu_12032 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_57_4_fu_6144 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_4_fu_6148 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_4_fu_12288 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_57_5_fu_6400 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_5_fu_6404 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_5_fu_12544 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_57_6_fu_6656 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_6_fu_6660 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_6_fu_12800 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_57_7_fu_6912 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_7_fu_6916 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_7_fu_13056 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_57_8_fu_7168 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_8_fu_7172 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_8_fu_13312 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_57_9_fu_7424 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_9_fu_7428 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_9_fu_13568 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_57_fu_11264 <= grp_fu_25187_p1;
                ref_patch_dx_23_58_fu_11268 <= grp_fu_25193_p1;
                ref_patch_dy_23_57_fu_17408 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_59_10_fu_7688 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_10_fu_13828 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_10_fu_13832 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_59_11_fu_7944 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_11_fu_14084 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_11_fu_14088 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_59_12_fu_8200 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_12_fu_14340 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_12_fu_14344 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_59_13_fu_8456 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_13_fu_14596 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_13_fu_14600 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_59_14_fu_8712 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_14_fu_14852 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_14_fu_14856 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_59_15_fu_8968 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_15_fu_15108 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_15_fu_15112 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_59_16_fu_9224 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_16_fu_15364 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_16_fu_15368 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_59_17_fu_9480 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_17_fu_15620 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_17_fu_15624 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_59_18_fu_9736 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_18_fu_15876 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_18_fu_15880 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_59_19_fu_9992 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_19_fu_16132 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_19_fu_16136 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_59_1_fu_5384 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_1_fu_11524 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_1_fu_11528 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_59_20_fu_10248 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_20_fu_16388 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_20_fu_16392 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_59_21_fu_10504 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_21_fu_16644 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_21_fu_16648 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_59_22_fu_10760 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_22_fu_16900 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_22_fu_16904 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_59_23_fu_11016 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_23_fu_17156 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_23_fu_17160 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_59_2_fu_5640 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_2_fu_11780 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_2_fu_11784 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_59_3_fu_5896 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_3_fu_12036 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_3_fu_12040 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_59_4_fu_6152 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_4_fu_12292 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_4_fu_12296 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_59_5_fu_6408 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_5_fu_12548 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_5_fu_12552 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_59_6_fu_6664 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_6_fu_12804 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_6_fu_12808 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_59_7_fu_6920 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_7_fu_13060 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_7_fu_13064 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_59_8_fu_7176 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_8_fu_13316 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_8_fu_13320 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_59_9_fu_7432 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_9_fu_13572 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_9_fu_13576 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_59_fu_11272 <= grp_fu_25190_p1;
                ref_patch_dy_23_58_fu_17412 <= grp_fu_25187_p1;
                ref_patch_dy_23_59_fu_17416 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_10_fu_7728 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_10_fu_13868 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_11_fu_7984 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_11_fu_14124 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_12_fu_8240 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_12_fu_14380 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_13_fu_8496 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_13_fu_14636 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_14_fu_8752 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_14_fu_14892 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_15_fu_9008 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_15_fu_15148 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_16_fu_9264 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_16_fu_15404 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_17_fu_9520 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_17_fu_15660 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_18_fu_9776 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_18_fu_15916 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_19_fu_10032 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_19_fu_16172 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_1_fu_5424 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_1_fu_11564 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_20_fu_10288 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_20_fu_16428 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_21_fu_10544 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_21_fu_16684 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_22_fu_10800 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_22_fu_16940 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_5_23_fu_11056 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_23_fu_17196 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_2_fu_5680 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_2_fu_11820 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_3_fu_5936 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_3_fu_12076 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_4_fu_6192 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_4_fu_12332 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_5_fu_6448 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_5_fu_12588 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_6_fu_6704 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_6_fu_12844 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_7_fu_6960 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_7_fu_13100 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_8_fu_7216 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_8_fu_13356 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_9_fu_7472 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_9_fu_13612 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_5_fu_5168 <= grp_fu_25190_p1;
                ref_patch_dy_23_4_fu_11308 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_60_10_fu_7692 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_10_fu_7696 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_10_fu_13836 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_60_11_fu_7948 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_11_fu_7952 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_11_fu_14092 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_60_12_fu_8204 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_12_fu_8208 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_12_fu_14348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_60_13_fu_8460 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_13_fu_8464 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_13_fu_14604 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_60_14_fu_8716 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_14_fu_8720 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_14_fu_14860 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_60_15_fu_8972 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_15_fu_8976 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_15_fu_15116 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_60_16_fu_9228 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_16_fu_9232 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_16_fu_15372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_60_17_fu_9484 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_17_fu_9488 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_17_fu_15628 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_60_18_fu_9740 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_18_fu_9744 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_18_fu_15884 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_60_19_fu_9996 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_19_fu_10000 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_19_fu_16140 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_60_1_fu_5388 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_1_fu_5392 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_1_fu_11532 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_60_20_fu_10252 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_20_fu_10256 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_20_fu_16396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_60_21_fu_10508 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_21_fu_10512 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_21_fu_16652 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_60_22_fu_10764 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_22_fu_10768 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_22_fu_16908 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_60_23_fu_11020 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_23_fu_11024 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_23_fu_17164 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_60_2_fu_5644 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_2_fu_5648 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_2_fu_11788 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_60_3_fu_5900 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_3_fu_5904 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_3_fu_12044 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_60_4_fu_6156 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_4_fu_6160 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_4_fu_12300 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_60_5_fu_6412 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_5_fu_6416 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_5_fu_12556 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_60_6_fu_6668 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_6_fu_6672 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_6_fu_12812 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_60_7_fu_6924 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_7_fu_6928 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_7_fu_13068 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_60_8_fu_7180 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_8_fu_7184 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_8_fu_13324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_60_9_fu_7436 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_9_fu_7440 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_9_fu_13580 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_60_fu_11276 <= grp_fu_25187_p1;
                ref_patch_dx_23_61_fu_11280 <= grp_fu_25193_p1;
                ref_patch_dy_23_60_fu_17420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_62_10_fu_7700 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_10_fu_13840 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_10_fu_13844 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_62_11_fu_7956 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_11_fu_14096 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_11_fu_14100 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_62_12_fu_8212 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_12_fu_14352 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_12_fu_14356 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_62_13_fu_8468 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_13_fu_14608 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_13_fu_14612 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_62_14_fu_8724 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_14_fu_14864 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_14_fu_14868 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_62_15_fu_8980 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_15_fu_15120 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_15_fu_15124 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_62_16_fu_9236 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_16_fu_15376 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_16_fu_15380 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_62_17_fu_9492 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_17_fu_15632 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_17_fu_15636 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_62_18_fu_9748 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_18_fu_15888 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_18_fu_15892 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_62_19_fu_10004 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_19_fu_16144 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_19_fu_16148 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_62_1_fu_5396 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_1_fu_11536 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_1_fu_11540 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_62_20_fu_10260 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_20_fu_16400 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_20_fu_16404 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_62_21_fu_10516 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_21_fu_16656 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_21_fu_16660 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_62_22_fu_10772 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_22_fu_16912 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_22_fu_16916 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_62_23_fu_11028 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_23_fu_17168 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_23_fu_17172 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_62_2_fu_5652 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_2_fu_11792 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_2_fu_11796 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_62_3_fu_5908 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_3_fu_12048 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_3_fu_12052 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_62_4_fu_6164 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_4_fu_12304 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_4_fu_12308 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_62_5_fu_6420 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_5_fu_12560 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_5_fu_12564 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_62_6_fu_6676 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_6_fu_12816 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_6_fu_12820 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_62_7_fu_6932 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_7_fu_13072 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_7_fu_13076 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_62_8_fu_7188 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_8_fu_13328 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_8_fu_13332 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_62_9_fu_7444 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_9_fu_13584 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_9_fu_13588 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_62_fu_11284 <= grp_fu_25190_p1;
                ref_patch_dy_23_61_fu_17424 <= grp_fu_25187_p1;
                ref_patch_dy_23_62_fu_17428 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_9))) then
                ref_patch_dx_23_63_10_fu_7704 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_10_fu_13848 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_A))) then
                ref_patch_dx_23_63_11_fu_7960 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_11_fu_14104 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_B))) then
                ref_patch_dx_23_63_12_fu_8216 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_12_fu_14360 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_C))) then
                ref_patch_dx_23_63_13_fu_8472 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_13_fu_14616 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_D))) then
                ref_patch_dx_23_63_14_fu_8728 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_14_fu_14872 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_E))) then
                ref_patch_dx_23_63_15_fu_8984 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_15_fu_15128 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_F))) then
                ref_patch_dx_23_63_16_fu_9240 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_16_fu_15384 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_10))) then
                ref_patch_dx_23_63_17_fu_9496 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_17_fu_15640 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_11))) then
                ref_patch_dx_23_63_18_fu_9752 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_18_fu_15896 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_12))) then
                ref_patch_dx_23_63_19_fu_10008 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_19_fu_16152 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_0))) then
                ref_patch_dx_23_63_1_fu_5400 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_1_fu_11544 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_13))) then
                ref_patch_dx_23_63_20_fu_10264 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_20_fu_16408 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_14))) then
                ref_patch_dx_23_63_21_fu_10520 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_21_fu_16664 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_15))) then
                ref_patch_dx_23_63_22_fu_10776 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_22_fu_16920 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_16))) then
                ref_patch_dx_23_63_23_fu_11032 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_23_fu_17176 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1))) then
                ref_patch_dx_23_63_2_fu_5656 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_2_fu_11800 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_2))) then
                ref_patch_dx_23_63_3_fu_5912 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_3_fu_12056 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_3))) then
                ref_patch_dx_23_63_4_fu_6168 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_4_fu_12312 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_4))) then
                ref_patch_dx_23_63_5_fu_6424 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_5_fu_12568 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_5))) then
                ref_patch_dx_23_63_6_fu_6680 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_6_fu_12824 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_6))) then
                ref_patch_dx_23_63_7_fu_6936 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_7_fu_13080 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_7))) then
                ref_patch_dx_23_63_8_fu_7192 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_8_fu_13336 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (k_reg_21481_pp4_iter1_reg = ap_const_lv5_8))) then
                ref_patch_dx_23_63_9_fu_7448 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_9_fu_13592 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_17) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_18) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_19) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1A) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1B) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1C) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1D) or ((k_reg_21481_pp4_iter1_reg = ap_const_lv5_1E) or (k_reg_21481_pp4_iter1_reg = ap_const_lv5_1F))))))))))) then
                ref_patch_dx_23_63_fu_11288 <= grp_fu_25190_p1;
                ref_patch_dy_23_63_fu_17432 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_10_fu_7736 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_10_fu_13876 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_11_fu_7992 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_11_fu_14132 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_12_fu_8248 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_12_fu_14388 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_13_fu_8504 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_13_fu_14644 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_14_fu_8760 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_14_fu_14900 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_15_fu_9016 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_15_fu_15156 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_16_fu_9272 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_16_fu_15412 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_17_fu_9528 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_17_fu_15668 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_18_fu_9784 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_18_fu_15924 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_19_fu_10040 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_19_fu_16180 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_1_fu_5432 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_1_fu_11572 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_20_fu_10296 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_20_fu_16436 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_21_fu_10552 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_21_fu_16692 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_22_fu_10808 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_22_fu_16948 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_7_23_fu_11064 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_23_fu_17204 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_2_fu_5688 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_2_fu_11828 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_3_fu_5944 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_3_fu_12084 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_4_fu_6200 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_4_fu_12340 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_5_fu_6456 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_5_fu_12596 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_6_fu_6712 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_6_fu_12852 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_7_fu_6968 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_7_fu_13108 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_8_fu_7224 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_8_fu_13364 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_9_fu_7480 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_9_fu_13620 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_7_fu_5176 <= grp_fu_25190_p1;
                ref_patch_dy_23_6_fu_11316 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_10_fu_7740 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_10_fu_13884 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_11_fu_7996 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_11_fu_14140 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_12_fu_8252 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_12_fu_14396 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_13_fu_8508 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_13_fu_14652 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_14_fu_8764 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_14_fu_14908 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_15_fu_9020 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_15_fu_15164 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_16_fu_9276 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_16_fu_15420 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_17_fu_9532 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_17_fu_15676 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_18_fu_9788 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_18_fu_15932 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_19_fu_10044 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_19_fu_16188 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_1_fu_5436 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_1_fu_11580 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_20_fu_10300 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_20_fu_16444 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_21_fu_10556 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_21_fu_16700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_22_fu_10812 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_22_fu_16956 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dx_23_8_23_fu_11068 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_23_fu_17212 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_2_fu_5692 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_2_fu_11836 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_3_fu_5948 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_3_fu_12092 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_4_fu_6204 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_4_fu_12348 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_5_fu_6460 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_5_fu_12604 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_6_fu_6716 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_6_fu_12860 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_7_fu_6972 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_7_fu_13116 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_8_fu_7228 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_8_fu_13372 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_9_fu_7484 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_9_fu_13628 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dx_23_8_fu_5180 <= grp_fu_25187_p1;
                ref_patch_dy_23_8_fu_11324 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_0_10_reg_79862 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_0_14_reg_79928 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_0_15_reg_79965 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001))) then
                ref_patch_dy_0_61_47_reg_80648 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_0_8_reg_79833 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_10_fu_13852 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_11_fu_14108 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_12_fu_14364 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_13_fu_14620 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_14_fu_14876 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_15_fu_15132 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_16_fu_15388 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_17_fu_15644 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_18_fu_15900 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_19_fu_16156 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_1_fu_11548 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_20_fu_16412 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_21_fu_16668 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_22_fu_16924 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dy_23_0_23_fu_17180 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_2_fu_11804 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_3_fu_12060 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_4_fu_12316 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_5_fu_12572 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_6_fu_12828 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_7_fu_13084 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_8_fu_13340 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_9_fu_13596 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_0_fu_11292 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_A) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_10_fu_13856 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_B) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_11_fu_14112 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_C) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_12_fu_14368 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_D) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_13_fu_14624 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_E) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_14_fu_14880 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_F) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_15_fu_15136 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_10) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_16_fu_15392 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_11) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_17_fu_15648 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_12) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_18_fu_15904 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_13) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_19_fu_16160 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_1) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_1_fu_11552 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_14) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_20_fu_16416 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_15) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_21_fu_16672 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_16) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_22_fu_16928 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and ((((((((((k_reg_21481 = ap_const_lv5_1E) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((k_reg_21481 = ap_const_lv5_1F) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1D) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1C) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1B) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_1A) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_19) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_18) and (exitcond1_reg_79495 = ap_const_lv1_0))) or ((k_reg_21481 = ap_const_lv5_17) and (exitcond1_reg_79495 = ap_const_lv1_0))))) then
                ref_patch_dy_23_1_23_fu_17184 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_2) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_2_fu_11808 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_3) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_3_fu_12064 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_4) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_4_fu_12320 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_5) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_5_fu_12576 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_6) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_6_fu_12832 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_7) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_7_fu_13088 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_8) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_8_fu_13344 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_9) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_9_fu_13600 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (k_reg_21481 = ap_const_lv5_0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                ref_patch_dy_23_1_fu_11296 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25534 <= grp_fu_25196_p26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25538 <= grp_fu_25250_p26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25542 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25556 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25570 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_25584 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_25598 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_25606 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25620 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25635 <= grp_fu_25156_p2;
                reg_25653 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_25644 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25665 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25679 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25688 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_25700 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25713 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25721 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25730 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25740 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25756 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25764 <= grp_fu_25187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25774 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25789 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25798 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25806 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25814 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25822 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25834 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_25841 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_25849 <= grp_fu_25160_p2;
                reg_25858 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25866 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25880 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25888 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_25895 <= grp_fu_25190_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25909 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25918 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25924 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25932 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_25941 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25948 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25957 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25966 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25972 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_25980 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_25995 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26003 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26010 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26018 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26026 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26038 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26045 <= grp_fu_25160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26051 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26063 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26072 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26081 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26088 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26101 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26109 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26117 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26126 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26135 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26142 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26154 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26163 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26170 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26177 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26185 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26196 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26205 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26213 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26219 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26228 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26234 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26245 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26251 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26259 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26267 <= grp_fu_25193_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26280 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26287 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26295 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26301 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26310 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26318 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26325 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26331 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26339 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26347 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26354 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26361 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26368 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26375 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26381 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26387 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26393 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26400 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26407 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26415 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26422 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26431 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26439 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26447 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26454 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26461 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26467 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26476 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26483 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26491 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26499 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26508 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26516 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26523 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26530 <= grp_fu_25196_p26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26534 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26540 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26547 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26554 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26560 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26566 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26573 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26580 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26587 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26594 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27)) or ((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26602 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26609 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26617 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26625 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26633 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26641 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)))) then
                reg_26648 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then
                reg_26656 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)))) then
                reg_26662 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)))) then
                reg_26669 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)))) then
                reg_26675 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33)) or ((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)))) then
                reg_26681 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)))) then
                reg_26688 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)) or ((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)))) then
                reg_26694 <= grp_fu_25144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)))) then
                reg_26701 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)))) then
                reg_26707 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)))) then
                reg_26714 <= grp_fu_25132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)))) then
                reg_26720 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)))) then
                reg_26726 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)) or ((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)))) then
                reg_26732 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39)) or ((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)))) then
                reg_26738 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001))) then
                tmp190_reg_80701 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001))) then
                tmp214_reg_80666 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39))) then
                tmp220_reg_80721 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001))) then
                tmp236_reg_80661 <= grp_fu_25128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001))) then
                tmp252_reg_80691 <= grp_fu_25140_p2;
                tmp453_reg_80696 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28))) then
                tmp267_reg_80711 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001))) then
                tmp270_reg_80671 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001))) then
                tmp314_reg_80676 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001))) then
                tmp329_reg_80686 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47))) then
                tmp345_reg_80731 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27))) then
                tmp376_reg_80706 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29))) then
                tmp391_reg_80716 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41))) then
                tmp406_reg_80726 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001))) then
                tmp438_reg_80681 <= grp_fu_25136_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then
                tmp_100_reg_80752 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001))) then
                tmp_101_reg_80791 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001))) then
                tmp_102_reg_80803 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38))) then
                tmp_103_reg_80768 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47))) then
                tmp_104_reg_80786 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39))) then
                tmp_105_reg_80774 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001))) then
                tmp_108_reg_80797 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001))) then
                tmp_109_reg_80808 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37))) then
                tmp_110_reg_80869 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001))) then
                tmp_111_reg_80813 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001))) then
                tmp_112_reg_80829 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001))) then
                tmp_112_reg_80829_pp4_iter4_reg <= tmp_112_reg_80829;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond6_fu_59442_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                tmp_116_reg_98065 <= tmp_116_fu_59454_p50;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001))) then
                tmp_141_reg_80834 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001))) then
                tmp_141_reg_80834_pp4_iter4_reg <= tmp_141_reg_80834;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001))) then
                tmp_142_reg_80819 <= grp_fu_25160_p2;
                tmp_143_reg_80824 <= grp_fu_25164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001))) then
                tmp_144_reg_80844 <= grp_fu_25144_p2;
                tmp_150_reg_80849 <= grp_fu_25148_p2;
                tmp_154_reg_80854 <= grp_fu_25152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001))) then
                tmp_144_reg_80844_pp4_iter4_reg <= tmp_144_reg_80844;
                tmp_150_reg_80849_pp4_iter4_reg <= tmp_150_reg_80849;
                tmp_154_reg_80854_pp4_iter4_reg <= tmp_154_reg_80854;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001))) then
                tmp_147_reg_80839 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001))) then
                tmp_147_reg_80839_pp4_iter4_reg <= tmp_147_reg_80839;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28))) then
                tmp_152_reg_80742 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29))) then
                tmp_153_reg_80859 <= grp_fu_25144_p2;
                tmp_156_reg_80864 <= grp_fu_25148_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29))) then
                tmp_153_reg_80859_pp4_iter4_reg <= tmp_153_reg_80859;
                tmp_156_reg_80864_pp4_iter4_reg <= tmp_156_reg_80864;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_164_cast_reg_79504(7 downto 0) <= tmp_164_cast_fu_27514_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31))) then
                tmp_168_neg_reg_80874 <= tmp_168_neg_fu_44505_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_175_cast_reg_79515(7 downto 0) <= tmp_175_cast_fu_27533_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34))) then
                tmp_177_neg_reg_80884 <= tmp_177_neg_fu_44518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_1_cast_reg_79526(7 downto 0) <= tmp_185_1_cast_fu_27552_p1(7 downto 0);
                    tmp_189_1_cast_reg_79532(7 downto 0) <= tmp_189_1_cast_fu_27556_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_2_cast_reg_79554(7 downto 0) <= tmp_185_2_cast_fu_27590_p1(7 downto 0);
                    tmp_196_2_cast_reg_79565(7 downto 0) <= tmp_196_2_cast_fu_27604_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_3_cast_reg_79582(7 downto 0) <= tmp_185_3_cast_fu_27752_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_4_cast_reg_79609(7 downto 0) <= tmp_185_4_cast_fu_28035_p1(7 downto 0);
                    tmp_196_4_cast_reg_79620(7 downto 0) <= tmp_196_4_cast_fu_28049_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_5_cast_reg_79637(7 downto 0) <= tmp_185_5_cast_fu_28197_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_185_6_cast_reg_79664(7 downto 0) <= tmp_185_6_cast_fu_28720_p1(7 downto 0);
                    tmp_196_6_cast_reg_79674(7 downto 0) <= tmp_196_6_cast_fu_28734_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_10_cast_reg_79755(7 downto 0) <= tmp_196_10_cast_fu_29951_p1(7 downto 0);
                    tmp_196_11_cast_reg_79766(7 downto 0) <= tmp_196_11_cast_fu_29965_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_12_cast_reg_79783(7 downto 0) <= tmp_196_12_cast_fu_30349_p1(7 downto 0);
                    tmp_196_13_cast_reg_79795(7 downto 0) <= tmp_196_13_cast_fu_30363_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_14_cast_reg_79817(7 downto 0) <= tmp_196_14_cast_fu_30640_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_15_cast_reg_79846(7 downto 0) <= tmp_196_15_cast_fu_30917_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_16_cast_reg_79870(7 downto 0) <= tmp_196_16_cast_fu_31300_p1(7 downto 0);
                    tmp_196_17_cast_reg_79882(7 downto 0) <= tmp_196_17_cast_fu_31314_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_18_cast_reg_79899(7 downto 0) <= tmp_196_18_cast_fu_31697_p1(7 downto 0);
                    tmp_196_19_cast_reg_79911(7 downto 0) <= tmp_196_19_cast_fu_31711_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_1_cast_reg_79542(7 downto 0) <= tmp_196_1_cast_fu_27571_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_20_cast_reg_79936(7 downto 0) <= tmp_196_20_cast_fu_32094_p1(7 downto 0);
                    tmp_196_21_cast_reg_79948(7 downto 0) <= tmp_196_21_cast_fu_32108_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_22_cast_reg_79978(7 downto 0) <= tmp_196_22_cast_fu_32505_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_23_cast_reg_79999(7 downto 0) <= tmp_196_23_cast_fu_32902_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_24_cast_reg_80015(7 downto 0) <= tmp_196_24_cast_fu_33285_p1(7 downto 0);
                    tmp_196_25_cast_reg_80027(7 downto 0) <= tmp_196_25_cast_fu_33299_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_26_cast_reg_80044(7 downto 0) <= tmp_196_26_cast_fu_33682_p1(7 downto 0);
                    tmp_196_27_cast_reg_80056(7 downto 0) <= tmp_196_27_cast_fu_33696_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_28_cast_reg_80073(7 downto 0) <= tmp_196_28_cast_fu_34079_p1(7 downto 0);
                    tmp_196_29_cast_reg_80085(7 downto 0) <= tmp_196_29_cast_fu_34093_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_30_cast_reg_80115(7 downto 0) <= tmp_196_30_cast_fu_34490_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_31_cast_reg_80136(7 downto 0) <= tmp_196_31_cast_fu_34887_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_32_cast_reg_80152(7 downto 0) <= tmp_196_32_cast_fu_35270_p1(7 downto 0);
                    tmp_196_33_cast_reg_80164(7 downto 0) <= tmp_196_33_cast_fu_35284_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_34_cast_reg_80181(7 downto 0) <= tmp_196_34_cast_fu_35667_p1(7 downto 0);
                    tmp_196_35_cast_reg_80193(7 downto 0) <= tmp_196_35_cast_fu_35681_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_36_cast_reg_80210(7 downto 0) <= tmp_196_36_cast_fu_36064_p1(7 downto 0);
                    tmp_196_37_cast_reg_80227(7 downto 0) <= tmp_196_37_cast_fu_36087_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_38_cast_reg_80244(7 downto 0) <= tmp_196_38_cast_fu_36475_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_39_cast_reg_80273(7 downto 0) <= tmp_196_39_cast_fu_36872_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_3_cast_reg_79593(7 downto 0) <= tmp_196_3_cast_fu_27886_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_40_cast_reg_80289(7 downto 0) <= tmp_196_40_cast_fu_37255_p1(7 downto 0);
                    tmp_196_41_cast_reg_80301(7 downto 0) <= tmp_196_41_cast_fu_37269_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_42_cast_reg_80318(7 downto 0) <= tmp_196_42_cast_fu_37652_p1(7 downto 0);
                    tmp_196_43_cast_reg_80335(7 downto 0) <= tmp_196_43_cast_fu_37675_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_44_cast_reg_80352(7 downto 0) <= tmp_196_44_cast_fu_38058_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_45_cast_reg_80369(7 downto 0) <= tmp_196_45_cast_fu_38441_p1(7 downto 0);
                    tmp_196_46_cast_reg_80386(7 downto 0) <= tmp_196_46_cast_fu_38469_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_47_cast_reg_80402(7 downto 0) <= tmp_196_47_cast_fu_38857_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_48_cast_reg_80417(7 downto 0) <= tmp_196_48_cast_fu_39240_p1(7 downto 0);
                    tmp_196_49_cast_reg_80433(7 downto 0) <= tmp_196_49_cast_fu_39263_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_50_cast_reg_80449(7 downto 0) <= tmp_196_50_cast_fu_39646_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_51_cast_reg_80465(7 downto 0) <= tmp_196_51_cast_fu_40029_p1(7 downto 0);
                    tmp_196_52_cast_reg_80481(7 downto 0) <= tmp_196_52_cast_fu_40052_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_53_cast_reg_80497(7 downto 0) <= tmp_196_53_cast_fu_40435_p1(7 downto 0);
                tmp_201_55_reg_80513 <= tmp_201_55_fu_40467_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_54_cast_reg_80518(7 downto 0) <= tmp_196_54_cast_fu_40832_p1(7 downto 0);
                tmp_201_56_reg_80538 <= tmp_201_56_fu_40868_p2;
                tmp_201_57_reg_80543 <= tmp_201_57_fu_40877_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_5_cast_reg_79648(7 downto 0) <= tmp_196_5_cast_fu_28331_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_7_cast_reg_79696(7 downto 0) <= tmp_196_7_cast_fu_29136_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_8_cast_reg_79716(7 downto 0) <= tmp_196_8_cast_fu_29539_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                    tmp_196_9_cast_reg_79727(7 downto 0) <= tmp_196_9_cast_fu_29673_p1(7 downto 0);
                    tmp_196_cast_reg_79739(7 downto 0) <= tmp_196_cast_fu_29687_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                tmp_201_58_reg_80563 <= tmp_201_58_fu_41268_p2;
                tmp_201_59_reg_80568 <= tmp_201_59_fu_41277_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (exitcond1_reg_79495 = ap_const_lv1_0))) then
                tmp_201_60_reg_80588 <= tmp_201_60_fu_41663_p2;
                tmp_201_61_reg_80593 <= tmp_201_61_fu_41672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001))) then
                tmp_205_60_reg_80656 <= grp_fu_25156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29))) then
                tmp_209_s_reg_80747 <= grp_fu_25140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34))) then
                tmp_97_reg_80761 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001))) then
                tmp_98_reg_80736 <= grp_fu_25168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44))) then
                tmp_99_reg_80780 <= grp_fu_25172_p2;
            end if;
        end if;
    end process;
    my_pos_addr_reg_59577(31 downto 30) <= "00";
    tmp_164_cast_reg_79504(8) <= '0';
    tmp_175_cast_reg_79515(8) <= '0';
    tmp_185_1_cast_reg_79526(8) <= '0';
    tmp_189_1_cast_reg_79532(8) <= '0';
    tmp_196_1_cast_reg_79542(8) <= '0';
    tmp_185_2_cast_reg_79554(8) <= '0';
    tmp_196_2_cast_reg_79565(8) <= '0';
    tmp_185_3_cast_reg_79582(8) <= '0';
    tmp_196_3_cast_reg_79593(8) <= '0';
    tmp_185_4_cast_reg_79609(8) <= '0';
    tmp_196_4_cast_reg_79620(8) <= '0';
    tmp_185_5_cast_reg_79637(8) <= '0';
    tmp_196_5_cast_reg_79648(8) <= '0';
    tmp_185_6_cast_reg_79664(8) <= '0';
    tmp_196_6_cast_reg_79674(8) <= '0';
    tmp_196_7_cast_reg_79696(8) <= '0';
    tmp_196_8_cast_reg_79716(8) <= '0';
    tmp_196_9_cast_reg_79727(8) <= '0';
    tmp_196_cast_reg_79739(8) <= '0';
    tmp_196_10_cast_reg_79755(8) <= '0';
    tmp_196_11_cast_reg_79766(8) <= '0';
    tmp_196_12_cast_reg_79783(8) <= '0';
    tmp_196_13_cast_reg_79795(8) <= '0';
    tmp_196_14_cast_reg_79817(8) <= '0';
    tmp_196_15_cast_reg_79846(8) <= '0';
    tmp_196_16_cast_reg_79870(8) <= '0';
    tmp_196_17_cast_reg_79882(8) <= '0';
    tmp_196_18_cast_reg_79899(8) <= '0';
    tmp_196_19_cast_reg_79911(8) <= '0';
    tmp_196_20_cast_reg_79936(8) <= '0';
    tmp_196_21_cast_reg_79948(8) <= '0';
    tmp_196_22_cast_reg_79978(8) <= '0';
    tmp_196_23_cast_reg_79999(8) <= '0';
    tmp_196_24_cast_reg_80015(8) <= '0';
    tmp_196_25_cast_reg_80027(8) <= '0';
    tmp_196_26_cast_reg_80044(8) <= '0';
    tmp_196_27_cast_reg_80056(8) <= '0';
    tmp_196_28_cast_reg_80073(8) <= '0';
    tmp_196_29_cast_reg_80085(8) <= '0';
    tmp_196_30_cast_reg_80115(8) <= '0';
    tmp_196_31_cast_reg_80136(8) <= '0';
    tmp_196_32_cast_reg_80152(8) <= '0';
    tmp_196_33_cast_reg_80164(8) <= '0';
    tmp_196_34_cast_reg_80181(8) <= '0';
    tmp_196_35_cast_reg_80193(8) <= '0';
    tmp_196_36_cast_reg_80210(8) <= '0';
    tmp_196_37_cast_reg_80227(8) <= '0';
    tmp_196_38_cast_reg_80244(8) <= '0';
    tmp_196_39_cast_reg_80273(8) <= '0';
    tmp_196_40_cast_reg_80289(8) <= '0';
    tmp_196_41_cast_reg_80301(8) <= '0';
    tmp_196_42_cast_reg_80318(8) <= '0';
    tmp_196_43_cast_reg_80335(8) <= '0';
    tmp_196_44_cast_reg_80352(8) <= '0';
    tmp_196_45_cast_reg_80369(8) <= '0';
    tmp_196_46_cast_reg_80386(8) <= '0';
    tmp_196_47_cast_reg_80402(8) <= '0';
    tmp_196_48_cast_reg_80417(8) <= '0';
    tmp_196_49_cast_reg_80433(8) <= '0';
    tmp_196_50_cast_reg_80449(8) <= '0';
    tmp_196_51_cast_reg_80465(8) <= '0';
    tmp_196_52_cast_reg_80481(8) <= '0';
    tmp_196_53_cast_reg_80497(8) <= '0';
    tmp_196_54_cast_reg_80518(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, ap_CS_fsm_state12, ap_CS_fsm_state21, ap_enable_reg_pp2_iter1, ap_CS_fsm_state31, ap_enable_reg_pp3_iter1, ap_CS_fsm_state284, ap_CS_fsm_state291, my_pos_BVALID, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter4, exitcond4_fu_26793_p2, ap_enable_reg_pp0_iter0, exitcond2_fu_26846_p2, ap_enable_reg_pp1_iter0, exitcond3_fu_27160_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, exitcond5_fu_27236_p2, ap_enable_reg_pp3_iter0, exitcond1_fu_27502_p2, ap_CS_fsm_state283, ap_block_state283_on_subcall_done, exitcond6_fu_59442_p2, ap_enable_reg_pp5_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter2, ap_block_pp4_stage0_subdone, ap_block_pp4_stage47_subdone, ap_sig_ioackin_my_pos_AWREADY, ap_block_pp5_stage0_subdone, ap_sig_ioackin_my_region_data_ARREADY, ap_sig_ioackin_my_region_fcoord_ARREADY, ap_sig_ioackin_my_patches_ARREADY, ap_sig_ioackin_my_pos_ARREADY, ap_block_pp4_stage1_subdone, ap_block_pp4_stage2_subdone, ap_block_pp4_stage3_subdone, ap_block_pp4_stage4_subdone, ap_block_pp4_stage5_subdone, ap_block_pp4_stage6_subdone, ap_block_pp4_stage7_subdone, ap_block_pp4_stage8_subdone, ap_block_pp4_stage9_subdone, ap_block_pp4_stage10_subdone, ap_block_pp4_stage11_subdone, ap_block_pp4_stage12_subdone, ap_block_pp4_stage13_subdone, ap_block_pp4_stage14_subdone, ap_block_pp4_stage15_subdone, ap_block_pp4_stage16_subdone, ap_block_pp4_stage17_subdone, ap_block_pp4_stage18_subdone, ap_block_pp4_stage19_subdone, ap_block_pp4_stage20_subdone, ap_block_pp4_stage21_subdone, ap_block_pp4_stage22_subdone, ap_block_pp4_stage23_subdone, ap_block_pp4_stage24_subdone, ap_block_pp4_stage25_subdone, ap_block_pp4_stage26_subdone, ap_block_pp4_stage27_subdone, ap_block_pp4_stage28_subdone, ap_block_pp4_stage29_subdone, ap_block_pp4_stage30_subdone, ap_block_pp4_stage31_subdone, ap_block_pp4_stage32_subdone, ap_block_pp4_stage33_subdone, ap_block_pp4_stage34_subdone, ap_block_pp4_stage35_subdone, ap_block_pp4_stage36_subdone, ap_block_pp4_stage37_subdone, ap_block_pp4_stage38_subdone, ap_block_pp4_stage39_subdone, ap_block_pp4_stage40_subdone, ap_block_pp4_stage41_subdone, ap_block_pp4_stage42_subdone, ap_block_pp4_stage43_subdone, ap_block_pp4_stage44_subdone, ap_block_pp4_stage45_subdone, ap_block_pp4_stage46_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_sig_ioackin_my_region_data_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond4_fu_26793_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((exitcond4_fu_26793_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_sig_ioackin_my_region_fcoord_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((exitcond2_fu_26846_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((exitcond2_fu_26846_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_sig_ioackin_my_patches_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((exitcond3_fu_27160_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and not(((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) or ((exitcond3_fu_27160_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (ap_sig_ioackin_my_pos_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((exitcond5_fu_27236_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) and not(((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((exitcond5_fu_27236_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) or ((ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((exitcond1_fu_27502_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((exitcond1_fu_27502_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state282;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_pp4_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                end if;
            when ap_ST_fsm_pp4_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage4;
                end if;
            when ap_ST_fsm_pp4_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage5;
                end if;
            when ap_ST_fsm_pp4_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage6;
                end if;
            when ap_ST_fsm_pp4_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage7;
                end if;
            when ap_ST_fsm_pp4_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage8;
                end if;
            when ap_ST_fsm_pp4_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage9;
                end if;
            when ap_ST_fsm_pp4_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage10;
                end if;
            when ap_ST_fsm_pp4_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage11;
                end if;
            when ap_ST_fsm_pp4_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage12;
                end if;
            when ap_ST_fsm_pp4_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage13;
                end if;
            when ap_ST_fsm_pp4_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage14;
                end if;
            when ap_ST_fsm_pp4_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage15;
                end if;
            when ap_ST_fsm_pp4_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage16;
                end if;
            when ap_ST_fsm_pp4_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage17;
                end if;
            when ap_ST_fsm_pp4_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage18;
                end if;
            when ap_ST_fsm_pp4_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage19;
                end if;
            when ap_ST_fsm_pp4_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage20;
                end if;
            when ap_ST_fsm_pp4_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage21;
                end if;
            when ap_ST_fsm_pp4_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage22;
                end if;
            when ap_ST_fsm_pp4_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage23;
                end if;
            when ap_ST_fsm_pp4_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage24;
                end if;
            when ap_ST_fsm_pp4_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage25;
                end if;
            when ap_ST_fsm_pp4_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage26;
                end if;
            when ap_ST_fsm_pp4_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage27;
                end if;
            when ap_ST_fsm_pp4_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage28;
                end if;
            when ap_ST_fsm_pp4_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage29;
                end if;
            when ap_ST_fsm_pp4_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage30;
                end if;
            when ap_ST_fsm_pp4_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage31;
                end if;
            when ap_ST_fsm_pp4_stage32 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage32_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage32;
                end if;
            when ap_ST_fsm_pp4_stage33 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage33_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage33;
                end if;
            when ap_ST_fsm_pp4_stage34 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage34_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage34;
                end if;
            when ap_ST_fsm_pp4_stage35 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage35_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage35;
                end if;
            when ap_ST_fsm_pp4_stage36 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage36_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage37;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage36;
                end if;
            when ap_ST_fsm_pp4_stage37 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage37_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage37;
                end if;
            when ap_ST_fsm_pp4_stage38 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage38_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage38;
                end if;
            when ap_ST_fsm_pp4_stage39 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage39_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage40;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage39;
                end if;
            when ap_ST_fsm_pp4_stage40 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage40_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage41;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage40;
                end if;
            when ap_ST_fsm_pp4_stage41 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage41_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage42;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage41;
                end if;
            when ap_ST_fsm_pp4_stage42 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage42_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage43;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage42;
                end if;
            when ap_ST_fsm_pp4_stage43 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage43_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage44;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage43;
                end if;
            when ap_ST_fsm_pp4_stage44 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage44_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage45;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage44;
                end if;
            when ap_ST_fsm_pp4_stage45 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage45_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage46;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage45;
                end if;
            when ap_ST_fsm_pp4_stage46 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage46_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage47;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage46;
                end if;
            when ap_ST_fsm_pp4_stage47 => 
                if ((not(((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_const_boolean_0 = ap_block_pp4_stage47_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state282;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage47;
                end if;
            when ap_ST_fsm_state282 => 
                ap_NS_fsm <= ap_ST_fsm_state283;
            when ap_ST_fsm_state283 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state283) and (ap_const_boolean_0 = ap_block_state283_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state284;
                else
                    ap_NS_fsm <= ap_ST_fsm_state283;
                end if;
            when ap_ST_fsm_state284 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state284) and (ap_sig_ioackin_my_pos_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state284;
                end if;
            when ap_ST_fsm_pp5_stage0 => 
                if (not(((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (exitcond6_fu_59442_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (exitcond6_fu_59442_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state287;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state287 => 
                ap_NS_fsm <= ap_ST_fsm_state288;
            when ap_ST_fsm_state288 => 
                ap_NS_fsm <= ap_ST_fsm_state289;
            when ap_ST_fsm_state289 => 
                ap_NS_fsm <= ap_ST_fsm_state290;
            when ap_ST_fsm_state290 => 
                ap_NS_fsm <= ap_ST_fsm_state291;
            when ap_ST_fsm_state291 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state291) and (my_pos_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state291;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(24);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(32);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(34);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(35);
    ap_CS_fsm_pp4_stage10 <= ap_CS_fsm(44);
    ap_CS_fsm_pp4_stage11 <= ap_CS_fsm(45);
    ap_CS_fsm_pp4_stage12 <= ap_CS_fsm(46);
    ap_CS_fsm_pp4_stage13 <= ap_CS_fsm(47);
    ap_CS_fsm_pp4_stage14 <= ap_CS_fsm(48);
    ap_CS_fsm_pp4_stage15 <= ap_CS_fsm(49);
    ap_CS_fsm_pp4_stage16 <= ap_CS_fsm(50);
    ap_CS_fsm_pp4_stage17 <= ap_CS_fsm(51);
    ap_CS_fsm_pp4_stage18 <= ap_CS_fsm(52);
    ap_CS_fsm_pp4_stage19 <= ap_CS_fsm(53);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(36);
    ap_CS_fsm_pp4_stage20 <= ap_CS_fsm(54);
    ap_CS_fsm_pp4_stage21 <= ap_CS_fsm(55);
    ap_CS_fsm_pp4_stage22 <= ap_CS_fsm(56);
    ap_CS_fsm_pp4_stage23 <= ap_CS_fsm(57);
    ap_CS_fsm_pp4_stage24 <= ap_CS_fsm(58);
    ap_CS_fsm_pp4_stage25 <= ap_CS_fsm(59);
    ap_CS_fsm_pp4_stage26 <= ap_CS_fsm(60);
    ap_CS_fsm_pp4_stage27 <= ap_CS_fsm(61);
    ap_CS_fsm_pp4_stage28 <= ap_CS_fsm(62);
    ap_CS_fsm_pp4_stage29 <= ap_CS_fsm(63);
    ap_CS_fsm_pp4_stage3 <= ap_CS_fsm(37);
    ap_CS_fsm_pp4_stage30 <= ap_CS_fsm(64);
    ap_CS_fsm_pp4_stage31 <= ap_CS_fsm(65);
    ap_CS_fsm_pp4_stage32 <= ap_CS_fsm(66);
    ap_CS_fsm_pp4_stage33 <= ap_CS_fsm(67);
    ap_CS_fsm_pp4_stage34 <= ap_CS_fsm(68);
    ap_CS_fsm_pp4_stage35 <= ap_CS_fsm(69);
    ap_CS_fsm_pp4_stage36 <= ap_CS_fsm(70);
    ap_CS_fsm_pp4_stage37 <= ap_CS_fsm(71);
    ap_CS_fsm_pp4_stage38 <= ap_CS_fsm(72);
    ap_CS_fsm_pp4_stage39 <= ap_CS_fsm(73);
    ap_CS_fsm_pp4_stage4 <= ap_CS_fsm(38);
    ap_CS_fsm_pp4_stage40 <= ap_CS_fsm(74);
    ap_CS_fsm_pp4_stage41 <= ap_CS_fsm(75);
    ap_CS_fsm_pp4_stage42 <= ap_CS_fsm(76);
    ap_CS_fsm_pp4_stage43 <= ap_CS_fsm(77);
    ap_CS_fsm_pp4_stage44 <= ap_CS_fsm(78);
    ap_CS_fsm_pp4_stage45 <= ap_CS_fsm(79);
    ap_CS_fsm_pp4_stage46 <= ap_CS_fsm(80);
    ap_CS_fsm_pp4_stage47 <= ap_CS_fsm(81);
    ap_CS_fsm_pp4_stage5 <= ap_CS_fsm(39);
    ap_CS_fsm_pp4_stage6 <= ap_CS_fsm(40);
    ap_CS_fsm_pp4_stage7 <= ap_CS_fsm(41);
    ap_CS_fsm_pp4_stage8 <= ap_CS_fsm(42);
    ap_CS_fsm_pp4_stage9 <= ap_CS_fsm(43);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(85);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(17);
    ap_CS_fsm_state27 <= ap_CS_fsm(23);
    ap_CS_fsm_state282 <= ap_CS_fsm(82);
    ap_CS_fsm_state283 <= ap_CS_fsm(83);
    ap_CS_fsm_state284 <= ap_CS_fsm(84);
    ap_CS_fsm_state291 <= ap_CS_fsm(90);
    ap_CS_fsm_state31 <= ap_CS_fsm(25);
    ap_CS_fsm_state37 <= ap_CS_fsm(31);
    ap_CS_fsm_state41 <= ap_CS_fsm(33);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, my_region_data_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((my_region_data_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, my_region_data_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((my_region_data_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, my_region_fcoord_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((my_region_fcoord_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, my_region_fcoord_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((my_region_fcoord_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, exitcond3_reg_59647, my_patches_RVALID)
    begin
                ap_block_pp2_stage0_11001 <= ((my_patches_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond3_reg_59647 = ap_const_lv1_0));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, exitcond3_reg_59647, my_patches_RVALID)
    begin
                ap_block_pp2_stage0_subdone <= ((my_patches_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond3_reg_59647 = ap_const_lv1_0));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_11001_assign_proc : process(ap_enable_reg_pp3_iter1, my_pos_RVALID)
    begin
                ap_block_pp3_stage0_11001 <= ((my_pos_RVALID = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(ap_enable_reg_pp3_iter1, my_pos_RVALID)
    begin
                ap_block_pp3_stage0_subdone <= ((my_pos_RVALID = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage10_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage11_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage12_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage13_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage14_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage15_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage16_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage17_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage18_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage19_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage20_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage21_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage22_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage23_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage24_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage25_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage25_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage26_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage26_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage27_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage27_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage28_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage28_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage29_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage29_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage30_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage30_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage30_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage31_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage31_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage31_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage32_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage32_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage32_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage33_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage33_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage33_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage34_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage34_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage34_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage35_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage35_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage35_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage36_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage36_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage36_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage37_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage37_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage37_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage38_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage38_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage38_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage39_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage39_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage39_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage40_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage40_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage40_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage41_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage41_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage41_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage42_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage42_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage42_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage43_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage43_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage43_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage44_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage44_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage44_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage45_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage45_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage45_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage46_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage46_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage46_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage47_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage47_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage47_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage9_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp5_stage0_11001_assign_proc : process(ap_enable_reg_pp5_iter1, ap_block_state286_io)
    begin
                ap_block_pp5_stage0_11001 <= ((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state286_io));
    end process;


    ap_block_pp5_stage0_subdone_assign_proc : process(ap_enable_reg_pp5_iter1, ap_block_state286_io)
    begin
                ap_block_pp5_stage0_subdone <= ((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state286_io));
    end process;

        ap_block_state100_pp4_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp4_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp4_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp4_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp4_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp4_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp4_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp4_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp4_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp4_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state10_pp0_stage0_iter1_assign_proc : process(my_region_data_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter1 <= (my_region_data_RVALID = ap_const_logic_0);
    end process;

        ap_block_state110_pp4_stage20_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp4_stage21_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp4_stage22_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp4_stage23_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp4_stage24_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp4_stage25_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp4_stage26_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp4_stage27_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp4_stage28_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp4_stage29_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state120_pp4_stage30_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp4_stage31_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp4_stage32_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp4_stage33_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp4_stage34_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp4_stage35_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp4_stage36_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp4_stage37_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp4_stage38_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp4_stage39_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state130_pp4_stage40_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state131_pp4_stage41_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state132_pp4_stage42_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state133_pp4_stage43_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state134_pp4_stage44_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state135_pp4_stage45_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state136_pp4_stage46_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state137_pp4_stage47_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state138_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state139_pp4_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state140_pp4_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state141_pp4_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state142_pp4_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state143_pp4_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state144_pp4_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state145_pp4_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state146_pp4_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state147_pp4_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state148_pp4_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state149_pp4_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state150_pp4_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state151_pp4_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state152_pp4_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state153_pp4_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state154_pp4_stage16_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state155_pp4_stage17_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state156_pp4_stage18_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state157_pp4_stage19_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state158_pp4_stage20_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state159_pp4_stage21_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state160_pp4_stage22_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state161_pp4_stage23_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state162_pp4_stage24_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state163_pp4_stage25_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state164_pp4_stage26_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state165_pp4_stage27_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state166_pp4_stage28_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state167_pp4_stage29_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state168_pp4_stage30_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state169_pp4_stage31_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state170_pp4_stage32_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state171_pp4_stage33_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state172_pp4_stage34_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state173_pp4_stage35_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state174_pp4_stage36_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state175_pp4_stage37_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state176_pp4_stage38_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state177_pp4_stage39_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state178_pp4_stage40_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state179_pp4_stage41_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state180_pp4_stage42_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state181_pp4_stage43_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state182_pp4_stage44_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state183_pp4_stage45_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state184_pp4_stage46_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state185_pp4_stage47_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state186_pp4_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state187_pp4_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state188_pp4_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state189_pp4_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state190_pp4_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state191_pp4_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state192_pp4_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state193_pp4_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state194_pp4_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state195_pp4_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state196_pp4_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state197_pp4_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state198_pp4_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state199_pp4_stage13_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state200_pp4_stage14_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state201_pp4_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state202_pp4_stage16_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state203_pp4_stage17_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state204_pp4_stage18_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state205_pp4_stage19_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state206_pp4_stage20_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state207_pp4_stage21_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state208_pp4_stage22_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state209_pp4_stage23_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp1_stage0_iter1_assign_proc : process(my_region_fcoord_RVALID)
    begin
                ap_block_state20_pp1_stage0_iter1 <= (my_region_fcoord_RVALID = ap_const_logic_0);
    end process;

        ap_block_state210_pp4_stage24_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state211_pp4_stage25_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state212_pp4_stage26_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state213_pp4_stage27_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state214_pp4_stage28_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state215_pp4_stage29_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state216_pp4_stage30_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state217_pp4_stage31_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state218_pp4_stage32_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state219_pp4_stage33_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state220_pp4_stage34_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state221_pp4_stage35_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state222_pp4_stage36_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state223_pp4_stage37_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state224_pp4_stage38_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state225_pp4_stage39_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state226_pp4_stage40_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state227_pp4_stage41_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state228_pp4_stage42_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state229_pp4_stage43_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state230_pp4_stage44_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state231_pp4_stage45_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state232_pp4_stage46_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state233_pp4_stage47_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state234_pp4_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state235_pp4_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state236_pp4_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state237_pp4_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state238_pp4_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state239_pp4_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state240_pp4_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state241_pp4_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state242_pp4_stage8_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state243_pp4_stage9_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state244_pp4_stage10_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state245_pp4_stage11_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state246_pp4_stage12_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state247_pp4_stage13_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state248_pp4_stage14_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state249_pp4_stage15_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state250_pp4_stage16_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state251_pp4_stage17_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state252_pp4_stage18_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state253_pp4_stage19_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state254_pp4_stage20_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state255_pp4_stage21_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state256_pp4_stage22_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state257_pp4_stage23_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state258_pp4_stage24_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state259_pp4_stage25_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state260_pp4_stage26_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state261_pp4_stage27_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state262_pp4_stage28_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state263_pp4_stage29_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state264_pp4_stage30_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state265_pp4_stage31_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state266_pp4_stage32_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state267_pp4_stage33_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state268_pp4_stage34_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state269_pp4_stage35_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state270_pp4_stage36_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state271_pp4_stage37_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state272_pp4_stage38_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state273_pp4_stage39_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state274_pp4_stage40_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state275_pp4_stage41_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state276_pp4_stage42_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state277_pp4_stage43_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state278_pp4_stage44_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state279_pp4_stage45_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state280_pp4_stage46_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state281_pp4_stage47_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state283_on_subcall_done_assign_proc : process(grp_gauss_newton_optim_r_fu_21504_ap_done, grp_gauss_newton_optim_r_fu_21655_ap_done, grp_gauss_newton_optim_r_fu_21806_ap_done, grp_gauss_newton_optim_r_fu_21957_ap_done, grp_gauss_newton_optim_r_fu_22108_ap_done, grp_gauss_newton_optim_r_fu_22259_ap_done, grp_gauss_newton_optim_r_fu_22410_ap_done, grp_gauss_newton_optim_r_fu_22561_ap_done, grp_gauss_newton_optim_r_fu_22712_ap_done, grp_gauss_newton_optim_r_fu_22863_ap_done, grp_gauss_newton_optim_r_fu_23014_ap_done, grp_gauss_newton_optim_r_fu_23165_ap_done, grp_gauss_newton_optim_r_fu_23316_ap_done, grp_gauss_newton_optim_r_fu_23467_ap_done, grp_gauss_newton_optim_r_fu_23618_ap_done, grp_gauss_newton_optim_r_fu_23769_ap_done, grp_gauss_newton_optim_r_fu_23920_ap_done, grp_gauss_newton_optim_r_fu_24071_ap_done, grp_gauss_newton_optim_r_fu_24222_ap_done, grp_gauss_newton_optim_r_fu_24373_ap_done, grp_gauss_newton_optim_r_fu_24524_ap_done, grp_gauss_newton_optim_r_fu_24675_ap_done, grp_gauss_newton_optim_r_fu_24826_ap_done, grp_gauss_newton_optim_r_fu_24977_ap_done)
    begin
                ap_block_state283_on_subcall_done <= ((grp_gauss_newton_optim_r_fu_24977_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24826_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24675_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24524_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24373_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24222_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_24071_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23920_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23769_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23618_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23467_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23316_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23165_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_23014_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22863_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22712_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22561_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22410_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22259_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_22108_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_21957_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_21806_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_21655_ap_done = ap_const_logic_0) or (grp_gauss_newton_optim_r_fu_21504_ap_done = ap_const_logic_0));
    end process;

        ap_block_state285_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state286_io_assign_proc : process(exitcond6_reg_98056, ap_sig_ioackin_my_pos_WREADY)
    begin
                ap_block_state286_io <= ((ap_sig_ioackin_my_pos_WREADY = ap_const_logic_0) and (exitcond6_reg_98056 = ap_const_lv1_0));
    end process;

        ap_block_state286_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp2_stage0_iter1_assign_proc : process(exitcond3_reg_59647, my_patches_RVALID)
    begin
                ap_block_state29_pp2_stage0_iter1 <= ((my_patches_RVALID = ap_const_logic_0) and (exitcond3_reg_59647 = ap_const_lv1_0));
    end process;

        ap_block_state30_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_pp3_stage0_iter1_assign_proc : process(my_pos_RVALID)
    begin
                ap_block_state39_pp3_stage0_iter1 <= (my_pos_RVALID = ap_const_logic_0);
    end process;

        ap_block_state40_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp4_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp4_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp4_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp4_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp4_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp4_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp4_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp4_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp4_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp4_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp4_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp4_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp4_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp4_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp4_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp4_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp4_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp4_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp4_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp4_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp4_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp4_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp4_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp4_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp4_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp4_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp4_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp4_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp4_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp4_stage30_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp4_stage31_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp4_stage32_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp4_stage33_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp4_stage34_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp4_stage35_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp4_stage36_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp4_stage37_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp4_stage38_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp4_stage39_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp4_stage40_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp4_stage41_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp4_stage42_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp4_stage43_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp4_stage44_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp4_stage45_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp4_stage46_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp4_stage47_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp4_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp4_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp4_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp4_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp4_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp4_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp4_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp4_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp4_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_30132_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter1, exitcond6_reg_98056)
    begin
                ap_condition_30132 <= ((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (exitcond6_reg_98056 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state9_assign_proc : process(exitcond4_fu_26793_p2)
    begin
        if ((exitcond4_fu_26793_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state19_assign_proc : process(exitcond2_fu_26846_p2)
    begin
        if ((exitcond2_fu_26846_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state28_assign_proc : process(exitcond3_fu_27160_p2)
    begin
        if ((exitcond3_fu_27160_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state28 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state38_assign_proc : process(exitcond5_fu_27236_p2)
    begin
        if ((exitcond5_fu_27236_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state38 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state38 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state42_assign_proc : process(exitcond1_fu_27502_p2)
    begin
        if ((exitcond1_fu_27502_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state42 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state42 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state285_assign_proc : process(exitcond6_fu_59442_p2)
    begin
        if ((exitcond6_fu_59442_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state285 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state285 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state291, my_pos_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state291) and (my_pos_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter4)
    begin
        if (((ap_enable_reg_pp4_iter4 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter1, ap_enable_reg_pp5_iter0)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_k_phi_fu_21485_p4_assign_proc : process(k_reg_21481, ap_CS_fsm_pp4_stage0, exitcond1_reg_79495, ap_enable_reg_pp4_iter1, k_1_reg_79499, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond1_reg_79495 = ap_const_lv1_0))) then 
            ap_phi_mux_k_phi_fu_21485_p4 <= k_1_reg_79499;
        else 
            ap_phi_mux_k_phi_fu_21485_p4 <= k_reg_21481;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state291, my_pos_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state291) and (my_pos_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_my_patches_ARREADY_assign_proc : process(my_patches_ARREADY, ap_reg_ioackin_my_patches_ARREADY)
    begin
        if ((ap_reg_ioackin_my_patches_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_patches_ARREADY <= my_patches_ARREADY;
        else 
            ap_sig_ioackin_my_patches_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_my_pos_ARREADY_assign_proc : process(my_pos_ARREADY, ap_reg_ioackin_my_pos_ARREADY)
    begin
        if ((ap_reg_ioackin_my_pos_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_pos_ARREADY <= my_pos_ARREADY;
        else 
            ap_sig_ioackin_my_pos_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_my_pos_AWREADY_assign_proc : process(my_pos_AWREADY, ap_reg_ioackin_my_pos_AWREADY)
    begin
        if ((ap_reg_ioackin_my_pos_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_pos_AWREADY <= my_pos_AWREADY;
        else 
            ap_sig_ioackin_my_pos_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_my_pos_WREADY_assign_proc : process(my_pos_WREADY, ap_reg_ioackin_my_pos_WREADY)
    begin
        if ((ap_reg_ioackin_my_pos_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_pos_WREADY <= my_pos_WREADY;
        else 
            ap_sig_ioackin_my_pos_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_my_region_data_ARREADY_assign_proc : process(my_region_data_ARREADY, ap_reg_ioackin_my_region_data_ARREADY)
    begin
        if ((ap_reg_ioackin_my_region_data_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_region_data_ARREADY <= my_region_data_ARREADY;
        else 
            ap_sig_ioackin_my_region_data_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_my_region_fcoord_ARREADY_assign_proc : process(my_region_fcoord_ARREADY, ap_reg_ioackin_my_region_fcoord_ARREADY)
    begin
        if ((ap_reg_ioackin_my_region_fcoord_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_my_region_fcoord_ARREADY <= my_region_fcoord_ARREADY;
        else 
            ap_sig_ioackin_my_region_fcoord_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    exitcond1_fu_27502_p2 <= "1" when (ap_phi_mux_k_phi_fu_21485_p4 = ap_const_lv5_18) else "0";
    exitcond2_fu_26846_p2 <= "1" when (indvar1_reg_21425 = ap_const_lv6_30) else "0";
    exitcond3_fu_27160_p2 <= "1" when (indvar3_reg_21436 = ap_const_lv12_960) else "0";
    exitcond4_fu_26793_p2 <= "1" when (indvar_reg_21414 = ap_const_lv17_18000) else "0";
    exitcond5_fu_27236_p2 <= "1" when (indvar6_reg_21470 = ap_const_lv6_30) else "0";
    exitcond6_fu_59442_p2 <= "1" when (indvar8_reg_21493 = ap_const_lv6_30) else "0";

    grp_fu_25128_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25598, reg_25606, reg_25635, reg_25679, ap_CS_fsm_pp4_stage45, reg_25730, reg_25756, reg_25798, reg_25806, reg_25814, reg_25834, reg_25841, reg_25858, reg_25880, reg_25888, reg_25918, reg_25932, reg_25941, reg_25957, reg_25972, reg_25995, reg_26038, reg_26063, reg_26101, reg_26126, reg_26135, reg_26154, reg_26177, reg_26295, reg_26301, reg_26325, reg_26331, reg_26339, reg_26361, reg_26368, reg_26461, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25128_p0 <= reg_26126;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25128_p0 <= reg_26339;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25128_p0 <= reg_25972;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25128_p0 <= reg_25995;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25128_p0 <= reg_25841;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25128_p0 <= reg_26368;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26301;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25880;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25679;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25932;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25941;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25128_p0 <= reg_26038;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26135;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25834;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_26101;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26461;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_26325;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26361;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26154;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26331;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26295;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25814;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26177;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25806;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_26063;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25957;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25918;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25888;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25858;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25798;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25756;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25730;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25635;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p0 <= reg_25598;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25606;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p0 <= reg_25542;
        else 
            grp_fu_25128_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25128_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25598, reg_25635, reg_25644, reg_25665, reg_25679, ap_CS_fsm_pp4_stage45, reg_25713, reg_25756, reg_25774, reg_25789, reg_25798, reg_25814, reg_25834, reg_25841, reg_25858, reg_25880, reg_25888, reg_25909, reg_25932, reg_25941, reg_25966, reg_25972, reg_25995, reg_26018, reg_26045, reg_26063, reg_26072, reg_26101, reg_26109, reg_26154, reg_26219, reg_26228, reg_26280, reg_26310, reg_26375, reg_26400, reg_26483, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25128_p1 <= reg_26045;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25128_p1 <= reg_26310;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25128_p1 <= reg_26109;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25128_p1 <= reg_26072;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25128_p1 <= reg_26063;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25128_p1 <= reg_26154;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25128_p1 <= reg_26400;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25128_p1 <= reg_25858;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25128_p1 <= reg_26101;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25972;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_26219;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25635;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_26483;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_26280;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25941;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_26375;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25756;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25995;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25880;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25834;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25888;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_26228;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25798;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25789;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25966;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_26018;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25644;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25598;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25932;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25909;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25841;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25814;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25713;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25128_p1 <= reg_25679;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25665;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25128_p1 <= reg_25570;
        else 
            grp_fu_25128_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25132_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25556, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25606, reg_25635, reg_25653, reg_25679, ap_CS_fsm_pp4_stage45, reg_25700, reg_25756, reg_25764, reg_25789, reg_25814, reg_25822, reg_25841, reg_25858, reg_25880, reg_25932, reg_25941, reg_25948, reg_25980, reg_26003, reg_26010, reg_26018, reg_26072, reg_26101, reg_26109, reg_26126, reg_26154, reg_26163, reg_26170, reg_26196, reg_26213, reg_26219, reg_26259, reg_26310, reg_26318, reg_26407, reg_26461, reg_26467, reg_26560, reg_26580, reg_26656, ref_patch_dy_0_8_reg_79833, ref_patch_dy_0_10_reg_79862, tmp214_reg_80666, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25132_p0 <= tmp214_reg_80666;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25132_p0 <= reg_26461;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25132_p0 <= reg_26010;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25132_p0 <= reg_26154;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25132_p0 <= reg_25841;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25132_p0 <= reg_25789;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25132_p0 <= reg_25756;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25132_p0 <= reg_26219;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25132_p0 <= reg_26580;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25132_p0 <= reg_26656;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25132_p0 <= reg_26196;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26018;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26259;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26467;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26003;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26072;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25858;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26560;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26318;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26109;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25880;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25814;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p0 <= reg_26170;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25980;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26407;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26310;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25948;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25635;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25132_p0 <= reg_26213;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25932;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26126;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p0 <= reg_26163;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_26101;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25679;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= ref_patch_dy_0_10_reg_79862;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= ref_patch_dy_0_8_reg_79833;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25606;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p0 <= reg_25941;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25822;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25764;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25700;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p0 <= reg_25653;
        else 
            grp_fu_25132_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25132_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25598, reg_25620, reg_25635, reg_25644, reg_25653, reg_25679, reg_25688, ap_CS_fsm_pp4_stage45, reg_25713, reg_25740, reg_25756, reg_25798, reg_25834, reg_25866, reg_25888, reg_25895, reg_25909, reg_25948, reg_25957, reg_25995, reg_26038, reg_26063, reg_26109, reg_26117, reg_26126, reg_26135, reg_26154, reg_26177, reg_26196, reg_26287, reg_26295, reg_26301, reg_26368, reg_26381, reg_26431, reg_26439, reg_26447, reg_26483, reg_26534, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25132_p1 <= reg_26109;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25132_p1 <= reg_26439;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25132_p1 <= reg_26295;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25132_p1 <= reg_25888;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25132_p1 <= reg_26287;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25132_p1 <= reg_25957;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25132_p1 <= reg_25948;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25132_p1 <= reg_26534;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25132_p1 <= reg_26447;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25132_p1 <= reg_26483;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25132_p1 <= reg_25798;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25756;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26117;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26431;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26063;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26154;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_26368;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26301;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26381;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25635;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26177;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26126;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_26196;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25679;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_26135;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25644;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_25598;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25909;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_26038;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25995;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_25713;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25653;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_25834;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25895;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25866;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25542;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25132_p1 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25132_p1 <= reg_25688;
        else 
            grp_fu_25132_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25136_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25598, reg_25606, reg_25644, reg_25665, ap_CS_fsm_pp4_stage45, reg_25774, reg_25806, reg_25924, reg_25957, reg_25995, reg_26003, reg_26010, reg_26018, reg_26026, reg_26063, reg_26072, reg_26117, reg_26142, reg_26154, reg_26163, reg_26170, reg_26196, reg_26205, reg_26219, reg_26259, reg_26301, reg_26331, reg_26339, reg_26447, reg_26467, reg_26476, reg_26491, reg_26508, reg_26580, reg_26681, reg_26714, reg_26720, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25136_p0 <= reg_26508;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22))) then 
            grp_fu_25136_p0 <= reg_26447;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25136_p0 <= reg_26154;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25136_p0 <= reg_26720;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25136_p0 <= reg_26072;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25136_p0 <= reg_26714;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25136_p0 <= reg_25995;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25136_p0 <= reg_26301;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25136_p0 <= reg_26467;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25136_p0 <= reg_26681;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)))) then 
            grp_fu_25136_p0 <= reg_26163;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25136_p0 <= reg_26117;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25136_p0 <= reg_25606;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25136_p0 <= reg_25598;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25136_p0 <= reg_26331;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26476;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_26170;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26580;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26196;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26018;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25957;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26491;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26063;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26339;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_26010;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25542;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26259;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26219;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_26003;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_26205;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25665;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_26026;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25924;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p0 <= reg_25570;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_25806;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p0 <= reg_25644;
        else 
            grp_fu_25136_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25136_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25556, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25635, reg_25679, ap_CS_fsm_pp4_stage45, reg_25721, reg_25730, reg_25789, reg_25798, reg_25822, reg_25849, reg_25909, reg_25948, reg_25957, reg_25966, reg_25972, reg_25980, reg_26003, reg_26038, reg_26051, reg_26072, reg_26109, reg_26117, reg_26126, reg_26163, reg_26205, reg_26234, reg_26245, reg_26251, reg_26267, reg_26287, reg_26339, reg_26381, reg_26415, reg_26431, reg_26491, reg_26534, reg_26540, reg_26554, reg_26656, reg_26669, reg_26675, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25136_p1 <= reg_26669;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22))) then 
            grp_fu_25136_p1 <= reg_26656;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25136_p1 <= reg_26491;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25136_p1 <= reg_26540;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25136_p1 <= reg_26205;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25136_p1 <= reg_25966;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25136_p1 <= reg_26381;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)))) then 
            grp_fu_25136_p1 <= reg_26554;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25136_p1 <= reg_26675;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25136_p1 <= reg_26003;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25136_p1 <= reg_26431;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25136_p1 <= reg_25635;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25136_p1 <= reg_26267;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25136_p1 <= reg_26126;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26163;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26245;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25822;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25909;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26339;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p1 <= reg_26534;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25798;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25789;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25679;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p1 <= reg_26415;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26251;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26038;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26117;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25136_p1 <= reg_26109;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26234;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26287;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p1 <= reg_25957;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25136_p1 <= reg_25972;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26072;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25980;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25730;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_26051;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25948;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25849;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25136_p1 <= reg_25721;
        else 
            grp_fu_25136_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25140_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25620, ap_CS_fsm_pp4_stage45, reg_25700, reg_25713, reg_25721, reg_25740, reg_25909, reg_25918, reg_25972, reg_26010, reg_26026, reg_26081, reg_26088, reg_26101, reg_26117, reg_26170, reg_26185, reg_26251, reg_26267, reg_26301, reg_26318, reg_26331, reg_26347, reg_26368, reg_26393, ap_enable_reg_pp4_iter2, reg_26415, reg_26439, reg_26454, reg_26467, reg_26476, reg_26483, reg_26491, reg_26499, reg_26523, reg_26625, reg_26662, reg_26669, reg_26738, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25140_p0 <= reg_26738;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25140_p0 <= reg_26331;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25140_p0 <= reg_26301;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25140_p0 <= reg_26393;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25140_p0 <= reg_26662;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25140_p0 <= reg_26101;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25140_p0 <= reg_26251;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25140_p0 <= reg_25918;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)))) then 
            grp_fu_25140_p0 <= reg_26483;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25140_p0 <= reg_26625;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)))) then 
            grp_fu_25140_p0 <= reg_26476;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25140_p0 <= reg_25713;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25140_p0 <= reg_26669;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)))) then 
            grp_fu_25140_p0 <= reg_26523;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25140_p0 <= reg_26491;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25140_p0 <= reg_26318;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26439;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26415;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26267;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_25570;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26010;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_26499;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26467;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_25909;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26454;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_26081;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26368;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26026;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_26347;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26185;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_25620;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26170;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_25700;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_26117;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p0 <= reg_25721;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p0 <= reg_25972;
        else 
            grp_fu_25140_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25140_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25606, reg_25653, ap_CS_fsm_pp4_stage45, reg_25713, reg_25730, reg_25806, reg_25841, reg_25849, reg_25880, reg_25924, reg_25980, reg_26010, reg_26045, reg_26051, reg_26063, reg_26142, reg_26196, reg_26245, reg_26259, reg_26347, reg_26354, reg_26387, reg_26400, ap_enable_reg_pp4_iter2, reg_26415, reg_26422, reg_26431, reg_26439, reg_26447, reg_26499, reg_26587, reg_26594, reg_26609, reg_26625, reg_26694, tmp_205_60_reg_80656, tmp236_reg_80661, tmp376_reg_80706, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25140_p1 <= tmp376_reg_80706;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25140_p1 <= reg_26196;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25140_p1 <= tmp236_reg_80661;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25140_p1 <= reg_26415;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25140_p1 <= reg_26625;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25140_p1 <= reg_26063;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25140_p1 <= reg_26347;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25140_p1 <= tmp_205_60_reg_80656;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25140_p1 <= reg_26400;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25140_p1 <= reg_26694;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25140_p1 <= reg_26609;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25140_p1 <= reg_26587;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25140_p1 <= reg_26259;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25140_p1 <= reg_25730;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25140_p1 <= reg_26594;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)))) then 
            grp_fu_25140_p1 <= reg_26354;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26499;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25713;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26422;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25980;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25140_p1 <= reg_26387;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26439;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_26447;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_25841;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_26431;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_25849;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25140_p1 <= reg_25806;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_26051;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_26245;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25140_p1 <= reg_25653;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25606;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25924;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25570;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26142;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26010;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_26045;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25140_p1 <= reg_25880;
        else 
            grp_fu_25140_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25144_opcode_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, exitcond1_reg_79495, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter2, ap_block_pp4_stage24_00001, ap_block_pp4_stage25_00001, ap_block_pp4_stage26_00001, ap_block_pp4_stage28_00001, ap_block_pp4_stage30_00001, ap_block_pp4_stage31_00001, ap_block_pp4_stage32_00001, ap_block_pp4_stage33_00001, ap_block_pp4_stage34_00001, ap_block_pp4_stage35_00001, ap_block_pp4_stage36_00001, ap_block_pp4_stage37_00001, ap_block_pp4_stage38_00001, ap_block_pp4_stage39_00001, ap_block_pp4_stage40_00001, ap_block_pp4_stage41_00001, ap_block_pp4_stage42_00001, ap_block_pp4_stage43_00001, ap_block_pp4_stage44_00001, ap_block_pp4_stage45_00001, ap_block_pp4_stage46_00001, ap_block_pp4_stage47_00001, ap_block_pp4_stage0_00001, ap_block_pp4_stage1_00001, ap_block_pp4_stage2_00001, ap_block_pp4_stage3_00001, ap_block_pp4_stage4_00001, ap_block_pp4_stage5_00001, ap_block_pp4_stage6_00001, ap_block_pp4_stage7_00001, ap_block_pp4_stage8_00001, ap_block_pp4_stage9_00001, ap_block_pp4_stage10_00001, ap_block_pp4_stage11_00001, ap_block_pp4_stage12_00001, ap_block_pp4_stage14_00001, ap_block_pp4_stage15_00001, ap_block_pp4_stage16_00001, ap_block_pp4_stage19_00001, ap_block_pp4_stage20_00001, ap_block_pp4_stage21_00001, ap_block_pp4_stage22_00001, ap_block_pp4_stage27_00001, ap_block_pp4_stage29_00001, ap_block_pp4_stage13_00001, ap_block_pp4_stage17_00001, ap_block_pp4_stage18_00001, ap_block_pp4_stage23_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage23_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23)) or ((ap_const_boolean_0 = ap_block_pp4_stage18_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18)))) then 
            grp_fu_25144_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage29_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27)) or ((ap_const_boolean_0 = ap_block_pp4_stage22_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage21_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21)) or ((ap_const_boolean_0 = ap_block_pp4_stage20_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20)) or ((ap_const_boolean_0 = ap_block_pp4_stage19_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19)) or ((ap_const_boolean_0 = ap_block_pp4_stage17_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17)) or ((ap_const_boolean_0 = ap_block_pp4_stage16_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage15_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15)) or ((ap_const_boolean_0 = ap_block_pp4_stage14_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage13_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage12_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage11_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)) or ((ap_const_boolean_0 = ap_block_pp4_stage10_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage9_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage8_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage7_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage6_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage5_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage4_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage26_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage25_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage24_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            grp_fu_25144_opcode <= ap_const_lv2_0;
        else 
            grp_fu_25144_opcode <= "XX";
        end if; 
    end process;


    grp_fu_25144_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25606, reg_25665, reg_25688, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25764, reg_25774, reg_26018, reg_26051, reg_26072, reg_26081, reg_26117, reg_26126, ap_enable_reg_pp4_iter3, reg_26142, reg_26177, reg_26185, reg_26205, reg_26219, reg_26267, reg_26287, reg_26318, reg_26331, reg_26354, ap_enable_reg_pp4_iter2, reg_26439, reg_26454, reg_26467, reg_26499, reg_26540, reg_26560, reg_26566, reg_26587, reg_26594, reg_26609, reg_26617, reg_26701, reg_26726, ref_patch_dy_0_14_reg_79928, tmp220_reg_80721, tmp_104_reg_80786, tmp_142_reg_80819, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25144_p0 <= tmp_142_reg_80819;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25144_p0 <= tmp_104_reg_80786;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25144_p0 <= tmp220_reg_80721;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29))) then 
            grp_fu_25144_p0 <= reg_26499;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25144_p0 <= reg_26726;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25144_p0 <= reg_26439;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25144_p0 <= reg_26205;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25144_p0 <= reg_26560;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25144_p0 <= reg_26467;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25144_p0 <= reg_26587;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25144_p0 <= reg_26117;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25144_p0 <= reg_26331;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25144_p0 <= reg_26701;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25144_p0 <= reg_25764;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25144_p0 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)))) then 
            grp_fu_25144_p0 <= reg_26177;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25144_p0 <= reg_26454;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25144_p0 <= reg_26051;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_26287;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_25688;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26617;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26609;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_26594;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26126;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26566;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_26540;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26354;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26185;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26219;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_25606;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_25700;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26072;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25144_p0 <= reg_25665;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26318;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_26018;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_26267;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_26081;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p0 <= ref_patch_dy_0_14_reg_79928;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p0 <= reg_25774;
        else 
            grp_fu_25144_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25144_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, reg_25721, reg_25740, reg_25789, reg_25806, reg_25822, reg_25849, reg_25895, reg_25909, reg_25924, reg_25932, reg_25948, reg_26088, ap_enable_reg_pp4_iter3, reg_26196, reg_26219, reg_26234, reg_26251, reg_26280, reg_26339, reg_26375, reg_26387, ap_enable_reg_pp4_iter2, reg_26422, reg_26431, reg_26508, reg_26523, reg_26540, reg_26554, reg_26573, reg_26580, reg_26587, reg_26594, reg_26602, reg_26688, reg_26726, ref_patch_dy_0_15_reg_79965, ref_patch_dx_0_27_reg_80102, tmp270_reg_80671, tmp_152_reg_80742, tmp_143_reg_80824, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25144_p1 <= tmp_152_reg_80742;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25144_p1 <= tmp_143_reg_80824;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25144_p1 <= reg_26375;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25144_p1 <= reg_26726;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27))) then 
            grp_fu_25144_p1 <= reg_26573;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22))) then 
            grp_fu_25144_p1 <= reg_26431;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25144_p1 <= tmp270_reg_80671;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25144_p1 <= reg_26280;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25144_p1 <= reg_26339;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25144_p1 <= reg_26580;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25144_p1 <= reg_26594;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25144_p1 <= reg_26219;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)))) then 
            grp_fu_25144_p1 <= reg_26387;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25144_p1 <= reg_26196;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25144_p1 <= reg_26688;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25144_p1 <= reg_25806;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25144_p1 <= reg_25822;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25144_p1 <= reg_25932;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25144_p1 <= reg_25909;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25144_p1 <= reg_26540;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25144_p1 <= reg_25895;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25144_p1 <= reg_25570;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26251;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26602;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p1 <= reg_26587;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25948;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26554;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26508;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26523;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p1 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25144_p1 <= reg_25924;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_26422;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25789;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25721;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= ref_patch_dx_0_27_reg_80102;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25849;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= ref_patch_dy_0_15_reg_79965;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25144_p1 <= reg_25542;
        else 
            grp_fu_25144_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25148_opcode_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, exitcond1_reg_79495, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter2, ap_block_pp4_stage24_00001, ap_block_pp4_stage26_00001, ap_block_pp4_stage30_00001, ap_block_pp4_stage31_00001, ap_block_pp4_stage32_00001, ap_block_pp4_stage33_00001, ap_block_pp4_stage34_00001, ap_block_pp4_stage35_00001, ap_block_pp4_stage36_00001, ap_block_pp4_stage37_00001, ap_block_pp4_stage38_00001, ap_block_pp4_stage39_00001, ap_block_pp4_stage40_00001, ap_block_pp4_stage41_00001, ap_block_pp4_stage42_00001, ap_block_pp4_stage43_00001, ap_block_pp4_stage44_00001, ap_block_pp4_stage45_00001, ap_block_pp4_stage46_00001, ap_block_pp4_stage47_00001, ap_block_pp4_stage0_00001, ap_block_pp4_stage1_00001, ap_block_pp4_stage2_00001, ap_block_pp4_stage3_00001, ap_block_pp4_stage4_00001, ap_block_pp4_stage5_00001, ap_block_pp4_stage6_00001, ap_block_pp4_stage7_00001, ap_block_pp4_stage8_00001, ap_block_pp4_stage9_00001, ap_block_pp4_stage10_00001, ap_block_pp4_stage11_00001, ap_block_pp4_stage12_00001, ap_block_pp4_stage14_00001, ap_block_pp4_stage15_00001, ap_block_pp4_stage16_00001, ap_block_pp4_stage19_00001, ap_block_pp4_stage20_00001, ap_block_pp4_stage21_00001, ap_block_pp4_stage22_00001, ap_block_pp4_stage29_00001, ap_block_pp4_stage13_00001, ap_block_pp4_stage17_00001, ap_block_pp4_stage18_00001, ap_block_pp4_stage23_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage31_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31)) or ((ap_const_boolean_0 = ap_block_pp4_stage23_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23)) or ((ap_const_boolean_0 = ap_block_pp4_stage18_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18)) or ((ap_const_boolean_0 = ap_block_pp4_stage17_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17)))) then 
            grp_fu_25148_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage35_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29)) or ((ap_const_boolean_0 = ap_block_pp4_stage26_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26)) or ((ap_const_boolean_0 = ap_block_pp4_stage24_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24)) or ((ap_const_boolean_0 = ap_block_pp4_stage22_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage21_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21)) or ((ap_const_boolean_0 = ap_block_pp4_stage20_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20)) or ((ap_const_boolean_0 = ap_block_pp4_stage19_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19)) or ((ap_const_boolean_0 = ap_block_pp4_stage16_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage15_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15)) or ((ap_const_boolean_0 = ap_block_pp4_stage14_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage13_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage12_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage11_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)) or ((ap_const_boolean_0 = ap_block_pp4_stage10_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage9_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage8_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage7_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage6_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage5_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage4_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            grp_fu_25148_opcode <= ap_const_lv2_0;
        else 
            grp_fu_25148_opcode <= "XX";
        end if; 
    end process;


    grp_fu_25148_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, reg_25721, reg_25849, reg_25924, ap_enable_reg_pp4_iter3, reg_26142, reg_26177, reg_26228, reg_26259, reg_26287, reg_26301, reg_26310, reg_26347, reg_26393, reg_26400, ap_enable_reg_pp4_iter2, reg_26422, reg_26454, reg_26483, reg_26491, reg_26499, reg_26516, reg_26547, reg_26566, reg_26594, reg_26609, reg_26625, reg_26633, reg_26641, reg_26648, reg_26681, reg_26694, reg_26701, reg_26738, tmp345_reg_80731, tmp_103_reg_80768, tmp_101_reg_80791, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage26, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31))) then 
            grp_fu_25148_p0 <= reg_26625;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24))) then 
            grp_fu_25148_p0 <= reg_26694;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25148_p0 <= tmp_101_reg_80791;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25148_p0 <= tmp_103_reg_80768;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25148_p0 <= reg_26701;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25148_p0 <= tmp345_reg_80731;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25148_p0 <= reg_26738;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35))) then 
            grp_fu_25148_p0 <= reg_26681;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then 
            grp_fu_25148_p0 <= reg_26594;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26))) then 
            grp_fu_25148_p0 <= reg_26483;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25148_p0 <= reg_26347;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25148_p0 <= reg_26422;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25148_p0 <= reg_26609;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25148_p0 <= reg_26491;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25148_p0 <= reg_25924;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25148_p0 <= reg_26648;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25148_p0 <= reg_26499;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25148_p0 <= reg_25721;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29)) or ((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)))) then 
            grp_fu_25148_p0 <= reg_26566;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25148_p0 <= reg_25849;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25148_p0 <= reg_26228;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26547;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26641;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26633;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26177;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)) or ((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26454;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26310;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26287;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26259;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26516;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26400;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p0 <= reg_26393;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p0 <= reg_26301;
        else 
            grp_fu_25148_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25148_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25644, ap_CS_fsm_pp4_stage45, reg_25721, reg_25814, reg_25849, reg_25858, reg_26135, ap_enable_reg_pp4_iter3, reg_26205, reg_26213, reg_26251, reg_26280, reg_26310, reg_26325, reg_26354, reg_26393, ap_enable_reg_pp4_iter2, reg_26476, reg_26499, reg_26508, reg_26516, reg_26547, reg_26573, reg_26602, reg_26609, reg_26617, reg_26625, reg_26633, reg_26648, reg_26707, reg_26714, ref_patch_dx_0_35_reg_80260, tmp314_reg_80676, tmp252_reg_80691, tmp267_reg_80711, tmp_108_reg_80797, tmp_102_reg_80803, tmp_109_reg_80808, tmp_111_reg_80813, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage26, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31))) then 
            grp_fu_25148_p1 <= tmp_109_reg_80808;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24))) then 
            grp_fu_25148_p1 <= tmp_102_reg_80803;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23))) then 
            grp_fu_25148_p1 <= tmp_111_reg_80813;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25148_p1 <= tmp_108_reg_80797;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25148_p1 <= tmp252_reg_80691;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25148_p1 <= tmp314_reg_80676;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25148_p1 <= tmp267_reg_80711;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then 
            grp_fu_25148_p1 <= reg_26609;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26))) then 
            grp_fu_25148_p1 <= reg_26714;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25148_p1 <= reg_26251;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25148_p1 <= reg_26707;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25148_p1 <= reg_26617;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25148_p1 <= reg_26499;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25148_p1 <= reg_26393;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25148_p1 <= reg_26633;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17)) or ((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)))) then 
            grp_fu_25148_p1 <= reg_26135;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)) or ((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)))) then 
            grp_fu_25148_p1 <= reg_26602;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25148_p1 <= reg_26205;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25148_p1 <= reg_26508;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25148_p1 <= reg_26325;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25148_p1 <= reg_26310;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_26648;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_26625;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_26516;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_25814;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_25644;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_26573;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_25849;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_26547;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_26213;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_25721;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_26476;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= ref_patch_dx_0_35_reg_80260;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_25858;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25148_p1 <= reg_26354;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25148_p1 <= reg_26280;
        else 
            grp_fu_25148_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25152_opcode_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, exitcond1_reg_79495, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter4, ap_block_pp4_stage24_00001, ap_block_pp4_stage26_00001, ap_block_pp4_stage30_00001, ap_block_pp4_stage32_00001, ap_block_pp4_stage33_00001, ap_block_pp4_stage34_00001, ap_block_pp4_stage36_00001, ap_block_pp4_stage37_00001, ap_block_pp4_stage38_00001, ap_block_pp4_stage39_00001, ap_block_pp4_stage40_00001, ap_block_pp4_stage41_00001, ap_block_pp4_stage42_00001, ap_block_pp4_stage43_00001, ap_block_pp4_stage44_00001, ap_block_pp4_stage45_00001, ap_block_pp4_stage46_00001, ap_block_pp4_stage47_00001, ap_block_pp4_stage0_00001, ap_block_pp4_stage1_00001, ap_block_pp4_stage2_00001, ap_block_pp4_stage3_00001, ap_block_pp4_stage4_00001, ap_block_pp4_stage5_00001, ap_block_pp4_stage6_00001, ap_block_pp4_stage7_00001, ap_block_pp4_stage8_00001, ap_block_pp4_stage9_00001, ap_block_pp4_stage10_00001, ap_block_pp4_stage11_00001, ap_block_pp4_stage12_00001, ap_block_pp4_stage14_00001, ap_block_pp4_stage15_00001, ap_block_pp4_stage16_00001, ap_block_pp4_stage19_00001, ap_block_pp4_stage20_00001, ap_block_pp4_stage21_00001, ap_block_pp4_stage22_00001, ap_block_pp4_stage13_00001, ap_block_pp4_stage17_00001, ap_block_pp4_stage18_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage24_00001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24)) or ((ap_const_boolean_0 = ap_block_pp4_stage18_00001) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18)) or ((ap_const_boolean_0 = ap_block_pp4_stage17_00001) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17)))) then 
            grp_fu_25152_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33)) or ((ap_const_boolean_0 = ap_block_pp4_stage26_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26)) or ((ap_const_boolean_0 = ap_block_pp4_stage22_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22)) or ((ap_const_boolean_0 = ap_block_pp4_stage21_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21)) or ((ap_const_boolean_0 = ap_block_pp4_stage20_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20)) or ((ap_const_boolean_0 = ap_block_pp4_stage19_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19)) or ((ap_const_boolean_0 = ap_block_pp4_stage16_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage15_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15)) or ((ap_const_boolean_0 = ap_block_pp4_stage14_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14)) or ((ap_const_boolean_0 = ap_block_pp4_stage13_00001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13)) or ((ap_const_boolean_0 = ap_block_pp4_stage12_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)) or ((ap_const_boolean_0 = ap_block_pp4_stage11_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11)) or ((ap_const_boolean_0 = ap_block_pp4_stage10_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage9_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage8_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage7_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage6_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage5_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage4_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_00001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond1_reg_79495 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_00001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            grp_fu_25152_opcode <= ap_const_lv2_0;
        else 
            grp_fu_25152_opcode <= "XX";
        end if; 
    end process;


    grp_fu_25152_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25620, reg_25688, ap_CS_fsm_pp4_stage45, reg_25700, reg_25774, reg_25822, reg_25866, reg_25895, reg_25932, reg_25957, reg_26026, reg_26081, reg_26088, ap_enable_reg_pp4_iter3, reg_26361, ap_enable_reg_pp4_iter2, reg_26422, reg_26508, reg_26523, reg_26566, reg_26602, reg_26633, reg_26641, reg_26648, reg_26662, reg_26681, reg_26694, ap_enable_reg_pp4_iter4, reg_26720, reg_26732, tmp406_reg_80726, tmp_110_reg_80869, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage24, ap_block_pp4_stage26, ap_block_pp4_stage30, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24))) then 
            grp_fu_25152_p0 <= reg_26720;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25152_p0 <= tmp_110_reg_80869;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25152_p0 <= reg_26361;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22))) then 
            grp_fu_25152_p0 <= reg_26681;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25152_p0 <= tmp406_reg_80726;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25152_p0 <= reg_26732;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41))) then 
            grp_fu_25152_p0 <= reg_26694;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then 
            grp_fu_25152_p0 <= reg_26633;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26))) then 
            grp_fu_25152_p0 <= reg_26422;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25152_p0 <= reg_26523;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25152_p0 <= reg_26566;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25152_p0 <= reg_26648;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20)) or ((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12)))) then 
            grp_fu_25152_p0 <= reg_26602;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25152_p0 <= reg_26081;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)))) then 
            grp_fu_25152_p0 <= reg_26508;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25152_p0 <= reg_26641;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5))) then 
            grp_fu_25152_p0 <= reg_25688;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)))) then 
            grp_fu_25152_p0 <= reg_26662;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25152_p0 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p0 <= reg_25957;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p0 <= reg_25542;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p0 <= reg_26088;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p0 <= reg_25700;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25152_p0 <= reg_26026;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p0 <= reg_25866;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p0 <= reg_25620;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p0 <= reg_25932;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p0 <= reg_25895;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p0 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p0 <= reg_25822;
        else 
            grp_fu_25152_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25152_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25606, reg_25620, reg_25644, reg_25653, reg_25665, reg_25688, ap_CS_fsm_pp4_stage45, reg_25740, reg_25774, reg_25789, reg_25866, reg_25948, reg_25980, ap_enable_reg_pp4_iter3, reg_26185, ap_enable_reg_pp4_iter2, reg_26422, reg_26467, reg_26516, reg_26547, reg_26573, reg_26617, reg_26633, reg_26641, reg_26675, reg_26688, reg_26707, ap_enable_reg_pp4_iter4, ref_patch_dy_0_61_47_reg_80648, tmp438_reg_80681, tmp329_reg_80686, tmp453_reg_80696, tmp190_reg_80701, tmp391_reg_80716, tmp_105_reg_80774, tmp_112_reg_80829_pp4_iter4_reg, tmp_141_reg_80834_pp4_iter4_reg, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage24, ap_block_pp4_stage26, ap_block_pp4_stage30, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24))) then 
            grp_fu_25152_p1 <= tmp_141_reg_80834_pp4_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17))) then 
            grp_fu_25152_p1 <= tmp_112_reg_80829_pp4_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18))) then 
            grp_fu_25152_p1 <= tmp_105_reg_80774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22))) then 
            grp_fu_25152_p1 <= tmp190_reg_80701;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20))) then 
            grp_fu_25152_p1 <= tmp438_reg_80681;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14))) then 
            grp_fu_25152_p1 <= tmp391_reg_80716;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25152_p1 <= tmp453_reg_80696;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41))) then 
            grp_fu_25152_p1 <= tmp329_reg_80686;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then 
            grp_fu_25152_p1 <= reg_26675;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26))) then 
            grp_fu_25152_p1 <= reg_26467;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25152_p1 <= reg_26688;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19))) then 
            grp_fu_25152_p1 <= reg_26633;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16))) then 
            grp_fu_25152_p1 <= reg_26641;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15))) then 
            grp_fu_25152_p1 <= reg_26547;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25152_p1 <= reg_26516;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11))) then 
            grp_fu_25152_p1 <= reg_25948;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25152_p1 <= reg_26707;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25152_p1 <= reg_26422;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25152_p1 <= ref_patch_dy_0_61_47_reg_80648;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25152_p1 <= reg_26617;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25152_p1 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25152_p1 <= reg_26573;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25152_p1 <= reg_25980;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25152_p1 <= reg_25774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25789;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p1 <= reg_26185;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25620;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25606;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25665;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25542;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p1 <= reg_25653;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25644;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25570;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25152_p1 <= reg_25688;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25152_p1 <= reg_25866;
        else 
            grp_fu_25152_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25156_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25606, reg_25620, reg_25653, reg_25665, reg_25688, ap_CS_fsm_pp4_stage45, reg_25730, reg_25740, reg_25764, reg_25774, reg_25866, reg_25895, reg_25980, reg_26051, reg_26088, reg_26142, reg_26234, reg_26267, ref_patch_dx_0_27_reg_80102, ref_patch_dx_0_35_reg_80260, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25156_p0 <= reg_25764;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3))) then 
            grp_fu_25156_p0 <= reg_26267;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25688;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= ref_patch_dx_0_35_reg_80260;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25584;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= ref_patch_dx_0_27_reg_80102;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25653;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25156_p0 <= reg_26051;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25980;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25866;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25620;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25895;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25556;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25730;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25156_p0 <= reg_25665;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25606;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25156_p0 <= reg_25570;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p0 <= reg_25542;
        else 
            grp_fu_25156_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25156_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25606, reg_25653, reg_25688, ap_CS_fsm_pp4_stage45, reg_25730, reg_25764, ref_patch_dy_0_61_47_reg_80648, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25156_p1 <= ref_patch_dy_0_61_47_reg_80648;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25764;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25730;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25688;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25653;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25606;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25156_p1 <= reg_25584;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25156_p1 <= reg_25570;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25556;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25156_p1 <= reg_25542;
        else 
            grp_fu_25156_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25160_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25606, reg_25620, reg_25653, reg_25688, ap_CS_fsm_pp4_stage45, reg_25730, reg_25740, reg_25764, reg_25866, reg_25895, ap_enable_reg_pp4_iter3, ref_patch_dy_0_61_47_reg_80648, tmp_99_reg_80780, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25160_p0 <= tmp_99_reg_80780;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25160_p0 <= reg_25895;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25160_p0 <= ref_patch_dy_0_61_47_reg_80648;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25730;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25606;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25160_p0 <= reg_25570;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p0 <= reg_25866;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25542;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25764;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p0 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25688;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25653;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p0 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25160_p0 <= reg_25584;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p0 <= reg_25556;
        else 
            grp_fu_25160_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25160_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, reg_25542, reg_25556, ap_CS_fsm_pp4_stage46, reg_25570, ap_CS_fsm_pp4_stage47, reg_25584, ap_enable_reg_pp4_iter1, reg_25606, reg_25620, reg_25653, reg_25665, reg_25688, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25764, reg_25774, reg_25866, reg_25895, ap_enable_reg_pp4_iter3, ref_patch_dy_0_8_reg_79833, ref_patch_dy_0_15_reg_79965, ref_patch_dy_0_61_47_reg_80648, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25160_p1 <= ap_const_lv32_42800000;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7))) then 
            grp_fu_25160_p1 <= ref_patch_dy_0_61_47_reg_80648;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25895;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p1 <= reg_25665;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25160_p1 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25606;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25700;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p1 <= ref_patch_dy_0_15_reg_79965;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p1 <= ref_patch_dy_0_8_reg_79833;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25570;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25866;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25542;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25160_p1 <= reg_25764;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25688;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25653;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25160_p1 <= reg_25584;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25160_p1 <= reg_25556;
        else 
            grp_fu_25160_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25164_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25620, reg_25665, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25774, reg_25822, reg_25866, reg_25895, reg_25980, reg_26026, reg_26088, ap_enable_reg_pp4_iter3, reg_26142, reg_26185, reg_26267, reg_26407, ref_patch_dy_0_8_reg_79833, ref_patch_dy_0_15_reg_79965, tmp_100_reg_80752, tmp_111_reg_80813, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25164_p0 <= tmp_111_reg_80813;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25164_p0 <= tmp_100_reg_80752;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25164_p0 <= reg_26407;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p0 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p0 <= reg_25980;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_26267;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25866;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_26185;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p0 <= reg_26088;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_26026;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p0 <= ref_patch_dy_0_15_reg_79965;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p0 <= ref_patch_dy_0_8_reg_79833;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25164_p0 <= reg_25895;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25822;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25164_p0 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25700;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p0 <= reg_25665;
        else 
            grp_fu_25164_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25164_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25620, reg_25665, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25774, reg_25822, reg_25866, reg_25895, reg_25980, ap_enable_reg_pp4_iter3, ref_patch_dy_0_8_reg_79833, ref_patch_dy_0_10_reg_79862, ref_patch_dy_0_14_reg_79928, ref_patch_dy_0_15_reg_79965, tmp_100_reg_80752, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12))) then 
            grp_fu_25164_p1 <= ap_const_lv32_42800000;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)))) then 
            grp_fu_25164_p1 <= tmp_100_reg_80752;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25164_p1 <= reg_25980;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25866;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25740;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p1 <= ref_patch_dy_0_15_reg_79965;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p1 <= ref_patch_dy_0_14_reg_79928;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p1 <= ref_patch_dy_0_10_reg_79862;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25164_p1 <= ref_patch_dy_0_8_reg_79833;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25164_p1 <= reg_25895;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25822;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25164_p1 <= reg_25774;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25700;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25164_p1 <= reg_25665;
        else 
            grp_fu_25164_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25168_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25620, reg_25665, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25774, reg_25822, reg_25866, reg_25895, reg_25980, reg_26026, reg_26051, reg_26088, ap_enable_reg_pp4_iter3, reg_26142, reg_26234, reg_26267, reg_26361, reg_26407, ap_enable_reg_pp4_iter2, reg_26732, ref_patch_dy_0_10_reg_79862, ref_patch_dy_0_14_reg_79928, ref_patch_dx_0_27_reg_80102, ref_patch_dx_0_35_reg_80260, tmp_97_reg_80761, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage13, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25168_p0 <= reg_26361;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10))) then 
            grp_fu_25168_p0 <= reg_26407;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25168_p0 <= tmp_97_reg_80761;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25168_p0 <= reg_26732;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8))) then 
            grp_fu_25168_p0 <= reg_25980;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_26267;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25168_p0 <= reg_26051;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= reg_25866;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= ref_patch_dx_0_35_reg_80260;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25700;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25168_p0 <= reg_25895;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25665;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= reg_26026;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= ref_patch_dx_0_27_reg_80102;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25822;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25620;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_26142;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= ref_patch_dy_0_14_reg_79928;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p0 <= reg_25774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p0 <= ref_patch_dy_0_10_reg_79862;
        else 
            grp_fu_25168_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25168_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, reg_25620, reg_25665, ap_CS_fsm_pp4_stage45, reg_25700, reg_25740, reg_25774, reg_25822, reg_25866, reg_25895, reg_25980, reg_26026, reg_26051, reg_26088, ap_enable_reg_pp4_iter3, reg_26142, reg_26185, reg_26234, reg_26267, ap_enable_reg_pp4_iter2, ref_patch_dy_0_10_reg_79862, ref_patch_dy_0_14_reg_79928, ref_patch_dx_0_27_reg_80102, ref_patch_dx_0_35_reg_80260, tmp_100_reg_80752, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage13, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13))) then 
            grp_fu_25168_p1 <= tmp_100_reg_80752;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)))) then 
            grp_fu_25168_p1 <= ap_const_lv32_42800000;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21))) then 
            grp_fu_25168_p1 <= ap_const_lv32_3F000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25168_p1 <= reg_25980;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)) or ((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26185;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26267;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25168_p1 <= reg_26051;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25866;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= ref_patch_dx_0_35_reg_80260;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_25700;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25895;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25665;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26026;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= ref_patch_dx_0_27_reg_80102;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_25822;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25620;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25740;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4)) or ((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26142;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25168_p1 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= ref_patch_dy_0_14_reg_79928;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= reg_25774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25168_p1 <= ref_patch_dy_0_10_reg_79862;
        else 
            grp_fu_25168_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25172_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, reg_25980, reg_26026, reg_26051, reg_26088, ap_enable_reg_pp4_iter3, reg_26185, reg_26234, reg_26267, reg_26407, ap_enable_reg_pp4_iter2, reg_26617, reg_26648, reg_26662, tmp_98_reg_80736, tmp_209_s_reg_80747, tmp_100_reg_80752, tmp_97_reg_80761, tmp_103_reg_80768, tmp_105_reg_80774, tmp_101_reg_80791, tmp_108_reg_80797, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9))) then 
            grp_fu_25172_p0 <= tmp_100_reg_80752;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6))) then 
            grp_fu_25172_p0 <= tmp_108_reg_80797;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25172_p0 <= tmp_101_reg_80791;
        elsif (((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25172_p0 <= reg_26407;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46))) then 
            grp_fu_25172_p0 <= tmp_105_reg_80774;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44))) then 
            grp_fu_25172_p0 <= tmp_103_reg_80768;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41))) then 
            grp_fu_25172_p0 <= tmp_209_s_reg_80747;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40))) then 
            grp_fu_25172_p0 <= reg_26662;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)) or ((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)))) then 
            grp_fu_25172_p0 <= tmp_97_reg_80761;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31))) then 
            grp_fu_25172_p0 <= reg_26617;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30))) then 
            grp_fu_25172_p0 <= reg_26648;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25)) or ((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)))) then 
            grp_fu_25172_p0 <= tmp_98_reg_80736;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p0 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25172_p0 <= reg_26267;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p0 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p0 <= reg_26185;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p0 <= reg_26051;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p0 <= reg_26026;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25172_p0 <= reg_25980;
        else 
            grp_fu_25172_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25172_p1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, reg_25980, reg_26026, reg_26051, reg_26088, ap_enable_reg_pp4_iter3, reg_26185, reg_26234, reg_26267, ap_enable_reg_pp4_iter2, tmp_98_reg_80736, tmp_100_reg_80752, tmp_97_reg_80761, tmp_99_reg_80780, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4))) then 
            grp_fu_25172_p1 <= ap_const_lv32_42800000;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            grp_fu_25172_p1 <= tmp_99_reg_80780;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36)) or ((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8)))) then 
            grp_fu_25172_p1 <= tmp_97_reg_80761;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46)) or ((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35)))) then 
            grp_fu_25172_p1 <= tmp_100_reg_80752;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41)) or ((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40)) or ((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31)))) then 
            grp_fu_25172_p1 <= ap_const_lv32_3E800000;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30))) then 
            grp_fu_25172_p1 <= ap_const_lv32_3F000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44)) or ((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25)) or ((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9)) or ((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_enable_reg_pp4_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6)))) then 
            grp_fu_25172_p1 <= tmp_98_reg_80736;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p1 <= reg_26088;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25172_p1 <= reg_26267;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p1 <= reg_26234;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5)) or ((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p1 <= reg_26185;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p1 <= reg_26051;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7)) or ((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then 
            grp_fu_25172_p1 <= reg_26026;
        elsif ((((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            grp_fu_25172_p1 <= reg_25980;
        else 
            grp_fu_25172_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25183_p0_assign_proc : process(ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_enable_reg_pp4_iter4, tmp_144_reg_80844_pp4_iter4_reg, tmp_150_reg_80849_pp4_iter4_reg, tmp_153_reg_80859_pp4_iter4_reg, tmp_156_reg_80864_pp4_iter4_reg, tmp_148_fu_44511_p1, tmp_155_fu_44524_p1, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36)
    begin
        if ((ap_enable_reg_pp4_iter4 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36))) then 
                grp_fu_25183_p0 <= tmp_156_reg_80864_pp4_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35))) then 
                grp_fu_25183_p0 <= tmp_155_fu_44524_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34))) then 
                grp_fu_25183_p0 <= tmp_153_reg_80859_pp4_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33))) then 
                grp_fu_25183_p0 <= tmp_150_reg_80849_pp4_iter4_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32))) then 
                grp_fu_25183_p0 <= tmp_148_fu_44511_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31))) then 
                grp_fu_25183_p0 <= tmp_144_reg_80844_pp4_iter4_reg;
            else 
                grp_fu_25183_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_25183_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25187_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ref_patch_dx_0_01_fu_27528_p1, ref_patch_dy_0_01_fu_27547_p1, ref_patch_dx_0_11_fu_27566_p1, ref_patch_dy_0_11_fu_27585_p1, ref_patch_dx_0_21_fu_27599_p1, ref_patch_dy_0_21_fu_27747_p1, ref_patch_dy_0_31_fu_27900_p1, ref_patch_dx_0_41_fu_28044_p1, ref_patch_dy_0_41_fu_28192_p1, ref_patch_dy_0_51_fu_28345_p1, ref_patch_dx_0_61_fu_28729_p1, ref_patch_dy_0_61_fu_28877_p1, ref_patch_dy_0_71_fu_29150_p1, ref_patch_dx_0_81_fu_29534_p1, ref_patch_dy_0_91_fu_29682_p1, ref_patch_dy_0_111_fu_29960_p1, ref_patch_dy_0_131_fu_30358_p1, ref_patch_dx_0_151_fu_30635_p1, ref_patch_dx_0_161_fu_30912_p1, ref_patch_dy_0_171_fu_31309_p1, ref_patch_dy_0_191_fu_31706_p1, ref_patch_dy_0_211_fu_32103_p1, ref_patch_dx_0_231_fu_32500_p1, ref_patch_dx_0_241_fu_32897_p1, ref_patch_dy_0_251_fu_33294_p1, ref_patch_dy_0_271_fu_33691_p1, ref_patch_dy_0_291_fu_34088_p1, ref_patch_dx_0_311_fu_34485_p1, ref_patch_dx_0_321_fu_34882_p1, ref_patch_dy_0_331_fu_35279_p1, ref_patch_dy_0_351_fu_35676_p1, ref_patch_dy_0_371_fu_36073_p1, ref_patch_dx_0_391_fu_36470_p1, ref_patch_dx_0_401_fu_36867_p1, ref_patch_dy_0_411_fu_37264_p1, ref_patch_dy_0_431_fu_37661_p1, ref_patch_dx_0_451_fu_38053_p1, ref_patch_dy_0_461_fu_38450_p1, ref_patch_dx_0_481_fu_38852_p1, ref_patch_dy_0_491_fu_39249_p1, ref_patch_dx_0_511_fu_39641_p1, ref_patch_dy_0_521_fu_40038_p1, ref_patch_dx_0_541_fu_40430_p1, ref_patch_dy_0_551_fu_40841_p1, ref_patch_dx_0_571_fu_41246_p1, ref_patch_dy_0_581_fu_41642_p1, ref_patch_dx_0_601_fu_42041_p1, ref_patch_dy_0_611_fu_42437_p1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_611_fu_42437_p1;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_601_fu_42041_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_581_fu_41642_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_571_fu_41246_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_551_fu_40841_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_541_fu_40430_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_521_fu_40038_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_511_fu_39641_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_491_fu_39249_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_481_fu_38852_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_461_fu_38450_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_451_fu_38053_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_431_fu_37661_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_411_fu_37264_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_401_fu_36867_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_391_fu_36470_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_371_fu_36073_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_351_fu_35676_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_331_fu_35279_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_321_fu_34882_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_311_fu_34485_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_291_fu_34088_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_271_fu_33691_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_251_fu_33294_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_241_fu_32897_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_231_fu_32500_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_211_fu_32103_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_191_fu_31706_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_171_fu_31309_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_161_fu_30912_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_151_fu_30635_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_131_fu_30358_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_111_fu_29960_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_91_fu_29682_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_81_fu_29534_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_71_fu_29150_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_61_fu_28877_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_61_fu_28729_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_51_fu_28345_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_41_fu_28192_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_41_fu_28044_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_31_fu_27900_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_21_fu_27747_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_21_fu_27599_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_11_fu_27585_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_11_fu_27566_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dy_0_01_fu_27547_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25187_p0 <= ref_patch_dx_0_01_fu_27528_p1;
        else 
            grp_fu_25187_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25190_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ref_patch_dx_0_91_fu_27613_p1, ref_patch_dx_0_31_fu_27761_p1, ref_patch_dx_0_101_fu_27910_p1, ref_patch_dx_0_111_fu_28058_p1, ref_patch_dx_0_51_fu_28206_p1, ref_patch_dx_0_121_fu_28475_p1, ref_patch_dx_0_131_fu_28743_p1, ref_patch_dx_0_71_fu_28891_p1, ref_patch_dx_0_141_fu_29280_p1, ref_patch_dy_0_81_fu_29548_p1, ref_patch_dy_0_101_fu_29696_p1, ref_patch_dy_0_121_fu_29974_p1, ref_patch_dy_0_141_fu_30372_p1, ref_patch_dy_0_151_fu_30649_p1, ref_patch_dy_0_161_fu_30926_p1, ref_patch_dy_0_181_fu_31323_p1, ref_patch_dy_0_201_fu_31720_p1, ref_patch_dy_0_221_fu_32117_p1, ref_patch_dy_0_231_fu_32514_p1, ref_patch_dy_0_241_fu_32911_p1, ref_patch_dy_0_261_fu_33308_p1, ref_patch_dy_0_281_fu_33705_p1, ref_patch_dy_0_301_fu_34102_p1, ref_patch_dy_0_311_fu_34499_p1, ref_patch_dy_0_321_fu_34896_p1, ref_patch_dy_0_341_fu_35293_p1, ref_patch_dy_0_361_fu_35690_p1, ref_patch_dx_0_381_fu_36082_p1, ref_patch_dy_0_391_fu_36484_p1, ref_patch_dy_0_401_fu_36881_p1, ref_patch_dy_0_421_fu_37278_p1, ref_patch_dx_0_441_fu_37670_p1, ref_patch_dy_0_451_fu_38067_p1, ref_patch_dx_0_471_fu_38464_p1, ref_patch_dy_0_481_fu_38866_p1, ref_patch_dx_0_501_fu_39258_p1, ref_patch_dy_0_511_fu_39655_p1, ref_patch_dx_0_531_fu_40047_p1, ref_patch_dy_0_541_fu_40444_p1, ref_patch_dx_0_561_fu_40855_p1, ref_patch_dy_0_571_fu_41251_p1, ref_patch_dx_0_591_fu_41650_p1, ref_patch_dy_0_601_fu_42046_p1, ref_patch_dx_0_621_fu_42445_p1, ref_patch_dx_0_631_fu_42814_p1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_631_fu_42814_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_621_fu_42445_p1;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_601_fu_42046_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_591_fu_41650_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_571_fu_41251_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_561_fu_40855_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_541_fu_40444_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_531_fu_40047_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_511_fu_39655_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_501_fu_39258_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_481_fu_38866_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_471_fu_38464_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_451_fu_38067_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_441_fu_37670_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_421_fu_37278_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_401_fu_36881_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_391_fu_36484_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_381_fu_36082_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_361_fu_35690_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_341_fu_35293_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_321_fu_34896_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_311_fu_34499_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_301_fu_34102_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_281_fu_33705_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_261_fu_33308_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_241_fu_32911_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_231_fu_32514_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_221_fu_32117_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_201_fu_31720_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_181_fu_31323_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_161_fu_30926_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_151_fu_30649_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_141_fu_30372_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_121_fu_29974_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_101_fu_29696_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dy_0_81_fu_29548_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_141_fu_29280_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_71_fu_28891_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_131_fu_28743_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_121_fu_28475_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_51_fu_28206_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_111_fu_28058_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_101_fu_27910_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_31_fu_27761_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25190_p0 <= ref_patch_dx_0_91_fu_27613_p1;
        else 
            grp_fu_25190_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_25193_p0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp4_stage45, ref_patch_dx_0_171_fu_29826_p1, ref_patch_dx_0_181_fu_30104_p1, ref_patch_dx_0_191_fu_30381_p1, ref_patch_dx_0_201_fu_30658_p1, ref_patch_dx_0_211_fu_30935_p1, ref_patch_dx_0_221_fu_31332_p1, ref_patch_dx_0_251_fu_31729_p1, ref_patch_dx_0_261_fu_32126_p1, ref_patch_dx_0_271_fu_32523_p1, ref_patch_dx_0_281_fu_32920_p1, ref_patch_dx_0_291_fu_33317_p1, ref_patch_dx_0_301_fu_33714_p1, ref_patch_dx_0_331_fu_34111_p1, ref_patch_dx_0_341_fu_34508_p1, ref_patch_dx_0_351_fu_34905_p1, ref_patch_dx_0_361_fu_35302_p1, ref_patch_dx_0_371_fu_35699_p1, ref_patch_dy_0_381_fu_36096_p1, ref_patch_dx_0_411_fu_36493_p1, ref_patch_dx_0_421_fu_36890_p1, ref_patch_dx_0_431_fu_37287_p1, ref_patch_dy_0_441_fu_37684_p1, ref_patch_dx_0_461_fu_38076_p1, ref_patch_dy_0_471_fu_38478_p1, ref_patch_dx_0_491_fu_38875_p1, ref_patch_dy_0_501_fu_39272_p1, ref_patch_dx_0_521_fu_39664_p1, ref_patch_dy_0_531_fu_40061_p1, ref_patch_dx_0_551_fu_40458_p1, ref_patch_dy_0_561_fu_40860_p1, ref_patch_dx_0_581_fu_41259_p1, ref_patch_dy_0_591_fu_41655_p1, ref_patch_dx_0_611_fu_42054_p1, ref_patch_dy_0_621_fu_42450_p1, ref_patch_dy_0_631_fu_42818_p1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_631_fu_42818_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_621_fu_42450_p1;
        elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_611_fu_42054_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_591_fu_41655_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_581_fu_41259_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_561_fu_40860_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_551_fu_40458_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_531_fu_40061_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_521_fu_39664_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_501_fu_39272_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_491_fu_38875_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_471_fu_38478_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_461_fu_38076_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_441_fu_37684_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_431_fu_37287_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_421_fu_36890_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_411_fu_36493_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dy_0_381_fu_36096_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_371_fu_35699_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_361_fu_35302_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_351_fu_34905_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_341_fu_34508_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_331_fu_34111_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_301_fu_33714_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_291_fu_33317_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_281_fu_32920_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_271_fu_32523_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_261_fu_32126_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_251_fu_31729_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_221_fu_31332_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_211_fu_30935_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_201_fu_30658_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_191_fu_30381_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_181_fu_30104_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            grp_fu_25193_p0 <= ref_patch_dx_0_171_fu_29826_p1;
        else 
            grp_fu_25193_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_gauss_newton_optim_r_fu_21504_ap_start <= grp_gauss_newton_optim_r_fu_21504_ap_start_reg;
    grp_gauss_newton_optim_r_fu_21655_ap_start <= grp_gauss_newton_optim_r_fu_21655_ap_start_reg;
    grp_gauss_newton_optim_r_fu_21806_ap_start <= grp_gauss_newton_optim_r_fu_21806_ap_start_reg;
    grp_gauss_newton_optim_r_fu_21957_ap_start <= grp_gauss_newton_optim_r_fu_21957_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22108_ap_start <= grp_gauss_newton_optim_r_fu_22108_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22259_ap_start <= grp_gauss_newton_optim_r_fu_22259_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22410_ap_start <= grp_gauss_newton_optim_r_fu_22410_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22561_ap_start <= grp_gauss_newton_optim_r_fu_22561_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22712_ap_start <= grp_gauss_newton_optim_r_fu_22712_ap_start_reg;
    grp_gauss_newton_optim_r_fu_22863_ap_start <= grp_gauss_newton_optim_r_fu_22863_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23014_ap_start <= grp_gauss_newton_optim_r_fu_23014_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23165_ap_start <= grp_gauss_newton_optim_r_fu_23165_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23316_ap_start <= grp_gauss_newton_optim_r_fu_23316_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23467_ap_start <= grp_gauss_newton_optim_r_fu_23467_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23618_ap_start <= grp_gauss_newton_optim_r_fu_23618_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23769_ap_start <= grp_gauss_newton_optim_r_fu_23769_ap_start_reg;
    grp_gauss_newton_optim_r_fu_23920_ap_start <= grp_gauss_newton_optim_r_fu_23920_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24071_ap_start <= grp_gauss_newton_optim_r_fu_24071_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24222_ap_start <= grp_gauss_newton_optim_r_fu_24222_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24373_ap_start <= grp_gauss_newton_optim_r_fu_24373_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24524_ap_start <= grp_gauss_newton_optim_r_fu_24524_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24675_ap_start <= grp_gauss_newton_optim_r_fu_24675_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24826_ap_start <= grp_gauss_newton_optim_r_fu_24826_ap_start_reg;
    grp_gauss_newton_optim_r_fu_24977_ap_start <= grp_gauss_newton_optim_r_fu_24977_ap_start_reg;
    idx_urem_fu_27228_p3 <= 
        next_urem_fu_27216_p2 when (tmp_232_fu_27222_p2(0) = '1') else 
        ap_const_lv12_0;
    indvar_next1_fu_26852_p2 <= std_logic_vector(unsigned(indvar1_reg_21425) + unsigned(ap_const_lv6_1));
    indvar_next2_fu_27166_p2 <= std_logic_vector(unsigned(indvar3_reg_21436) + unsigned(ap_const_lv12_1));
    indvar_next3_fu_27242_p2 <= std_logic_vector(unsigned(indvar6_reg_21470) + unsigned(ap_const_lv6_1));
    indvar_next4_fu_59448_p2 <= std_logic_vector(unsigned(indvar8_reg_21493) + unsigned(ap_const_lv6_1));
    indvar_next_fu_26799_p2 <= std_logic_vector(unsigned(indvar_reg_21414) + unsigned(ap_const_lv17_1));
    k_1_fu_27508_p2 <= std_logic_vector(unsigned(ap_phi_mux_k_phi_fu_21485_p4) + unsigned(ap_const_lv5_1));
    m_axi_my_debug_ARADDR <= ap_const_lv32_0;
    m_axi_my_debug_ARBURST <= ap_const_lv2_0;
    m_axi_my_debug_ARCACHE <= ap_const_lv4_0;
    m_axi_my_debug_ARID <= ap_const_lv1_0;
    m_axi_my_debug_ARLEN <= ap_const_lv8_0;
    m_axi_my_debug_ARLOCK <= ap_const_lv2_0;
    m_axi_my_debug_ARPROT <= ap_const_lv3_0;
    m_axi_my_debug_ARQOS <= ap_const_lv4_0;
    m_axi_my_debug_ARREGION <= ap_const_lv4_0;
    m_axi_my_debug_ARSIZE <= ap_const_lv3_0;
    m_axi_my_debug_ARUSER <= ap_const_lv1_0;
    m_axi_my_debug_ARVALID <= ap_const_logic_0;
    m_axi_my_debug_AWADDR <= ap_const_lv32_0;
    m_axi_my_debug_AWBURST <= ap_const_lv2_0;
    m_axi_my_debug_AWCACHE <= ap_const_lv4_0;
    m_axi_my_debug_AWID <= ap_const_lv1_0;
    m_axi_my_debug_AWLEN <= ap_const_lv8_0;
    m_axi_my_debug_AWLOCK <= ap_const_lv2_0;
    m_axi_my_debug_AWPROT <= ap_const_lv3_0;
    m_axi_my_debug_AWQOS <= ap_const_lv4_0;
    m_axi_my_debug_AWREGION <= ap_const_lv4_0;
    m_axi_my_debug_AWSIZE <= ap_const_lv3_0;
    m_axi_my_debug_AWUSER <= ap_const_lv1_0;
    m_axi_my_debug_AWVALID <= ap_const_logic_0;
    m_axi_my_debug_BREADY <= ap_const_logic_0;
    m_axi_my_debug_RREADY <= ap_const_logic_0;
    m_axi_my_debug_WDATA <= ap_const_lv32_0;
    m_axi_my_debug_WID <= ap_const_lv1_0;
    m_axi_my_debug_WLAST <= ap_const_logic_0;
    m_axi_my_debug_WSTRB <= ap_const_lv4_0;
    m_axi_my_debug_WUSER <= ap_const_lv1_0;
    m_axi_my_debug_WVALID <= ap_const_logic_0;

    my_converged_ap_vld_assign_proc : process(ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            my_converged_ap_vld <= ap_const_logic_1;
        else 
            my_converged_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    my_patches_ARVALID_assign_proc : process(ap_CS_fsm_state21, ap_reg_ioackin_my_patches_ARREADY)
    begin
        if (((ap_reg_ioackin_my_patches_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            my_patches_ARVALID <= ap_const_logic_1;
        else 
            my_patches_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_patches_RREADY_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond3_reg_59647, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_reg_59647 = ap_const_lv1_0))) then 
            my_patches_RREADY <= ap_const_logic_1;
        else 
            my_patches_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    my_patches_blk_n_AR_assign_proc : process(m_axi_my_patches_ARREADY, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            my_patches_blk_n_AR <= m_axi_my_patches_ARREADY;
        else 
            my_patches_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    my_patches_blk_n_R_assign_proc : process(m_axi_my_patches_RVALID, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond3_reg_59647)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond3_reg_59647 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            my_patches_blk_n_R <= m_axi_my_patches_RVALID;
        else 
            my_patches_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    my_pos_ARVALID_assign_proc : process(ap_CS_fsm_state31, ap_reg_ioackin_my_pos_ARREADY)
    begin
        if (((ap_reg_ioackin_my_pos_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            my_pos_ARVALID <= ap_const_logic_1;
        else 
            my_pos_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_pos_AWVALID_assign_proc : process(ap_CS_fsm_state284, ap_reg_ioackin_my_pos_AWREADY)
    begin
        if (((ap_reg_ioackin_my_pos_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state284))) then 
            my_pos_AWVALID <= ap_const_logic_1;
        else 
            my_pos_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_pos_BREADY_assign_proc : process(ap_CS_fsm_state291, my_pos_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state291) and (my_pos_BVALID = ap_const_logic_1))) then 
            my_pos_BREADY <= ap_const_logic_1;
        else 
            my_pos_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    my_pos_RREADY_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            my_pos_RREADY <= ap_const_logic_1;
        else 
            my_pos_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    my_pos_WVALID_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter1, exitcond6_reg_98056, ap_reg_ioackin_my_pos_WREADY, ap_block_pp5_stage0_01001)
    begin
        if (((ap_reg_ioackin_my_pos_WREADY = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_01001) and (exitcond6_reg_98056 = ap_const_lv1_0))) then 
            my_pos_WVALID <= ap_const_logic_1;
        else 
            my_pos_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_pos_blk_n_AR_assign_proc : process(m_axi_my_pos_ARREADY, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            my_pos_blk_n_AR <= m_axi_my_pos_ARREADY;
        else 
            my_pos_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    my_pos_blk_n_AW_assign_proc : process(m_axi_my_pos_AWREADY, ap_CS_fsm_state284)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state284)) then 
            my_pos_blk_n_AW <= m_axi_my_pos_AWREADY;
        else 
            my_pos_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    my_pos_blk_n_B_assign_proc : process(m_axi_my_pos_BVALID, ap_CS_fsm_state291)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state291)) then 
            my_pos_blk_n_B <= m_axi_my_pos_BVALID;
        else 
            my_pos_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    my_pos_blk_n_R_assign_proc : process(m_axi_my_pos_RVALID, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            my_pos_blk_n_R <= m_axi_my_pos_RVALID;
        else 
            my_pos_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    my_pos_blk_n_W_assign_proc : process(m_axi_my_pos_WREADY, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0, exitcond6_reg_98056)
    begin
        if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (exitcond6_reg_98056 = ap_const_lv1_0))) then 
            my_pos_blk_n_W <= m_axi_my_pos_WREADY;
        else 
            my_pos_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    my_region_data_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_my_region_data_ARREADY)
    begin
        if (((ap_reg_ioackin_my_region_data_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            my_region_data_ARVALID <= ap_const_logic_1;
        else 
            my_region_data_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_region_data_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            my_region_data_RREADY <= ap_const_logic_1;
        else 
            my_region_data_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    my_region_data_blk_n_AR_assign_proc : process(m_axi_my_region_data_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            my_region_data_blk_n_AR <= m_axi_my_region_data_ARREADY;
        else 
            my_region_data_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    my_region_data_blk_n_R_assign_proc : process(m_axi_my_region_data_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            my_region_data_blk_n_R <= m_axi_my_region_data_RVALID;
        else 
            my_region_data_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    my_region_fcoord_ARVALID_assign_proc : process(ap_CS_fsm_state12, ap_reg_ioackin_my_region_fcoord_ARREADY)
    begin
        if (((ap_reg_ioackin_my_region_fcoord_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            my_region_fcoord_ARVALID <= ap_const_logic_1;
        else 
            my_region_fcoord_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    my_region_fcoord_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            my_region_fcoord_RREADY <= ap_const_logic_1;
        else 
            my_region_fcoord_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    my_region_fcoord_blk_n_AR_assign_proc : process(m_axi_my_region_fcoord_ARREADY, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            my_region_fcoord_blk_n_AR <= m_axi_my_region_fcoord_ARREADY;
        else 
            my_region_fcoord_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    my_region_fcoord_blk_n_R_assign_proc : process(m_axi_my_region_fcoord_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            my_region_fcoord_blk_n_R <= m_axi_my_region_fcoord_RVALID;
        else 
            my_region_fcoord_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    next_mul_fu_27172_p2 <= std_logic_vector(unsigned(phi_mul_reg_21447) + unsigned(ap_const_lv24_147B));
    next_urem_fu_27216_p2 <= std_logic_vector(unsigned(phi_urem_reg_21458) + unsigned(ap_const_lv12_1));

    pyr_region_data_0_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_0_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_0_address0 <= grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0;
        else 
            pyr_region_data_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_0_ce0 <= grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0;
        else 
            pyr_region_data_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_0_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_0_ce1 <= grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1;
        else 
            pyr_region_data_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_0_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_0_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_10_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_10_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_10_address0 <= grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0;
        else 
            pyr_region_data_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_10_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_10_ce0 <= grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0;
        else 
            pyr_region_data_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_10_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_10_ce1 <= grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1;
        else 
            pyr_region_data_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_10_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_10_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_11_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_11_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_11_address0 <= grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0;
        else 
            pyr_region_data_11_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_11_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_11_ce0 <= grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0;
        else 
            pyr_region_data_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_11_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_11_ce1 <= grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1;
        else 
            pyr_region_data_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_11_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_11_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_12_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_12_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_12_address0 <= grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0;
        else 
            pyr_region_data_12_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_12_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_12_ce0 <= grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0;
        else 
            pyr_region_data_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_12_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_12_ce1 <= grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1;
        else 
            pyr_region_data_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_12_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_12_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_13_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_13_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_13_address0 <= grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0;
        else 
            pyr_region_data_13_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_13_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_13_ce0 <= grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0;
        else 
            pyr_region_data_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_13_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_13_ce1 <= grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1;
        else 
            pyr_region_data_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_13_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_13_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_14_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_14_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_14_address0 <= grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0;
        else 
            pyr_region_data_14_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_14_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_14_ce0 <= grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0;
        else 
            pyr_region_data_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_14_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_14_ce1 <= grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1;
        else 
            pyr_region_data_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_14_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_14_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_15_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_15_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_15_address0 <= grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0;
        else 
            pyr_region_data_15_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_15_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_15_ce0 <= grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0;
        else 
            pyr_region_data_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_15_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_15_ce1 <= grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1;
        else 
            pyr_region_data_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_15_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_15_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_16_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_16_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_16_address0 <= grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0;
        else 
            pyr_region_data_16_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_16_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_16_ce0 <= grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0;
        else 
            pyr_region_data_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_16_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_16_ce1 <= grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1;
        else 
            pyr_region_data_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_16_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_16_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_17_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_17_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_17_address0 <= grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0;
        else 
            pyr_region_data_17_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_17_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_17_ce0 <= grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0;
        else 
            pyr_region_data_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_17_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_17_ce1 <= grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1;
        else 
            pyr_region_data_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_17_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_17_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_18_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_18_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_18_address0 <= grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0;
        else 
            pyr_region_data_18_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_18_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_18_ce0 <= grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0;
        else 
            pyr_region_data_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_18_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_18_ce1 <= grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1;
        else 
            pyr_region_data_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_18_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_18_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_19_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_19_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_19_address0 <= grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0;
        else 
            pyr_region_data_19_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_19_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_19_ce0 <= grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0;
        else 
            pyr_region_data_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_19_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_19_ce1 <= grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1;
        else 
            pyr_region_data_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_19_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_19_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_1_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_1_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_1_address0 <= grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0;
        else 
            pyr_region_data_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_1_ce0 <= grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0;
        else 
            pyr_region_data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_1_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_1_ce1 <= grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1;
        else 
            pyr_region_data_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_1_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_1_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_20_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_20_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_20_address0 <= grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0;
        else 
            pyr_region_data_20_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_20_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_20_ce0 <= grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0;
        else 
            pyr_region_data_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_20_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_20_ce1 <= grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1;
        else 
            pyr_region_data_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_20_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_20_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_21_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_21_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_21_address0 <= grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0;
        else 
            pyr_region_data_21_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_21_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_21_ce0 <= grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0;
        else 
            pyr_region_data_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_21_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_21_ce1 <= grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1;
        else 
            pyr_region_data_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_21_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_21_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_22_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_22_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_22_address0 <= grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0;
        else 
            pyr_region_data_22_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_22_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_22_ce0 <= grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0;
        else 
            pyr_region_data_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_22_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_22_ce1 <= grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1;
        else 
            pyr_region_data_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_22_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_22_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_23_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_23_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_23_address0 <= grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0;
        else 
            pyr_region_data_23_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_23_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_23_ce0 <= grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0;
        else 
            pyr_region_data_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_23_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_23_ce1 <= grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1;
        else 
            pyr_region_data_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_23_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_17) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_18) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_19) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1A) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1B) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1C) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1D) or ((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1E) or (p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_1F))))))))))) then 
            pyr_region_data_23_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_2_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_2_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_2_address0 <= grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0;
        else 
            pyr_region_data_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_2_ce0 <= grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0;
        else 
            pyr_region_data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_2_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_2_ce1 <= grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1;
        else 
            pyr_region_data_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_2_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_2_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_3_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_3_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_3_address0 <= grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0;
        else 
            pyr_region_data_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_3_ce0 <= grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0;
        else 
            pyr_region_data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_3_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_3_ce1 <= grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1;
        else 
            pyr_region_data_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_3_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_3_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_4_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_4_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_4_address0 <= grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0;
        else 
            pyr_region_data_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_4_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_4_ce0 <= grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0;
        else 
            pyr_region_data_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_4_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_4_ce1 <= grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1;
        else 
            pyr_region_data_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_4_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_4_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_5_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_5_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_5_address0 <= grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0;
        else 
            pyr_region_data_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_5_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_5_ce0 <= grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0;
        else 
            pyr_region_data_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_5_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_5_ce1 <= grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1;
        else 
            pyr_region_data_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_5_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_5_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_6_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_6_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_6_address0 <= grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0;
        else 
            pyr_region_data_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_6_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_6_ce0 <= grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0;
        else 
            pyr_region_data_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_6_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_6_ce1 <= grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1;
        else 
            pyr_region_data_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_6_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_6_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_7_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_7_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_7_address0 <= grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0;
        else 
            pyr_region_data_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_7_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_7_ce0 <= grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0;
        else 
            pyr_region_data_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_7_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_7_ce1 <= grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1;
        else 
            pyr_region_data_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_7_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_7_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_8_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_8_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_8_address0 <= grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0;
        else 
            pyr_region_data_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_8_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_8_ce0 <= grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0;
        else 
            pyr_region_data_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_8_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_8_ce1 <= grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1;
        else 
            pyr_region_data_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_8_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_8_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_9_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0, tmp_cast_fu_26819_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            pyr_region_data_9_address0 <= tmp_cast_fu_26819_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_9_address0 <= grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0;
        else 
            pyr_region_data_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pyr_region_data_9_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state283, ap_enable_reg_pp0_iter2, grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_9_ce0 <= grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0;
        else 
            pyr_region_data_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_9_ce1_assign_proc : process(ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            pyr_region_data_9_ce1 <= grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1;
        else 
            pyr_region_data_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_region_data_9_we0_assign_proc : process(ap_block_pp0_stage0_11001, p_t_reg_59598_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((p_t_reg_59598_pp0_iter1_reg = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_region_data_9_we0 <= ap_const_logic_1;
        else 
            pyr_region_data_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

        ref_patch_dx_0_01_fu_27528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_90_fu_27522_p2),32));

        ref_patch_dx_0_101_fu_27910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_s_fu_27905_p2),32));

        ref_patch_dx_0_111_fu_28058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_10_fu_28053_p2),32));

        ref_patch_dx_0_11_fu_27566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_1_fu_27560_p2),32));

        ref_patch_dx_0_121_fu_28475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_11_fu_28470_p2),32));

        ref_patch_dx_0_131_fu_28743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_12_fu_28738_p2),32));

        ref_patch_dx_0_141_fu_29280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_13_fu_29275_p2),32));

        ref_patch_dx_0_151_fu_30635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_14_fu_30630_p2),32));

        ref_patch_dx_0_161_fu_30912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_15_fu_30907_p2),32));

        ref_patch_dx_0_171_fu_29826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_16_fu_29821_p2),32));

        ref_patch_dx_0_181_fu_30104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_17_fu_30099_p2),32));

        ref_patch_dx_0_191_fu_30381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_18_fu_30377_p2),32));

        ref_patch_dx_0_201_fu_30658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_19_fu_30654_p2),32));

        ref_patch_dx_0_211_fu_30935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_20_fu_30931_p2),32));

        ref_patch_dx_0_21_fu_27599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_2_fu_27594_p2),32));

        ref_patch_dx_0_221_fu_31332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_21_fu_31328_p2),32));

        ref_patch_dx_0_231_fu_32500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_22_fu_32495_p2),32));

        ref_patch_dx_0_241_fu_32897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_23_fu_32892_p2),32));

        ref_patch_dx_0_251_fu_31729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_24_fu_31725_p2),32));

        ref_patch_dx_0_261_fu_32126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_25_fu_32122_p2),32));

        ref_patch_dx_0_271_fu_32523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_26_fu_32519_p2),32));

        ref_patch_dx_0_281_fu_32920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_27_fu_32916_p2),32));

        ref_patch_dx_0_291_fu_33317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_28_fu_33313_p2),32));

        ref_patch_dx_0_301_fu_33714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_29_fu_33710_p2),32));

        ref_patch_dx_0_311_fu_34485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_30_fu_34480_p2),32));

        ref_patch_dx_0_31_fu_27761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_3_fu_27756_p2),32));

        ref_patch_dx_0_321_fu_34882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_31_fu_34877_p2),32));

        ref_patch_dx_0_331_fu_34111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_32_fu_34107_p2),32));

        ref_patch_dx_0_341_fu_34508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_33_fu_34504_p2),32));

        ref_patch_dx_0_351_fu_34905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_34_fu_34901_p2),32));

        ref_patch_dx_0_361_fu_35302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_35_fu_35298_p2),32));

        ref_patch_dx_0_371_fu_35699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_36_fu_35695_p2),32));

        ref_patch_dx_0_381_fu_36082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_37_fu_36078_p2),32));

        ref_patch_dx_0_391_fu_36470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_38_fu_36465_p2),32));

        ref_patch_dx_0_401_fu_36867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_39_fu_36862_p2),32));

        ref_patch_dx_0_411_fu_36493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_40_fu_36489_p2),32));

        ref_patch_dx_0_41_fu_28044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_4_fu_28039_p2),32));

        ref_patch_dx_0_421_fu_36890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_41_fu_36886_p2),32));

        ref_patch_dx_0_431_fu_37287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_42_fu_37283_p2),32));

        ref_patch_dx_0_441_fu_37670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_43_fu_37666_p2),32));

        ref_patch_dx_0_451_fu_38053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_44_fu_38049_p2),32));

        ref_patch_dx_0_461_fu_38076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_45_fu_38072_p2),32));

        ref_patch_dx_0_471_fu_38464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_46_fu_38459_p2),32));

        ref_patch_dx_0_481_fu_38852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_47_fu_38847_p2),32));

        ref_patch_dx_0_491_fu_38875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_48_fu_38871_p2),32));

        ref_patch_dx_0_501_fu_39258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_49_fu_39254_p2),32));

        ref_patch_dx_0_511_fu_39641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_50_fu_39637_p2),32));

        ref_patch_dx_0_51_fu_28206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_5_fu_28201_p2),32));

        ref_patch_dx_0_521_fu_39664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_51_fu_39660_p2),32));

        ref_patch_dx_0_531_fu_40047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_52_fu_40043_p2),32));

        ref_patch_dx_0_541_fu_40430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_53_fu_40426_p2),32));

        ref_patch_dx_0_551_fu_40458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_54_fu_40453_p2),32));

        ref_patch_dx_0_561_fu_40855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_55_fu_40850_p2),32));

        ref_patch_dx_0_571_fu_41246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_56_fu_41242_p2),32));

        ref_patch_dx_0_581_fu_41259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_57_fu_41255_p2),32));

        ref_patch_dx_0_591_fu_41650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_58_fu_41646_p2),32));

        ref_patch_dx_0_601_fu_42041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_59_fu_42037_p2),32));

        ref_patch_dx_0_611_fu_42054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_60_fu_42050_p2),32));

        ref_patch_dx_0_61_fu_28729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_6_fu_28724_p2),32));

        ref_patch_dx_0_621_fu_42445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_61_fu_42441_p2),32));

        ref_patch_dx_0_631_fu_42814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_62_reg_80613),32));

        ref_patch_dx_0_71_fu_28891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_7_fu_28886_p2),32));

        ref_patch_dx_0_81_fu_29534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_8_fu_29529_p2),32));

        ref_patch_dx_0_91_fu_27613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_190_9_fu_27608_p2),32));

        ref_patch_dy_0_01_fu_27547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_92_fu_27541_p2),32));

        ref_patch_dy_0_101_fu_29696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_s_fu_29691_p2),32));

        ref_patch_dy_0_111_fu_29960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_10_fu_29955_p2),32));

        ref_patch_dy_0_11_fu_27585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_1_fu_27579_p2),32));

        ref_patch_dy_0_121_fu_29974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_11_fu_29969_p2),32));

        ref_patch_dy_0_131_fu_30358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_12_fu_30353_p2),32));

        ref_patch_dy_0_141_fu_30372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_13_fu_30367_p2),32));

        ref_patch_dy_0_151_fu_30649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_14_fu_30644_p2),32));

        ref_patch_dy_0_161_fu_30926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_15_fu_30921_p2),32));

        ref_patch_dy_0_171_fu_31309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_16_fu_31304_p2),32));

        ref_patch_dy_0_181_fu_31323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_17_fu_31318_p2),32));

        ref_patch_dy_0_191_fu_31706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_18_fu_31701_p2),32));

        ref_patch_dy_0_201_fu_31720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_19_fu_31715_p2),32));

        ref_patch_dy_0_211_fu_32103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_20_fu_32098_p2),32));

        ref_patch_dy_0_21_fu_27747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_2_fu_27742_p2),32));

        ref_patch_dy_0_221_fu_32117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_21_fu_32112_p2),32));

        ref_patch_dy_0_231_fu_32514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_22_fu_32509_p2),32));

        ref_patch_dy_0_241_fu_32911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_23_fu_32906_p2),32));

        ref_patch_dy_0_251_fu_33294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_24_fu_33289_p2),32));

        ref_patch_dy_0_261_fu_33308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_25_fu_33303_p2),32));

        ref_patch_dy_0_271_fu_33691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_26_fu_33686_p2),32));

        ref_patch_dy_0_281_fu_33705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_27_fu_33700_p2),32));

        ref_patch_dy_0_291_fu_34088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_28_fu_34083_p2),32));

        ref_patch_dy_0_301_fu_34102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_29_fu_34097_p2),32));

        ref_patch_dy_0_311_fu_34499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_30_fu_34494_p2),32));

        ref_patch_dy_0_31_fu_27900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_3_fu_27894_p2),32));

        ref_patch_dy_0_321_fu_34896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_31_fu_34891_p2),32));

        ref_patch_dy_0_331_fu_35279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_32_fu_35274_p2),32));

        ref_patch_dy_0_341_fu_35293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_33_fu_35288_p2),32));

        ref_patch_dy_0_351_fu_35676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_34_fu_35671_p2),32));

        ref_patch_dy_0_361_fu_35690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_35_fu_35685_p2),32));

        ref_patch_dy_0_371_fu_36073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_36_fu_36068_p2),32));

        ref_patch_dy_0_381_fu_36096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_37_fu_36091_p2),32));

        ref_patch_dy_0_391_fu_36484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_38_fu_36479_p2),32));

        ref_patch_dy_0_401_fu_36881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_39_fu_36876_p2),32));

        ref_patch_dy_0_411_fu_37264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_40_fu_37259_p2),32));

        ref_patch_dy_0_41_fu_28192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_4_fu_28187_p2),32));

        ref_patch_dy_0_421_fu_37278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_41_fu_37273_p2),32));

        ref_patch_dy_0_431_fu_37661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_42_fu_37656_p2),32));

        ref_patch_dy_0_441_fu_37684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_43_fu_37679_p2),32));

        ref_patch_dy_0_451_fu_38067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_44_fu_38062_p2),32));

        ref_patch_dy_0_461_fu_38450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_45_fu_38445_p2),32));

        ref_patch_dy_0_471_fu_38478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_46_fu_38473_p2),32));

        ref_patch_dy_0_481_fu_38866_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_47_fu_38861_p2),32));

        ref_patch_dy_0_491_fu_39249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_48_fu_39244_p2),32));

        ref_patch_dy_0_501_fu_39272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_49_fu_39267_p2),32));

        ref_patch_dy_0_511_fu_39655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_50_fu_39650_p2),32));

        ref_patch_dy_0_51_fu_28345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_5_fu_28339_p2),32));

        ref_patch_dy_0_521_fu_40038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_51_fu_40033_p2),32));

        ref_patch_dy_0_531_fu_40061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_52_fu_40056_p2),32));

        ref_patch_dy_0_541_fu_40444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_53_fu_40439_p2),32));

        ref_patch_dy_0_551_fu_40841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_54_fu_40836_p2),32));

        ref_patch_dy_0_561_fu_40860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_55_reg_80513),32));

        ref_patch_dy_0_571_fu_41251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_56_reg_80538),32));

        ref_patch_dy_0_581_fu_41642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_57_reg_80543),32));

        ref_patch_dy_0_591_fu_41655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_58_reg_80563),32));

        ref_patch_dy_0_601_fu_42046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_59_reg_80568),32));

        ref_patch_dy_0_611_fu_42437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_60_reg_80588),32));

        ref_patch_dy_0_61_fu_28877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_6_fu_28872_p2),32));

        ref_patch_dy_0_621_fu_42450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_61_reg_80593),32));

        ref_patch_dy_0_631_fu_42818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_62_reg_80618),32));

        ref_patch_dy_0_71_fu_29150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_7_fu_29144_p2),32));

        ref_patch_dy_0_81_fu_29548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_8_fu_29543_p2),32));

        ref_patch_dy_0_91_fu_29682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_9_fu_29677_p2),32));


    ref_patch_with_borde_10_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_10_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_10_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_10_address0 <= grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_10_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_10_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_10_address1 <= grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_10_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_10_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_10_ce0 <= grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_10_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_10_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_10_ce1 <= grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_10_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_10_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_11_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_11_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_11_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_11_address0 <= grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_11_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_11_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_11_address1 <= grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_11_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_11_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_11_ce0 <= grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_11_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_11_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_11_ce1 <= grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_11_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_11_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_12_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_12_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_12_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_12_address0 <= grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_12_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_12_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_12_address1 <= grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_12_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_12_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_12_ce0 <= grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_12_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_12_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_12_ce1 <= grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_12_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_12_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_13_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_13_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_13_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_13_address0 <= grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_13_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_13_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_13_address1 <= grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_13_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_13_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_13_ce0 <= grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_13_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_13_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_13_ce1 <= grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_13_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_13_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_14_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_14_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_14_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_14_address0 <= grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_14_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_14_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_14_address1 <= grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_14_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_14_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_14_ce0 <= grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_14_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_14_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_14_ce1 <= grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_14_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_14_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_15_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_15_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_15_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_15_address0 <= grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_15_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_15_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_15_address1 <= grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_15_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_15_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_15_ce0 <= grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_15_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_15_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_15_ce1 <= grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_15_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_15_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_16_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_16_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_16_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_16_address0 <= grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_16_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_16_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_16_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_16_address1 <= grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_16_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_16_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_16_ce0 <= grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_16_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_16_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_16_ce1 <= grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_16_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_16_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_17_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_17_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_17_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_17_address0 <= grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_17_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_17_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_17_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_17_address1 <= grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_17_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_17_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_17_ce0 <= grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_17_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_17_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_17_ce1 <= grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_17_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_17_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_18_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_18_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_18_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_18_address0 <= grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_18_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_18_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_18_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_18_address1 <= grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_18_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_18_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_18_ce0 <= grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_18_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_18_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_18_ce1 <= grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_18_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_18_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_19_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_19_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_19_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_19_address0 <= grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_19_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_19_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_19_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_19_address1 <= grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_19_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_19_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_19_ce0 <= grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_19_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_19_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_19_ce1 <= grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_19_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_19_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_1_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_1_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_1_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_1_address0 <= grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_1_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_1_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_1_address1 <= grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_1_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_1_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_1_ce0 <= grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_1_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_1_ce1 <= grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_1_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_1_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_20_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_20_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_20_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_20_address0 <= grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_20_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_20_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_20_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_20_address1 <= grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_20_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_20_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_20_ce0 <= grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_20_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_20_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_20_ce1 <= grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_20_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_20_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_21_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_21_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_21_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_21_address0 <= grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_21_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_21_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_21_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_21_address1 <= grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_21_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_21_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_21_ce0 <= grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_21_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_21_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_21_ce1 <= grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_21_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_21_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_22_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_22_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_22_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_22_address0 <= grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_22_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_22_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_22_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_22_address1 <= grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_22_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_22_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_22_ce0 <= grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_22_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_22_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_22_ce1 <= grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_22_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_22_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_23_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_23_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_23_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_23_address0 <= grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_23_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_23_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_23_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_23_address1 <= grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_23_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_23_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_23_ce0 <= grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_23_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_23_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_23_ce1 <= grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_23_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_23_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_2_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_2_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_2_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_2_address0 <= grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_2_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_2_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_2_address1 <= grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_2_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_2_ce0 <= grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_2_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_2_ce1 <= grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_2_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_2_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_3_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_3_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_3_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_3_address0 <= grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_3_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_3_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_3_address1 <= grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_3_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_3_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_3_ce0 <= grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_3_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_3_ce1 <= grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_3_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_3_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_4_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_4_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_4_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_4_address0 <= grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_4_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_4_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_4_address1 <= grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_4_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_4_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_4_ce0 <= grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_4_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_4_ce1 <= grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_4_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_4_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_5_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_5_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_5_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_5_address0 <= grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_5_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_5_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_5_address1 <= grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_5_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_5_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_5_ce0 <= grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_5_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_5_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_5_ce1 <= grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_5_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_5_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_6_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_6_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_6_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_6_address0 <= grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_6_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_6_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_6_address1 <= grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_6_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_6_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_6_ce0 <= grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_6_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_6_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_6_ce1 <= grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_6_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_6_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_7_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_7_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_7_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_7_address0 <= grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_7_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_7_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_7_address1 <= grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_7_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_7_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_7_ce0 <= grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_7_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_7_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_7_ce1 <= grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_7_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_17) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_18) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_19) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1A) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1B) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1C) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1D) or ((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1E) or (div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_1F))))))))))) then 
            ref_patch_with_borde_7_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_8_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_8_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_8_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_8_address0 <= grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_8_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_8_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_8_address1 <= grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_8_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_8_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_8_ce0 <= grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_8_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_8_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_8_ce1 <= grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_8_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_8_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_9_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_9_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_9_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_9_address0 <= grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_9_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_9_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_9_address1 <= grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_9_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_9_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_9_ce0 <= grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_9_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_9_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_9_ce1 <= grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_9_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_9_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0, ap_block_pp4_stage0, tmp_87_fu_27188_p1, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_62;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_61;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_5F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_5D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_5B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_58;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_57;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_55;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_53;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_51;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_4E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_4D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_4B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_49;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_47;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_44;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_43;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_41;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_3F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_3D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_3A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_39;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_37;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_35;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_33;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_30;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_2F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_2D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_2B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_29;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_26;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_25;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_23;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_21;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_1F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_8;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_13;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_1B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_6;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_11;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_19;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_4;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_17;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_2;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_1;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_address0 <= ap_const_lv7_C;
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            ref_patch_with_borde_address0 <= tmp_87_fu_27188_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_address0 <= grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0;
        else 
            ref_patch_with_borde_address0 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage4, ap_CS_fsm_pp4_stage5, ap_CS_fsm_pp4_stage6, ap_CS_fsm_pp4_stage7, ap_CS_fsm_pp4_stage8, ap_CS_fsm_pp4_stage9, ap_CS_fsm_pp4_stage10, ap_CS_fsm_pp4_stage11, ap_CS_fsm_pp4_stage12, ap_CS_fsm_pp4_stage13, ap_CS_fsm_pp4_stage14, ap_CS_fsm_pp4_stage15, ap_CS_fsm_pp4_stage16, ap_CS_fsm_pp4_stage17, ap_CS_fsm_pp4_stage18, ap_CS_fsm_pp4_stage19, ap_CS_fsm_pp4_stage20, ap_CS_fsm_pp4_stage21, ap_CS_fsm_pp4_stage22, ap_CS_fsm_pp4_stage23, ap_CS_fsm_pp4_stage24, ap_CS_fsm_pp4_stage25, ap_CS_fsm_pp4_stage26, ap_CS_fsm_pp4_stage27, ap_CS_fsm_pp4_stage28, ap_CS_fsm_pp4_stage29, ap_CS_fsm_pp4_stage30, ap_CS_fsm_pp4_stage31, ap_CS_fsm_pp4_stage32, ap_CS_fsm_pp4_stage33, ap_CS_fsm_pp4_stage34, ap_CS_fsm_pp4_stage35, ap_CS_fsm_pp4_stage36, ap_CS_fsm_pp4_stage37, ap_CS_fsm_pp4_stage39, ap_CS_fsm_pp4_stage40, ap_CS_fsm_pp4_stage41, ap_CS_fsm_pp4_stage43, ap_CS_fsm_pp4_stage38, ap_CS_fsm_pp4_stage42, ap_CS_fsm_pp4_stage44, ap_CS_fsm_pp4_stage46, ap_CS_fsm_pp4_stage47, ap_CS_fsm_pp4_stage45, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, ap_block_pp4_stage3, ap_block_pp4_stage4, ap_block_pp4_stage5, ap_block_pp4_stage6, ap_block_pp4_stage7, ap_block_pp4_stage8, ap_block_pp4_stage9, ap_block_pp4_stage10, ap_block_pp4_stage11, ap_block_pp4_stage12, ap_block_pp4_stage13, ap_block_pp4_stage14, ap_block_pp4_stage15, ap_block_pp4_stage16, ap_block_pp4_stage17, ap_block_pp4_stage18, ap_block_pp4_stage19, ap_block_pp4_stage20, ap_block_pp4_stage21, ap_block_pp4_stage22, ap_block_pp4_stage23, ap_block_pp4_stage24, ap_block_pp4_stage25, ap_block_pp4_stage26, ap_block_pp4_stage27, ap_block_pp4_stage28, ap_block_pp4_stage29, ap_block_pp4_stage30, ap_block_pp4_stage31, ap_block_pp4_stage32, ap_block_pp4_stage33, ap_block_pp4_stage34, ap_block_pp4_stage35, ap_block_pp4_stage36, ap_block_pp4_stage37, ap_block_pp4_stage38, ap_block_pp4_stage39, ap_block_pp4_stage40, ap_block_pp4_stage41, ap_block_pp4_stage42, ap_block_pp4_stage43, ap_block_pp4_stage44, ap_block_pp4_stage45, ap_block_pp4_stage46, ap_block_pp4_stage47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage47) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_59;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage46) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_60;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage45) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_5E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage44) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_5C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage43) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_50;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage42) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_4F;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage41) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_56;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage40) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_54;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage39) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_52;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage38) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_46;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage37) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_45;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage36) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_4C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage35) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_4A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage34) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_48;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage33) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_3C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage32) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_3B;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage31) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_42;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage30) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_40;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage29) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_3E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage28) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_32;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage27) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_31;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage26) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_38;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage25) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_36;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage24) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_34;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage23) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_28;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage22) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_27;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage21) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_2E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_2C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_2A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_1E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_1D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_24;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_22;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_20;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_14;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_1C;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_7;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_12;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_1A;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_5;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_10;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_18;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_3;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_E;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_16;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_D;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_15;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ref_patch_with_borde_address1 <= ap_const_lv7_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_address1 <= grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1;
        else 
            ref_patch_with_borde_address1 <= "XXXXXXX";
        end if; 
    end process;


    ref_patch_with_borde_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_ce0 <= grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0;
        else 
            ref_patch_with_borde_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001, ap_CS_fsm_pp4_stage4, ap_block_pp4_stage4_11001, ap_CS_fsm_pp4_stage5, ap_block_pp4_stage5_11001, ap_CS_fsm_pp4_stage6, ap_block_pp4_stage6_11001, ap_CS_fsm_pp4_stage7, ap_block_pp4_stage7_11001, ap_CS_fsm_pp4_stage8, ap_block_pp4_stage8_11001, ap_CS_fsm_pp4_stage9, ap_block_pp4_stage9_11001, ap_CS_fsm_pp4_stage10, ap_block_pp4_stage10_11001, ap_CS_fsm_pp4_stage11, ap_block_pp4_stage11_11001, ap_CS_fsm_pp4_stage12, ap_block_pp4_stage12_11001, ap_CS_fsm_pp4_stage13, ap_block_pp4_stage13_11001, ap_CS_fsm_pp4_stage14, ap_block_pp4_stage14_11001, ap_CS_fsm_pp4_stage15, ap_block_pp4_stage15_11001, ap_CS_fsm_pp4_stage16, ap_block_pp4_stage16_11001, ap_CS_fsm_pp4_stage17, ap_block_pp4_stage17_11001, ap_CS_fsm_pp4_stage18, ap_block_pp4_stage18_11001, ap_CS_fsm_pp4_stage19, ap_block_pp4_stage19_11001, ap_CS_fsm_pp4_stage20, ap_block_pp4_stage20_11001, ap_CS_fsm_pp4_stage21, ap_block_pp4_stage21_11001, ap_CS_fsm_pp4_stage22, ap_block_pp4_stage22_11001, ap_CS_fsm_pp4_stage23, ap_block_pp4_stage23_11001, ap_CS_fsm_pp4_stage24, ap_block_pp4_stage24_11001, ap_CS_fsm_pp4_stage25, ap_block_pp4_stage25_11001, ap_CS_fsm_pp4_stage26, ap_block_pp4_stage26_11001, ap_CS_fsm_pp4_stage27, ap_block_pp4_stage27_11001, ap_CS_fsm_pp4_stage28, ap_block_pp4_stage28_11001, ap_CS_fsm_pp4_stage29, ap_block_pp4_stage29_11001, ap_CS_fsm_pp4_stage30, ap_block_pp4_stage30_11001, ap_CS_fsm_pp4_stage31, ap_block_pp4_stage31_11001, ap_CS_fsm_pp4_stage32, ap_block_pp4_stage32_11001, ap_CS_fsm_pp4_stage33, ap_block_pp4_stage33_11001, ap_CS_fsm_pp4_stage34, ap_block_pp4_stage34_11001, ap_CS_fsm_pp4_stage35, ap_block_pp4_stage35_11001, ap_CS_fsm_pp4_stage36, ap_block_pp4_stage36_11001, ap_CS_fsm_pp4_stage37, ap_block_pp4_stage37_11001, ap_CS_fsm_pp4_stage39, ap_block_pp4_stage39_11001, ap_CS_fsm_pp4_stage40, ap_block_pp4_stage40_11001, ap_CS_fsm_pp4_stage41, ap_block_pp4_stage41_11001, ap_CS_fsm_pp4_stage43, ap_block_pp4_stage43_11001, ap_CS_fsm_pp4_stage38, ap_block_pp4_stage38_11001, ap_CS_fsm_pp4_stage42, ap_block_pp4_stage42_11001, ap_CS_fsm_pp4_stage44, ap_block_pp4_stage44_11001, ap_CS_fsm_pp4_stage46, ap_block_pp4_stage46_11001, ap_CS_fsm_pp4_stage47, ap_block_pp4_stage47_11001, ap_CS_fsm_pp4_stage45, ap_block_pp4_stage45_11001, ap_CS_fsm_state283, grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage45_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage45) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage47_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage47) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage46_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage46) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage44_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage44) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage42_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage42) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage38_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage38) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage43_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage43) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage41_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage41) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage40_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage40) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage39_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage39) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage37_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage37) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage36_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage36) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage35) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage34) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage33) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage32) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage31) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage30) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage29) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage28) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage27) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage26) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage26_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage25) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage25_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage24) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage24_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage23) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage23_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage22) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage22_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage21) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage21_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage20) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage20_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage19) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage19_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage18) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage18_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage17) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage16) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage15) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage14) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage13) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage12) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage11) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage10) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage9) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage8) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage7) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage6) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage5) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage4) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            ref_patch_with_borde_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state283)) then 
            ref_patch_with_borde_ce1 <= grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1;
        else 
            ref_patch_with_borde_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_patch_with_borde_we0_assign_proc : process(ap_block_pp2_stage0_11001, div_t_reg_59661_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((div_t_reg_59661_pp2_iter1_reg = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ref_patch_with_borde_we0 <= ap_const_logic_1;
        else 
            ref_patch_with_borde_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_148_fu_44511_p1 <= tmp_168_neg_reg_80874;
    tmp_155_fu_44524_p1 <= tmp_177_neg_reg_80884;
        tmp_157_fu_26764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(myRegion_fcoord_ptr),64));

        tmp_158_fu_26774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(myRegion_data_ptr),64));

    tmp_159_fu_26805_p1 <= indvar_reg_21414(12 - 1 downto 0);
    tmp_164_cast_fu_27514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_168_neg_fu_44505_p2 <= (tmp_168_to_int_fu_44502_p1 xor ap_const_lv32_80000000);
    tmp_168_to_int_fu_44502_p1 <= tmp_147_reg_80839_pp4_iter4_reg;
    tmp_169_cast_fu_27518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_175_cast_fu_27533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_177_neg_fu_44518_p2 <= (tmp_177_to_int_fu_44515_p1 xor ap_const_lv32_80000000);
    tmp_177_to_int_fu_44515_p1 <= tmp_154_reg_80854_pp4_iter4_reg;
    tmp_178_cast_fu_27537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_185_10_cast_fu_36461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_11_cast_fu_38455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_12_cast_fu_40449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_13_cast_fu_42059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25250_p26),9));
    tmp_185_1_cast_fu_27552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_2_cast_fu_27590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_3_cast_fu_27752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_185_4_cast_fu_28035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_5_cast_fu_28197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_185_6_cast_fu_28720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_7_cast_fu_28882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_185_8_cast_fu_32491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_9_cast_fu_34476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_185_cast_fu_30626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_1_cast_fu_27556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_189_2_cast_fu_32888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_3_cast_fu_34873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_4_cast_fu_36858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_5_cast_fu_38843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_6_cast_fu_40846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_8_cast_fu_29525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_189_cast_fu_30903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_190_10_fu_28053_p2 <= std_logic_vector(unsigned(tmp_196_4_cast_fu_28049_p1) - unsigned(tmp_196_2_cast_reg_79565));
    tmp_190_11_fu_28470_p2 <= std_logic_vector(unsigned(tmp_196_5_cast_fu_28331_p1) - unsigned(tmp_196_3_cast_reg_79593));
    tmp_190_12_fu_28738_p2 <= std_logic_vector(unsigned(tmp_196_6_cast_fu_28734_p1) - unsigned(tmp_196_4_cast_reg_79620));
    tmp_190_13_fu_29275_p2 <= std_logic_vector(unsigned(tmp_196_7_cast_fu_29136_p1) - unsigned(tmp_196_5_cast_reg_79648));
    tmp_190_14_fu_30630_p2 <= std_logic_vector(unsigned(tmp_185_cast_fu_30626_p1) - unsigned(tmp_196_6_cast_reg_79674));
    tmp_190_15_fu_30907_p2 <= std_logic_vector(unsigned(tmp_196_9_cast_reg_79727) - unsigned(tmp_189_cast_fu_30903_p1));
    tmp_190_16_fu_29821_p2 <= std_logic_vector(unsigned(tmp_196_cast_fu_29687_p1) - unsigned(tmp_196_8_cast_reg_79716));
    tmp_190_17_fu_30099_p2 <= std_logic_vector(unsigned(tmp_196_10_cast_fu_29951_p1) - unsigned(tmp_196_9_cast_reg_79727));
    tmp_190_18_fu_30377_p2 <= std_logic_vector(unsigned(tmp_196_11_cast_reg_79766) - unsigned(tmp_196_cast_reg_79739));
    tmp_190_19_fu_30654_p2 <= std_logic_vector(unsigned(tmp_196_12_cast_reg_79783) - unsigned(tmp_196_10_cast_reg_79755));
    tmp_190_1_fu_27560_p2 <= std_logic_vector(unsigned(tmp_185_1_cast_fu_27552_p1) - unsigned(tmp_189_1_cast_fu_27556_p1));
    tmp_190_20_fu_30931_p2 <= std_logic_vector(unsigned(tmp_196_13_cast_reg_79795) - unsigned(tmp_196_11_cast_reg_79766));
    tmp_190_21_fu_31328_p2 <= std_logic_vector(unsigned(tmp_196_14_cast_reg_79817) - unsigned(tmp_196_12_cast_reg_79783));
    tmp_190_22_fu_32495_p2 <= std_logic_vector(unsigned(tmp_185_8_cast_fu_32491_p1) - unsigned(tmp_196_13_cast_reg_79795));
    tmp_190_23_fu_32892_p2 <= std_logic_vector(unsigned(tmp_196_16_cast_reg_79870) - unsigned(tmp_189_2_cast_fu_32888_p1));
    tmp_190_24_fu_31725_p2 <= std_logic_vector(unsigned(tmp_196_17_cast_reg_79882) - unsigned(tmp_196_15_cast_reg_79846));
    tmp_190_25_fu_32122_p2 <= std_logic_vector(unsigned(tmp_196_18_cast_reg_79899) - unsigned(tmp_196_16_cast_reg_79870));
    tmp_190_26_fu_32519_p2 <= std_logic_vector(unsigned(tmp_196_19_cast_reg_79911) - unsigned(tmp_196_17_cast_reg_79882));
    tmp_190_27_fu_32916_p2 <= std_logic_vector(unsigned(tmp_196_20_cast_reg_79936) - unsigned(tmp_196_18_cast_reg_79899));
    tmp_190_28_fu_33313_p2 <= std_logic_vector(unsigned(tmp_196_21_cast_reg_79948) - unsigned(tmp_196_19_cast_reg_79911));
    tmp_190_29_fu_33710_p2 <= std_logic_vector(unsigned(tmp_196_22_cast_reg_79978) - unsigned(tmp_196_20_cast_reg_79936));
    tmp_190_2_fu_27594_p2 <= std_logic_vector(unsigned(tmp_185_2_cast_fu_27590_p1) - unsigned(tmp_164_cast_reg_79504));
    tmp_190_30_fu_34480_p2 <= std_logic_vector(unsigned(tmp_185_9_cast_fu_34476_p1) - unsigned(tmp_196_21_cast_reg_79948));
    tmp_190_31_fu_34877_p2 <= std_logic_vector(unsigned(tmp_196_24_cast_reg_80015) - unsigned(tmp_189_3_cast_fu_34873_p1));
    tmp_190_32_fu_34107_p2 <= std_logic_vector(unsigned(tmp_196_25_cast_reg_80027) - unsigned(tmp_196_23_cast_reg_79999));
    tmp_190_33_fu_34504_p2 <= std_logic_vector(unsigned(tmp_196_26_cast_reg_80044) - unsigned(tmp_196_24_cast_reg_80015));
    tmp_190_34_fu_34901_p2 <= std_logic_vector(unsigned(tmp_196_27_cast_reg_80056) - unsigned(tmp_196_25_cast_reg_80027));
    tmp_190_35_fu_35298_p2 <= std_logic_vector(unsigned(tmp_196_28_cast_reg_80073) - unsigned(tmp_196_26_cast_reg_80044));
    tmp_190_36_fu_35695_p2 <= std_logic_vector(unsigned(tmp_196_29_cast_reg_80085) - unsigned(tmp_196_27_cast_reg_80056));
    tmp_190_37_fu_36078_p2 <= std_logic_vector(unsigned(tmp_196_30_cast_reg_80115) - unsigned(tmp_196_28_cast_reg_80073));
    tmp_190_38_fu_36465_p2 <= std_logic_vector(unsigned(tmp_185_10_cast_fu_36461_p1) - unsigned(tmp_196_29_cast_reg_80085));
    tmp_190_39_fu_36862_p2 <= std_logic_vector(unsigned(tmp_196_32_cast_reg_80152) - unsigned(tmp_189_4_cast_fu_36858_p1));
    tmp_190_3_fu_27756_p2 <= std_logic_vector(unsigned(tmp_185_3_cast_fu_27752_p1) - unsigned(tmp_185_1_cast_reg_79526));
    tmp_190_40_fu_36489_p2 <= std_logic_vector(unsigned(tmp_196_33_cast_reg_80164) - unsigned(tmp_196_31_cast_reg_80136));
    tmp_190_41_fu_36886_p2 <= std_logic_vector(unsigned(tmp_196_34_cast_reg_80181) - unsigned(tmp_196_32_cast_reg_80152));
    tmp_190_42_fu_37283_p2 <= std_logic_vector(unsigned(tmp_196_35_cast_reg_80193) - unsigned(tmp_196_33_cast_reg_80164));
    tmp_190_43_fu_37666_p2 <= std_logic_vector(unsigned(tmp_196_36_cast_reg_80210) - unsigned(tmp_196_34_cast_reg_80181));
    tmp_190_44_fu_38049_p2 <= std_logic_vector(unsigned(tmp_196_37_cast_reg_80227) - unsigned(tmp_196_35_cast_reg_80193));
    tmp_190_45_fu_38072_p2 <= std_logic_vector(unsigned(tmp_196_38_cast_reg_80244) - unsigned(tmp_196_36_cast_reg_80210));
    tmp_190_46_fu_38459_p2 <= std_logic_vector(unsigned(tmp_185_11_cast_fu_38455_p1) - unsigned(tmp_196_37_cast_reg_80227));
    tmp_190_47_fu_38847_p2 <= std_logic_vector(unsigned(tmp_196_40_cast_reg_80289) - unsigned(tmp_189_5_cast_fu_38843_p1));
    tmp_190_48_fu_38871_p2 <= std_logic_vector(unsigned(tmp_196_41_cast_reg_80301) - unsigned(tmp_196_39_cast_reg_80273));
    tmp_190_49_fu_39254_p2 <= std_logic_vector(unsigned(tmp_196_42_cast_reg_80318) - unsigned(tmp_196_40_cast_reg_80289));
    tmp_190_4_fu_28039_p2 <= std_logic_vector(unsigned(tmp_185_4_cast_fu_28035_p1) - unsigned(tmp_185_2_cast_reg_79554));
    tmp_190_50_fu_39637_p2 <= std_logic_vector(unsigned(tmp_196_43_cast_reg_80335) - unsigned(tmp_196_41_cast_reg_80301));
    tmp_190_51_fu_39660_p2 <= std_logic_vector(unsigned(tmp_196_44_cast_reg_80352) - unsigned(tmp_196_42_cast_reg_80318));
    tmp_190_52_fu_40043_p2 <= std_logic_vector(unsigned(tmp_196_45_cast_reg_80369) - unsigned(tmp_196_43_cast_reg_80335));
    tmp_190_53_fu_40426_p2 <= std_logic_vector(unsigned(tmp_196_46_cast_reg_80386) - unsigned(tmp_196_44_cast_reg_80352));
    tmp_190_54_fu_40453_p2 <= std_logic_vector(unsigned(tmp_185_12_cast_fu_40449_p1) - unsigned(tmp_196_45_cast_reg_80369));
    tmp_190_55_fu_40850_p2 <= std_logic_vector(unsigned(tmp_196_48_cast_reg_80417) - unsigned(tmp_189_6_cast_fu_40846_p1));
    tmp_190_56_fu_41242_p2 <= std_logic_vector(unsigned(tmp_196_49_cast_reg_80433) - unsigned(tmp_196_47_cast_reg_80402));
    tmp_190_57_fu_41255_p2 <= std_logic_vector(unsigned(tmp_196_50_cast_reg_80449) - unsigned(tmp_196_48_cast_reg_80417));
    tmp_190_58_fu_41646_p2 <= std_logic_vector(unsigned(tmp_196_51_cast_reg_80465) - unsigned(tmp_196_49_cast_reg_80433));
    tmp_190_59_fu_42037_p2 <= std_logic_vector(unsigned(tmp_196_52_cast_reg_80481) - unsigned(tmp_196_50_cast_reg_80449));
    tmp_190_5_fu_28201_p2 <= std_logic_vector(unsigned(tmp_185_5_cast_fu_28197_p1) - unsigned(tmp_185_3_cast_reg_79582));
    tmp_190_60_fu_42050_p2 <= std_logic_vector(unsigned(tmp_196_53_cast_reg_80497) - unsigned(tmp_196_51_cast_reg_80465));
    tmp_190_61_fu_42441_p2 <= std_logic_vector(unsigned(tmp_196_54_cast_reg_80518) - unsigned(tmp_196_52_cast_reg_80481));
    tmp_190_62_fu_42063_p2 <= std_logic_vector(unsigned(tmp_185_13_cast_fu_42059_p1) - unsigned(tmp_196_53_cast_reg_80497));
    tmp_190_6_fu_28724_p2 <= std_logic_vector(unsigned(tmp_185_6_cast_fu_28720_p1) - unsigned(tmp_185_4_cast_reg_79609));
    tmp_190_7_fu_28886_p2 <= std_logic_vector(unsigned(tmp_185_7_cast_fu_28882_p1) - unsigned(tmp_185_5_cast_reg_79637));
    tmp_190_8_fu_29529_p2 <= std_logic_vector(unsigned(tmp_196_1_cast_reg_79542) - unsigned(tmp_189_8_cast_fu_29525_p1));
    tmp_190_9_fu_27608_p2 <= std_logic_vector(unsigned(tmp_196_2_cast_fu_27604_p1) - unsigned(tmp_175_cast_reg_79515));
    tmp_190_s_fu_27905_p2 <= std_logic_vector(unsigned(tmp_196_3_cast_fu_27886_p1) - unsigned(tmp_196_1_cast_reg_79542));
    tmp_196_10_cast_fu_29951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_11_cast_fu_29965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_12_cast_fu_30349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_13_cast_fu_30363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_14_cast_fu_30640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_15_cast_fu_30917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_16_cast_fu_31300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_17_cast_fu_31314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_18_cast_fu_31697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_19_cast_fu_31711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_1_cast_fu_27571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_20_cast_fu_32094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_21_cast_fu_32108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_22_cast_fu_32505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_23_cast_fu_32902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_24_cast_fu_33285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_25_cast_fu_33299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_26_cast_fu_33682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_27_cast_fu_33696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_28_cast_fu_34079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_29_cast_fu_34093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_2_cast_fu_27604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_30_cast_fu_34490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_31_cast_fu_34887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_32_cast_fu_35270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_33_cast_fu_35284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_34_cast_fu_35667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_35_cast_fu_35681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_36_cast_fu_36064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_37_cast_fu_36087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_38_cast_fu_36475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_39_cast_fu_36872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_3_cast_fu_27886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_40_cast_fu_37255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_41_cast_fu_37269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_42_cast_fu_37652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_43_cast_fu_37675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_44_cast_fu_38058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_45_cast_fu_38441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_46_cast_fu_38469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_26530),9));
    tmp_196_47_cast_fu_38857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_48_cast_fu_39240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_49_cast_fu_39263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_4_cast_fu_28049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_50_cast_fu_39646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_51_cast_fu_40029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_52_cast_fu_40052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_53_cast_fu_40435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_26530),9));
    tmp_196_54_cast_fu_40832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_55_cast_fu_40463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25196_p26),9));
    tmp_196_56_cast_fu_40864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25250_p26),9));
    tmp_196_57_cast_fu_40873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25196_p26),9));
    tmp_196_58_cast_fu_41264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25250_p26),9));
    tmp_196_59_cast_fu_41273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25196_p26),9));
    tmp_196_5_cast_fu_28331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_60_cast_fu_41659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25250_p26),9));
    tmp_196_61_cast_fu_41668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25196_p26),9));
    tmp_196_62_cast_fu_42068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_25196_p26),9));
    tmp_196_6_cast_fu_28734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_7_cast_fu_29136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_8_cast_fu_29539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_196_9_cast_fu_29673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_196_cast_fu_29687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_200_1_cast_fu_27575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_200_2_cast_fu_27738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_200_3_cast_fu_27890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_200_4_cast_fu_28183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_200_5_cast_fu_28335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_200_6_cast_fu_28868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25538),9));
    tmp_200_7_cast_fu_29140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_25534),9));
    tmp_201_10_fu_29955_p2 <= std_logic_vector(unsigned(tmp_196_10_cast_fu_29951_p1) - unsigned(tmp_185_2_cast_reg_79554));
    tmp_201_11_fu_29969_p2 <= std_logic_vector(unsigned(tmp_196_11_cast_fu_29965_p1) - unsigned(tmp_185_3_cast_reg_79582));
    tmp_201_12_fu_30353_p2 <= std_logic_vector(unsigned(tmp_196_12_cast_fu_30349_p1) - unsigned(tmp_185_4_cast_reg_79609));
    tmp_201_13_fu_30367_p2 <= std_logic_vector(unsigned(tmp_196_13_cast_fu_30363_p1) - unsigned(tmp_185_5_cast_reg_79637));
    tmp_201_14_fu_30644_p2 <= std_logic_vector(unsigned(tmp_196_14_cast_fu_30640_p1) - unsigned(tmp_185_6_cast_reg_79664));
    tmp_201_15_fu_30921_p2 <= std_logic_vector(unsigned(tmp_196_15_cast_fu_30917_p1) - unsigned(tmp_175_cast_reg_79515));
    tmp_201_16_fu_31304_p2 <= std_logic_vector(unsigned(tmp_196_16_cast_fu_31300_p1) - unsigned(tmp_196_1_cast_reg_79542));
    tmp_201_17_fu_31318_p2 <= std_logic_vector(unsigned(tmp_196_17_cast_fu_31314_p1) - unsigned(tmp_196_2_cast_reg_79565));
    tmp_201_18_fu_31701_p2 <= std_logic_vector(unsigned(tmp_196_18_cast_fu_31697_p1) - unsigned(tmp_196_3_cast_reg_79593));
    tmp_201_19_fu_31715_p2 <= std_logic_vector(unsigned(tmp_196_19_cast_fu_31711_p1) - unsigned(tmp_196_4_cast_reg_79620));
    tmp_201_1_fu_27579_p2 <= std_logic_vector(unsigned(tmp_196_1_cast_fu_27571_p1) - unsigned(tmp_200_1_cast_fu_27575_p1));
    tmp_201_20_fu_32098_p2 <= std_logic_vector(unsigned(tmp_196_20_cast_fu_32094_p1) - unsigned(tmp_196_5_cast_reg_79648));
    tmp_201_21_fu_32112_p2 <= std_logic_vector(unsigned(tmp_196_21_cast_fu_32108_p1) - unsigned(tmp_196_6_cast_reg_79674));
    tmp_201_22_fu_32509_p2 <= std_logic_vector(unsigned(tmp_196_22_cast_fu_32505_p1) - unsigned(tmp_196_7_cast_reg_79696));
    tmp_201_23_fu_32906_p2 <= std_logic_vector(unsigned(tmp_196_23_cast_fu_32902_p1) - unsigned(tmp_196_8_cast_reg_79716));
    tmp_201_24_fu_33289_p2 <= std_logic_vector(unsigned(tmp_196_24_cast_fu_33285_p1) - unsigned(tmp_196_9_cast_reg_79727));
    tmp_201_25_fu_33303_p2 <= std_logic_vector(unsigned(tmp_196_25_cast_fu_33299_p1) - unsigned(tmp_196_cast_reg_79739));
    tmp_201_26_fu_33686_p2 <= std_logic_vector(unsigned(tmp_196_26_cast_fu_33682_p1) - unsigned(tmp_196_10_cast_reg_79755));
    tmp_201_27_fu_33700_p2 <= std_logic_vector(unsigned(tmp_196_27_cast_fu_33696_p1) - unsigned(tmp_196_11_cast_reg_79766));
    tmp_201_28_fu_34083_p2 <= std_logic_vector(unsigned(tmp_196_28_cast_fu_34079_p1) - unsigned(tmp_196_12_cast_reg_79783));
    tmp_201_29_fu_34097_p2 <= std_logic_vector(unsigned(tmp_196_29_cast_fu_34093_p1) - unsigned(tmp_196_13_cast_reg_79795));
    tmp_201_2_fu_27742_p2 <= std_logic_vector(unsigned(tmp_196_2_cast_reg_79565) - unsigned(tmp_200_2_cast_fu_27738_p1));
    tmp_201_30_fu_34494_p2 <= std_logic_vector(unsigned(tmp_196_30_cast_fu_34490_p1) - unsigned(tmp_196_14_cast_reg_79817));
    tmp_201_31_fu_34891_p2 <= std_logic_vector(unsigned(tmp_196_31_cast_fu_34887_p1) - unsigned(tmp_196_15_cast_reg_79846));
    tmp_201_32_fu_35274_p2 <= std_logic_vector(unsigned(tmp_196_32_cast_fu_35270_p1) - unsigned(tmp_196_16_cast_reg_79870));
    tmp_201_33_fu_35288_p2 <= std_logic_vector(unsigned(tmp_196_33_cast_fu_35284_p1) - unsigned(tmp_196_17_cast_reg_79882));
    tmp_201_34_fu_35671_p2 <= std_logic_vector(unsigned(tmp_196_34_cast_fu_35667_p1) - unsigned(tmp_196_18_cast_reg_79899));
    tmp_201_35_fu_35685_p2 <= std_logic_vector(unsigned(tmp_196_35_cast_fu_35681_p1) - unsigned(tmp_196_19_cast_reg_79911));
    tmp_201_36_fu_36068_p2 <= std_logic_vector(unsigned(tmp_196_36_cast_fu_36064_p1) - unsigned(tmp_196_20_cast_reg_79936));
    tmp_201_37_fu_36091_p2 <= std_logic_vector(unsigned(tmp_196_37_cast_fu_36087_p1) - unsigned(tmp_196_21_cast_reg_79948));
    tmp_201_38_fu_36479_p2 <= std_logic_vector(unsigned(tmp_196_38_cast_fu_36475_p1) - unsigned(tmp_196_22_cast_reg_79978));
    tmp_201_39_fu_36876_p2 <= std_logic_vector(unsigned(tmp_196_39_cast_fu_36872_p1) - unsigned(tmp_196_23_cast_reg_79999));
    tmp_201_3_fu_27894_p2 <= std_logic_vector(unsigned(tmp_196_3_cast_fu_27886_p1) - unsigned(tmp_200_3_cast_fu_27890_p1));
    tmp_201_40_fu_37259_p2 <= std_logic_vector(unsigned(tmp_196_40_cast_fu_37255_p1) - unsigned(tmp_196_24_cast_reg_80015));
    tmp_201_41_fu_37273_p2 <= std_logic_vector(unsigned(tmp_196_41_cast_fu_37269_p1) - unsigned(tmp_196_25_cast_reg_80027));
    tmp_201_42_fu_37656_p2 <= std_logic_vector(unsigned(tmp_196_42_cast_fu_37652_p1) - unsigned(tmp_196_26_cast_reg_80044));
    tmp_201_43_fu_37679_p2 <= std_logic_vector(unsigned(tmp_196_43_cast_fu_37675_p1) - unsigned(tmp_196_27_cast_reg_80056));
    tmp_201_44_fu_38062_p2 <= std_logic_vector(unsigned(tmp_196_44_cast_fu_38058_p1) - unsigned(tmp_196_28_cast_reg_80073));
    tmp_201_45_fu_38445_p2 <= std_logic_vector(unsigned(tmp_196_45_cast_fu_38441_p1) - unsigned(tmp_196_29_cast_reg_80085));
    tmp_201_46_fu_38473_p2 <= std_logic_vector(unsigned(tmp_196_46_cast_fu_38469_p1) - unsigned(tmp_196_30_cast_reg_80115));
    tmp_201_47_fu_38861_p2 <= std_logic_vector(unsigned(tmp_196_47_cast_fu_38857_p1) - unsigned(tmp_196_31_cast_reg_80136));
    tmp_201_48_fu_39244_p2 <= std_logic_vector(unsigned(tmp_196_48_cast_fu_39240_p1) - unsigned(tmp_196_32_cast_reg_80152));
    tmp_201_49_fu_39267_p2 <= std_logic_vector(unsigned(tmp_196_49_cast_fu_39263_p1) - unsigned(tmp_196_33_cast_reg_80164));
    tmp_201_4_fu_28187_p2 <= std_logic_vector(unsigned(tmp_196_4_cast_reg_79620) - unsigned(tmp_200_4_cast_fu_28183_p1));
    tmp_201_50_fu_39650_p2 <= std_logic_vector(unsigned(tmp_196_50_cast_fu_39646_p1) - unsigned(tmp_196_34_cast_reg_80181));
    tmp_201_51_fu_40033_p2 <= std_logic_vector(unsigned(tmp_196_51_cast_fu_40029_p1) - unsigned(tmp_196_35_cast_reg_80193));
    tmp_201_52_fu_40056_p2 <= std_logic_vector(unsigned(tmp_196_52_cast_fu_40052_p1) - unsigned(tmp_196_36_cast_reg_80210));
    tmp_201_53_fu_40439_p2 <= std_logic_vector(unsigned(tmp_196_53_cast_fu_40435_p1) - unsigned(tmp_196_37_cast_reg_80227));
    tmp_201_54_fu_40836_p2 <= std_logic_vector(unsigned(tmp_196_54_cast_fu_40832_p1) - unsigned(tmp_196_38_cast_reg_80244));
    tmp_201_55_fu_40467_p2 <= std_logic_vector(unsigned(tmp_196_55_cast_fu_40463_p1) - unsigned(tmp_196_39_cast_reg_80273));
    tmp_201_56_fu_40868_p2 <= std_logic_vector(unsigned(tmp_196_56_cast_fu_40864_p1) - unsigned(tmp_196_40_cast_reg_80289));
    tmp_201_57_fu_40877_p2 <= std_logic_vector(unsigned(tmp_196_57_cast_fu_40873_p1) - unsigned(tmp_196_41_cast_reg_80301));
    tmp_201_58_fu_41268_p2 <= std_logic_vector(unsigned(tmp_196_58_cast_fu_41264_p1) - unsigned(tmp_196_42_cast_reg_80318));
    tmp_201_59_fu_41277_p2 <= std_logic_vector(unsigned(tmp_196_59_cast_fu_41273_p1) - unsigned(tmp_196_43_cast_reg_80335));
    tmp_201_5_fu_28339_p2 <= std_logic_vector(unsigned(tmp_196_5_cast_fu_28331_p1) - unsigned(tmp_200_5_cast_fu_28335_p1));
    tmp_201_60_fu_41663_p2 <= std_logic_vector(unsigned(tmp_196_60_cast_fu_41659_p1) - unsigned(tmp_196_44_cast_reg_80352));
    tmp_201_61_fu_41672_p2 <= std_logic_vector(unsigned(tmp_196_61_cast_fu_41668_p1) - unsigned(tmp_196_45_cast_reg_80369));
    tmp_201_62_fu_42072_p2 <= std_logic_vector(unsigned(tmp_196_62_cast_fu_42068_p1) - unsigned(tmp_196_46_cast_reg_80386));
    tmp_201_6_fu_28872_p2 <= std_logic_vector(unsigned(tmp_196_6_cast_reg_79674) - unsigned(tmp_200_6_cast_fu_28868_p1));
    tmp_201_7_fu_29144_p2 <= std_logic_vector(unsigned(tmp_196_7_cast_fu_29136_p1) - unsigned(tmp_200_7_cast_fu_29140_p1));
    tmp_201_8_fu_29543_p2 <= std_logic_vector(unsigned(tmp_196_8_cast_fu_29539_p1) - unsigned(tmp_189_1_cast_reg_79532));
    tmp_201_9_fu_29677_p2 <= std_logic_vector(unsigned(tmp_196_9_cast_fu_29673_p1) - unsigned(tmp_164_cast_reg_79504));
    tmp_201_s_fu_29691_p2 <= std_logic_vector(unsigned(tmp_196_cast_fu_29687_p1) - unsigned(tmp_185_1_cast_reg_79526));
    tmp_230_fu_26868_p1 <= indvar1_reg_21425(1 - 1 downto 0);
    tmp_231_fu_27258_p1 <= indvar6_reg_21470(1 - 1 downto 0);
    tmp_232_fu_27222_p2 <= "1" when (unsigned(next_urem_fu_27216_p2) < unsigned(ap_const_lv12_64)) else "0";
    tmp_87_fu_27188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_urem_reg_21458),64));
    tmp_90_fu_27522_p2 <= std_logic_vector(unsigned(tmp_164_cast_fu_27514_p1) - unsigned(tmp_169_cast_fu_27518_p1));
    tmp_92_fu_27541_p2 <= std_logic_vector(unsigned(tmp_175_cast_fu_27533_p1) - unsigned(tmp_178_cast_fu_27537_p1));
    tmp_cast_fu_26819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_159_reg_59593_pp0_iter1_reg),64));
    tmp_fu_26784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(my_cur_px_estimate_p_reg_59554),64));
        tmp_s_fu_26754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(my_ref_patch_with_border_ptr),64));

end behav;
