<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1622109786">
  <File Type="PA-TCL" Name="anton_mcu_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="anton_mcu_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="anton_mcu_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="anton_mcu_top.vds"/>
  <File Type="RDS-UTIL" Name="anton_mcu_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="anton_mcu_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="anton_mcu_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="anton_mcu_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="anton_mcu_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Instr_ROM/Instr_ROM.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/Instr_ROM/Instr_ROM.bd"/>
        <Attr Name="ImportTime" Val="1622093956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/BRAM_32B_SDP/BRAM_32B_SDP.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/BRAM_32B_SDP/BRAM_32B_SDP.bd"/>
        <Attr Name="ImportTime" Val="1622093956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Data_RAM/Data_RAM.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/Data_RAM/Data_RAM.bd"/>
        <Attr Name="ImportTime" Val="1622093956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/alu.sv"/>
        <Attr Name="ImportTime" Val="1622052267"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/branch_control.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/branch_control.sv"/>
        <Attr Name="ImportTime" Val="1621789091"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/core_top.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/core_top.sv"/>
        <Attr Name="ImportTime" Val="1622048916"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv"/>
        <Attr Name="ImportTime" Val="1621527927"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_mmu.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv"/>
        <Attr Name="ImportTime" Val="1622051213"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/instr_decode.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_decode.sv"/>
        <Attr Name="ImportTime" Val="1622043909"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/instr_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_mem.sv"/>
        <Attr Name="ImportTime" Val="1617019940"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/instruction_fetch.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instruction_fetch.sv"/>
        <Attr Name="ImportTime" Val="1622045007"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/program_counter.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/program_counter.sv"/>
        <Attr Name="ImportTime" Val="1621087295"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/register_file.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/register_file.sv"/>
        <Attr Name="ImportTime" Val="1622048117"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/anton_mcu_top.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/anton_mcu_top.sv"/>
        <Attr Name="ImportTime" Val="1622093873"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/instr_mem_contents.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/instr_mem_contents.coe"/>
        <Attr Name="ImportTime" Val="1622093113"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/reg_file.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/reg_file.coe"/>
        <Attr Name="ImportTime" Val="1620404716"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/data_mem.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/data_mem.coe"/>
        <Attr Name="ImportTime" Val="1621441052"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/gpio.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/gpio.sv"/>
        <Attr Name="ImportTime" Val="1622050067"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/PLL/PLL.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/bd/PLL/PLL.bd"/>
        <Attr Name="ImportTime" Val="1622093957"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pll.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/pll.sv"/>
        <Attr Name="ImportTime" Val="1622089826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="anton_mcu_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Arty-A7-35-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/constrs_1/new/Arty-A7-35-Master.xdc"/>
        <Attr Name="ImportTime" Val="1622053159"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="PLL_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="BRAM_32B_SDP_blk_mem_gen_0_0"/>
</GenRun>
