// Seed: 1305913384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_0 = 0;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    input supply1 id_0
    , id_4,
    input wand id_1,
    input supply1 _id_2
);
  logic [id_2 : $realtime] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  assign id_5 = 1;
  always @(posedge id_0 or posedge -1) $clog2(36);
  ;
  assign {id_2, id_4} = 1 ? id_0 : 1'b0;
  task id_6();
    begin : LABEL_0
      wait (1);
    end
  endtask
endmodule
