Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  1 15:23:02 2022
| Host         : HDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: IF_exa/pc_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.128        0.000                      0                82679        0.226        0.000                      0                82679        3.000        0.000                       0                  8414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_i               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz       16.128        0.000                      0                82679        0.226        0.000                      0                82679       18.750        0.000                       0                  8410  
  clkfbout_clk_wiz                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       16.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.128ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        23.405ns  (logic 3.181ns (13.593%)  route 20.223ns (86.407%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 38.026 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.500    13.790    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/A3
    SLICE_X62Y157        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.211    14.001 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_B/O
                         net (fo=1, routed)           0.000    14.001    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/OB
    SLICE_X62Y157        MUXF7 (Prop_muxf7_I0_O)      0.209    14.210 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/F7.A/O
                         net (fo=1, routed)           0.000    14.210    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/O1
    SLICE_X62Y157        MUXF8 (Prop_muxf8_I1_O)      0.088    14.298 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           1.463    15.761    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17_n_0
    SLICE_X63Y146        LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    16.080    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_25_n_0
    SLICE_X63Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    16.318 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    16.318    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X63Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    16.422 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.032    17.454    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X53Y141        LUT6 (Prop_lut6_I5_O)        0.316    17.770 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           2.405    20.175    CONTROL_exa/spo[17]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.299 r  CONTROL_exa/reg_array_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.743    21.042    ID_exa/reg_array_reg_r2_0_31_12_17/DIC1
    SLICE_X46Y92         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.509    38.026    ID_exa/reg_array_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y92         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.428    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X46Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.169    ID_exa/reg_array_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.169    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 16.128    

Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        23.362ns  (logic 3.181ns (13.618%)  route 20.180ns (86.382%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.500    13.790    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/A3
    SLICE_X62Y157        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.211    14.001 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_B/O
                         net (fo=1, routed)           0.000    14.001    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/OB
    SLICE_X62Y157        MUXF7 (Prop_muxf7_I0_O)      0.209    14.210 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/F7.A/O
                         net (fo=1, routed)           0.000    14.210    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/O1
    SLICE_X62Y157        MUXF8 (Prop_muxf8_I1_O)      0.088    14.298 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           1.463    15.761    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17_n_0
    SLICE_X63Y146        LUT6 (Prop_lut6_I1_O)        0.319    16.080 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    16.080    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_25_n_0
    SLICE_X63Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    16.318 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    16.318    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_11_n_0
    SLICE_X63Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    16.422 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, routed)           1.032    17.454    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
    SLICE_X53Y141        LUT6 (Prop_lut6_I5_O)        0.316    17.770 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           2.405    20.175    CONTROL_exa/spo[17]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.299 r  CONTROL_exa/reg_array_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.700    20.999    ID_exa/reg_array_reg_r1_0_31_12_17/DIC1
    SLICE_X46Y93         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y93         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.170    ID_exa/reg_array_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -20.999    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        23.196ns  (logic 3.105ns (13.386%)  route 20.091ns (86.614%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.764    14.054    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/A3
    SLICE_X66Y149        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    14.178 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.178    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/OD
    SLICE_X66Y149        MUXF7 (Prop_muxf7_I0_O)      0.241    14.419 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F7.B/O
                         net (fo=1, routed)           0.000    14.419    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/O0
    SLICE_X66Y149        MUXF8 (Prop_muxf8_I0_O)      0.098    14.517 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F8/O
                         net (fo=1, routed)           1.348    15.865    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20_n_0
    SLICE_X61Y152        LUT6 (Prop_lut6_I0_O)        0.319    16.184 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    16.184    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20_n_0
    SLICE_X61Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    16.401 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.401    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8_n_0
    SLICE_X61Y152        MUXF8 (Prop_muxf8_I1_O)      0.094    16.495 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.609    18.105    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I1_O)        0.316    18.421 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           1.630    20.050    CONTROL_exa/spo[20]
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.174 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.659    20.834    ID_exa/reg_array_reg_r1_0_31_18_23/DIB0
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    37.234    ID_exa/reg_array_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -20.834    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        23.085ns  (logic 3.546ns (15.363%)  route 19.538ns (84.637%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.358    13.648    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/A3
    SLICE_X56Y160        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.571    14.219 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.219    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/OA
    SLICE_X56Y160        MUXF7 (Prop_muxf7_I1_O)      0.214    14.433 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.433    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/O1
    SLICE_X56Y160        MUXF8 (Prop_muxf8_I1_O)      0.088    14.521 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/F8/O
                         net (fo=1, routed)           0.987    15.508    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23_n_0
    SLICE_X57Y151        LUT6 (Prop_lut6_I1_O)        0.319    15.827 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    15.827    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_13_n_0
    SLICE_X57Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    16.065 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    16.065    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X57Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    16.169 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.298    17.467    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X55Y136        LUT6 (Prop_lut6_I0_O)        0.316    17.783 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.963    19.746    CONTROL_exa/spo[23]
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.852    20.722    ID_exa/reg_array_reg_r2_0_31_18_23/DIC1
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.170    ID_exa/reg_array_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -20.722    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        23.056ns  (logic 3.105ns (13.467%)  route 19.951ns (86.533%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.764    14.054    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/A3
    SLICE_X66Y149        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    14.178 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.178    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/OD
    SLICE_X66Y149        MUXF7 (Prop_muxf7_I0_O)      0.241    14.419 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F7.B/O
                         net (fo=1, routed)           0.000    14.419    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/O0
    SLICE_X66Y149        MUXF8 (Prop_muxf8_I0_O)      0.098    14.517 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/F8/O
                         net (fo=1, routed)           1.348    15.865    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20_n_0
    SLICE_X61Y152        LUT6 (Prop_lut6_I0_O)        0.319    16.184 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    16.184    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_20_n_0
    SLICE_X61Y152        MUXF7 (Prop_muxf7_I1_O)      0.217    16.401 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.401    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_8_n_0
    SLICE_X61Y152        MUXF8 (Prop_muxf8_I1_O)      0.094    16.495 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.609    18.105    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X63Y137        LUT6 (Prop_lut6_I1_O)        0.316    18.421 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           1.630    20.050    CONTROL_exa/spo[20]
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.174 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.519    20.693    ID_exa/reg_array_reg_r2_0_31_18_23/DIB0
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    37.234    ID_exa/reg_array_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -20.693    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        22.933ns  (logic 3.238ns (14.121%)  route 19.695ns (85.879%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.749    14.039    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/A3
    SLICE_X60Y155        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    14.338 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.338    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/OA
    SLICE_X60Y155        MUXF7 (Prop_muxf7_I1_O)      0.214    14.552 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/F7.A/O
                         net (fo=1, routed)           0.000    14.552    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/O1
    SLICE_X60Y155        MUXF8 (Prop_muxf8_I1_O)      0.088    14.640 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/F8/O
                         net (fo=1, routed)           1.462    16.102    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21_n_0
    SLICE_X61Y139        LUT6 (Prop_lut6_I0_O)        0.319    16.421 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.421    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_15_n_0
    SLICE_X61Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    16.633 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.633    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X61Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    16.727 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.957    17.684    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X59Y137        LUT6 (Prop_lut6_I0_O)        0.316    18.000 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           2.101    20.100    CONTROL_exa/spo[21]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.124    20.224 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.346    20.570    ID_exa/reg_array_reg_r1_0_31_18_23/DIB1
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    37.191    ID_exa/reg_array_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -20.570    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.624ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        22.930ns  (logic 3.238ns (14.123%)  route 19.692ns (85.877%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.749    14.039    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/A3
    SLICE_X60Y155        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    14.338 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.338    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/OA
    SLICE_X60Y155        MUXF7 (Prop_muxf7_I1_O)      0.214    14.552 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/F7.A/O
                         net (fo=1, routed)           0.000    14.552    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/O1
    SLICE_X60Y155        MUXF8 (Prop_muxf8_I1_O)      0.088    14.640 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21/F8/O
                         net (fo=1, routed)           1.462    16.102    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_21_21_n_0
    SLICE_X61Y139        LUT6 (Prop_lut6_I0_O)        0.319    16.421 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.421    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_15_n_0
    SLICE_X61Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    16.633 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.633    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_6_n_0
    SLICE_X61Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    16.727 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.957    17.684    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1_n_0
    SLICE_X59Y137        LUT6 (Prop_lut6_I0_O)        0.316    18.000 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           2.101    20.100    CONTROL_exa/spo[21]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.124    20.224 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.343    20.567    ID_exa/reg_array_reg_r2_0_31_18_23/DIB1
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y96         RAMD32                                       r  ID_exa/reg_array_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    37.191    ID_exa/reg_array_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -20.567    
  -------------------------------------------------------------------
                         slack                                 16.624    

Slack (MET) :             16.752ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ID_exa/reg_array_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        22.782ns  (logic 3.546ns (15.567%)  route 19.235ns (84.433%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 38.027 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.628    -2.363    IF_exa/clk_out1
    SLICE_X45Y86         FDRE                                         r  IF_exa/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.907 r  IF_exa/pc_reg[3]/Q
                         net (fo=58, routed)          1.530    -0.377    IF_exa/pc_reg[29]_0[1]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124    -0.253 r  IF_exa/g0_b19/O
                         net (fo=3, routed)           0.477     0.224    imem/pc_reg[19]_i_4_6
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124     0.348 r  imem/reg_array_reg_r1_0_31_0_5_i_7/O
                         net (fo=39, routed)          1.329     1.677    IF_exa/inst[16]
    SLICE_X43Y88         LUT5 (Prop_lut5_I1_O)        0.124     1.801 f  IF_exa/out_reg0_carry_i_9/O
                         net (fo=304, routed)         1.884     3.685    ID_exa/pc_reg[31]_i_16_0
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.809 r  ID_exa/out_reg0_carry__5_i_1/O
                         net (fo=10, routed)          0.987     4.796    ID_exa/rD1[27]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.920 f  ID_exa/dmem_i_149/O
                         net (fo=4, routed)           0.594     5.514    IF_exa/dmem_i_120_1
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  IF_exa/dmem_i_177/O
                         net (fo=4, routed)           0.929     6.567    IF_exa/dmem_i_177_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.691 f  IF_exa/dmem_i_130/O
                         net (fo=2, routed)           0.882     7.573    IF_exa/dmem_i_130_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.697 f  IF_exa/dmem_i_73/O
                         net (fo=1, routed)           0.469     8.166    CONTROL_exa/pc_reg[5]_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  CONTROL_exa/dmem_i_8/O
                         net (fo=8198, routed)        5.358    13.648    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/A3
    SLICE_X56Y160        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.571    14.219 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.219    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/OA
    SLICE_X56Y160        MUXF7 (Prop_muxf7_I1_O)      0.214    14.433 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.433    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/O1
    SLICE_X56Y160        MUXF8 (Prop_muxf8_I1_O)      0.088    14.521 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23/F8/O
                         net (fo=1, routed)           0.987    15.508    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_23_23_n_0
    SLICE_X57Y151        LUT6 (Prop_lut6_I1_O)        0.319    15.827 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    15.827    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_13_n_0
    SLICE_X57Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    16.065 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    16.065    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X57Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    16.169 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.298    17.467    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X55Y136        LUT6 (Prop_lut6_I0_O)        0.316    17.783 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.963    19.746    CONTROL_exa/spo[23]
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  CONTROL_exa/reg_array_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.549    20.419    ID_exa/reg_array_reg_r1_0_31_18_23/DIC1
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.510    38.027    ID_exa/reg_array_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y95         RAMD32                                       r  ID_exa/reg_array_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.428    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X46Y95         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    37.170    ID_exa/reg_array_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -20.419    
  -------------------------------------------------------------------
                         slack                                 16.752    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        22.592ns  (logic 2.298ns (10.172%)  route 20.294ns (89.828%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 38.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.627    -2.364    IF_exa/clk_out1
    SLICE_X49Y86         FDRE                                         r  IF_exa/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  IF_exa/pc_reg[2]/Q
                         net (fo=60, routed)          1.198    -0.710    IF_exa/pc_reg[29]_0[0]
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.586 r  IF_exa/g1_b20/O
                         net (fo=3, routed)           0.543    -0.043    imem/wdata_to_led_reg_reg[1]_0
    SLICE_X51Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.081 r  imem/reg_array_reg_r2_0_31_0_5_i_5/O
                         net (fo=43, routed)          1.341     1.422    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRA0
    SLICE_X42Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     1.546 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.122     2.667    IF_exa/rdata20[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  IF_exa/dmem_i_42/O
                         net (fo=259, routed)         0.822     3.613    IF_exa/D[0]
    SLICE_X47Y87         LUT6 (Prop_lut6_I0_O)        0.124     3.737 r  IF_exa/out_reg0_carry_i_12/O
                         net (fo=119, routed)         2.481     6.219    IF_exa/pc_reg[8]_11
    SLICE_X33Y102        LUT2 (Prop_lut2_I0_O)        0.152     6.371 r  IF_exa/pc[30]_i_15/O
                         net (fo=4, routed)           0.881     7.251    IF_exa/pc[30]_i_15_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.326     7.577 f  IF_exa/pc[1]_i_10/O
                         net (fo=1, routed)           0.421     7.998    CONTROL_exa/pc[1]_i_2_1
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  CONTROL_exa/pc[1]_i_5/O
                         net (fo=1, routed)           0.621     8.743    CONTROL_exa/pc[1]_i_5_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.867 r  CONTROL_exa/pc[1]_i_2/O
                         net (fo=3, routed)           0.772     9.639    CONTROL_exa/pc[1]_i_2_n_0
    SLICE_X45Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.763 r  CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           1.160    10.923    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.047 r  CONTROL_exa/dmem_i_90/O
                         net (fo=3, routed)           0.593    11.640    CONTROL_exa/dmem_i_90_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  CONTROL_exa/dmem_i_44/O
                         net (fo=55, routed)          1.953    13.717    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.841 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         6.387    20.228    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/WE
    SLICE_X78Y48         RAMS64E                                      r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.725    38.241    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/WCLK
    SLICE_X78Y48         RAMS64E                                      r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.500    37.742    
                         clock uncertainty           -0.180    37.562    
    SLICE_X78Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    37.029    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                         -20.228    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 IF_exa/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz rise@40.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        22.592ns  (logic 2.298ns (10.172%)  route 20.294ns (89.828%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 38.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.627    -2.364    IF_exa/clk_out1
    SLICE_X49Y86         FDRE                                         r  IF_exa/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  IF_exa/pc_reg[2]/Q
                         net (fo=60, routed)          1.198    -0.710    IF_exa/pc_reg[29]_0[0]
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.586 r  IF_exa/g1_b20/O
                         net (fo=3, routed)           0.543    -0.043    imem/wdata_to_led_reg_reg[1]_0
    SLICE_X51Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.081 r  imem/reg_array_reg_r2_0_31_0_5_i_5/O
                         net (fo=43, routed)          1.341     1.422    ID_exa/reg_array_reg_r2_0_31_0_5/ADDRA0
    SLICE_X42Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     1.546 f  ID_exa/reg_array_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.122     2.667    IF_exa/rdata20[1]
    SLICE_X44Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.791 f  IF_exa/dmem_i_42/O
                         net (fo=259, routed)         0.822     3.613    IF_exa/D[0]
    SLICE_X47Y87         LUT6 (Prop_lut6_I0_O)        0.124     3.737 r  IF_exa/out_reg0_carry_i_12/O
                         net (fo=119, routed)         2.481     6.219    IF_exa/pc_reg[8]_11
    SLICE_X33Y102        LUT2 (Prop_lut2_I0_O)        0.152     6.371 r  IF_exa/pc[30]_i_15/O
                         net (fo=4, routed)           0.881     7.251    IF_exa/pc[30]_i_15_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.326     7.577 f  IF_exa/pc[1]_i_10/O
                         net (fo=1, routed)           0.421     7.998    CONTROL_exa/pc[1]_i_2_1
    SLICE_X32Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.122 r  CONTROL_exa/pc[1]_i_5/O
                         net (fo=1, routed)           0.621     8.743    CONTROL_exa/pc[1]_i_5_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.867 r  CONTROL_exa/pc[1]_i_2/O
                         net (fo=3, routed)           0.772     9.639    CONTROL_exa/pc[1]_i_2_n_0
    SLICE_X45Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.763 r  CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           1.160    10.923    CONTROL_exa/reg_array_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.047 r  CONTROL_exa/dmem_i_90/O
                         net (fo=3, routed)           0.593    11.640    CONTROL_exa/dmem_i_90_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  CONTROL_exa/dmem_i_44/O
                         net (fo=55, routed)          1.953    13.717    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.124    13.841 r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         6.387    20.228    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/WE
    SLICE_X78Y48         RAMS64E                                      r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        1.725    38.241    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/WCLK
    SLICE_X78Y48         RAMS64E                                      r  mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.500    37.742    
                         clock uncertainty           -0.180    37.562    
    SLICE_X78Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    37.029    mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                         -20.228    
  -------------------------------------------------------------------
                         slack                                 16.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/led_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.925%)  route 0.147ns (44.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.147    -0.202    mem_or_io/led_dis/counter[1]
    SLICE_X49Y107        LUT6 (Prop_lut6_I4_O)        0.045    -0.157 r  mem_or_io/led_dis/led_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    mem_or_io/led_dis/led_reg[3]
    SLICE_X49Y107        FDRE                                         r  mem_or_io/led_dis/led_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X49Y107        FDRE                                         r  mem_or_io/led_dis/led_reg_reg[3]/C
                         clock pessimism             -0.214    -0.474    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.091    -0.383    mem_or_io/led_dis/led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.168    -0.180    mem_or_io/led_dis/counter[1]
    SLICE_X47Y108        LUT4 (Prop_lut4_I0_O)        0.042    -0.138 r  mem_or_io/led_dis/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    mem_or_io/led_dis/counter[2]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[2]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.107    -0.383    mem_or_io/led_dis/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/counter_reg[1]/Q
                         net (fo=17, routed)          0.168    -0.180    mem_or_io/led_dis/counter[1]
    SLICE_X47Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  mem_or_io/led_dis/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mem_or_io/led_dis/counter[1]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X47Y108        FDRE                                         r  mem_or_io/led_dis/counter_reg[1]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.091    -0.399    mem_or_io/led_dis/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 IF_exa/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IF_exa/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.564    -0.487    IF_exa/clk_out1
    SLICE_X45Y88         FDRE                                         r  IF_exa/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  IF_exa/pc_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.166    CONTROL_exa/pc4[0]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.045    -0.121 r  CONTROL_exa/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    IF_exa/pc_reg[31]_0[1]
    SLICE_X45Y88         FDRE                                         r  IF_exa/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.834    -0.257    IF_exa/clk_out1
    SLICE_X45Y88         FDRE                                         r  IF_exa/pc_reg[1]/C
                         clock pessimism             -0.229    -0.487    
    SLICE_X45Y88         FDRE (Hold_fdre_C_D)         0.091    -0.396    IF_exa/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 IF_exa/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IF_exa/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.091%)  route 0.185ns (49.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    IF_exa/clk_out1
    SLICE_X52Y90         FDRE                                         r  IF_exa/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  IF_exa/pc_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.163    CONTROL_exa/Bimm[0]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  CONTROL_exa/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    IF_exa/pc_reg[31]_0[0]
    SLICE_X52Y90         FDRE                                         r  IF_exa/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.260    IF_exa/clk_out1
    SLICE_X52Y90         FDRE                                         r  IF_exa/pc_reg[0]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.092    -0.398    IF_exa/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X48Y109        FDRE                                         r  mem_or_io/led_dis/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/cnt_reg[11]/Q
                         net (fo=2, routed)           0.173    -0.175    mem_or_io/led_dis/cnt_reg[11]
    SLICE_X48Y109        LUT2 (Prop_lut2_I0_O)        0.045    -0.130 r  mem_or_io/led_dis/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.130    mem_or_io/led_dis/cnt[8]_i_2_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.067 r  mem_or_io/led_dis/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.067    mem_or_io/led_dis/cnt_reg[8]_i_1_n_4
    SLICE_X48Y109        FDRE                                         r  mem_or_io/led_dis/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X48Y109        FDRE                                         r  mem_or_io/led_dis/cnt_reg[11]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.105    -0.385    mem_or_io/led_dis/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/cnt_reg[3]/Q
                         net (fo=2, routed)           0.173    -0.175    mem_or_io/led_dis/cnt_reg[3]
    SLICE_X48Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.130 r  mem_or_io/led_dis/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.130    mem_or_io/led_dis/cnt[0]_i_3_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.067 r  mem_or_io/led_dis/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.067    mem_or_io/led_dis/cnt_reg[0]_i_1_n_4
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[3]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.105    -0.385    mem_or_io/led_dis/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 IF_exa/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IF_exa/pc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.316%)  route 0.390ns (67.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.563    -0.488    IF_exa/clk_out1
    SLICE_X55Y99         FDRE                                         r  IF_exa/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.347 f  IF_exa/temp_reg/Q
                         net (fo=1, routed)           0.158    -0.189    IF_exa/temp
    SLICE_X55Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  IF_exa/pc[31]_i_1/O
                         net (fo=32, routed)          0.231     0.088    IF_exa/pc[31]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  IF_exa/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.836    -0.255    IF_exa/clk_out1
    SLICE_X49Y99         FDRE                                         r  IF_exa/pc_reg[30]/C
                         clock pessimism              0.036    -0.220    
    SLICE_X49Y99         FDRE (Hold_fdre_C_R)        -0.018    -0.238    IF_exa/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X48Y108        FDRE                                         r  mem_or_io/led_dis/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mem_or_io/led_dis/cnt_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.165    mem_or_io/led_dis/cnt_reg[4]
    SLICE_X48Y108        LUT2 (Prop_lut2_I0_O)        0.045    -0.120 r  mem_or_io/led_dis/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.120    mem_or_io/led_dis/cnt[4]_i_5_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.050 r  mem_or_io/led_dis/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    mem_or_io/led_dis/cnt_reg[4]_i_1_n_7
    SLICE_X48Y108        FDRE                                         r  mem_or_io/led_dis/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X48Y108        FDRE                                         r  mem_or_io/led_dis/cnt_reg[4]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.105    -0.385    mem_or_io/led_dis/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mem_or_io/led_dis/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_or_io/led_dis/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.561    -0.490    mem_or_io/led_dis/clk_out1
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.349 f  mem_or_io/led_dis/cnt_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.164    mem_or_io/led_dis/cnt_reg[0]
    SLICE_X48Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.119 r  mem_or_io/led_dis/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.119    mem_or_io/led_dis/cnt[0]_i_6_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.049 r  mem_or_io/led_dis/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.049    mem_or_io/led_dis/cnt_reg[0]_i_1_n_7
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    CLK_WIZ/inst/clk_in1_clk_wiz
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    CLK_WIZ/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=8408, routed)        0.831    -0.259    mem_or_io/led_dis/clk_out1
    SLICE_X48Y107        FDRE                                         r  mem_or_io/led_dis/cnt_reg[0]/C
                         clock pessimism             -0.230    -0.490    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.105    -0.385    mem_or_io/led_dis/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_WIZ/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   CLK_WIZ/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X52Y90    IF_exa/pc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X55Y92    IF_exa/pc_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X52Y90    IF_exa/pc_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X52Y92    IF_exa/pc_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X47Y93    IF_exa/pc_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X47Y93    IF_exa/pc_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X47Y92    IF_exa/pc_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X52Y93    IF_exa/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y156   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y156   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y156   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y156   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_29_29/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_19_19/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y157   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y157   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y143   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y139   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y139   mem_or_io/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_21_21/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT



