//NAND gate
module nand_gate(a,b,y);
 input a,b;
 output y;
 assign y=~(a&b);
endmodule

//testbench
module nand_tb;
 reg a,b;
 wire y;
 nand_gate n1(a,b,y);
 initial
 begin
    a=1'b0;b=1'b0;
    a=1'b0;b=1'b1;#10;
    a=1'b1;b=1'b0;#10;
    a=1'b1;b=1'b1;#10;
 end
endmodule
