Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 785171dfc85240a0b65fa47d7a2396d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_v_behav xil_defaultlib.TB_v -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_bit
Compiling package xil_defaultlib.bit_vec_nat_pack
Compiling architecture behavioral of entity xil_defaultlib.memory_1 [memory_1_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_2 [memory_2_default]
Compiling architecture test of entity xil_defaultlib.tb_v
Built simulation snapshot TB_v_behav
