

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            5MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    1 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f1531ddf66bd950620f74e97e9ac16cb  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax "
Parsing file _cuobjdump_complete_output_bFUdpw
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12atax_kernel2PfS_S_ : hostFun 0x0x4010a2, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z12atax_kernel1PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12atax_kernel1PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:34) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:109) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x268 (_1.ptx:106) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:109) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12atax_kernel1PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12atax_kernel1PfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12atax_kernel2PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12atax_kernel2PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (_1.ptx:133) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:202) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (_1.ptx:199) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:202) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12atax_kernel2PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12atax_kernel2PfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CsX85y"
Running: cat _ptx_CsX85y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RrM4MB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_RrM4MB --output-file  /dev/null 2> _ptx_CsX85yinfo"
GPGPU-Sim PTX: Kernel '_Z12atax_kernel2PfS_S_' : regs=14, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12atax_kernel1PfS_S_' : regs=19, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CsX85y _ptx2_RrM4MB _ptx_CsX85yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12atax_kernel1PfS_S_ : hostFun 0x0x400fe3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x400fe3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12atax_kernel1PfS_S_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z12atax_kernel1PfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2189284
gpu_sim_insn = 6627200
gpu_ipc =       3.0271
gpu_tot_sim_cycle = 2411434
gpu_tot_sim_insn = 6627200
gpu_tot_ipc =       2.7482
gpu_tot_issued_cta = 5
max_total_param_size = 0
gpu_stall_dramfull = 102
gpu_stall_icnt2sh    = 313514
partiton_reqs_in_parallel = 48164146
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      19.9732
partiton_reqs_in_parallel_util = 48164146
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2189284
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 1531268
partiton_replys_in_parallel_total    = 0
L2_BW  =      66.2955 GB/Sec
L2_BW_total  =      60.1881 GB/Sec
gpu_total_sim_rate=11082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 106868
	L1I_total_cache_misses = 115
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 120
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 106753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 115
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106868
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6717824
gpgpu_n_tot_w_icount = 209932
gpgpu_n_stall_shd_mem = 1394485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1485638
gpgpu_n_mem_write_global = 45600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 5
gpgpu_n_load_insn  = 2881200
gpgpu_n_store_insn = 1440000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1394444
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:683	W0_Idle:1039766	W0_Scoreboard:19704264	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5514	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204418
traffic_breakdown_coretomem[CONST_ACC_R] = 40 {8:5,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11885104 {8:1485638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6124800 {72:1200,136:44400,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 360 {72:5,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59429104 {40:1485600,72:1,136:37,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 364800 {8:45600,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 804913 
averagemflatency = 808 
max_icnt2mem_latency = 804708 
max_icnt2sh_latency = 2411433 
mrq_lat_table:45146 	23 	32 	61 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1483966 	44739 	0 	0 	32 	0 	45 	27 	88 	171 	449 	887 	839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1310469 	216879 	1163 	1 	186 	32 	0 	0 	0 	32 	0 	45 	27 	88 	171 	449 	887 	839 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	360266 	320354 	477430 	265812 	61129 	652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	39330 	6270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2501 	4 	24 	13 	17 	20 	30 	10 	8 	11 	27 	24 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         2         2         2         2         3         3         3         3         4         3         3         3         3         3 
dram[1]:         4         3         2         2         2         2         3         3         3         3         3         3         3         3         3         3 
dram[2]:         4         4         3         3         2         2         2         3         3         3         4         4         4         4         3         3 
dram[3]:         3         3         2         2         2         2         3         3         3         3         4         5         5         5         3         3 
dram[4]:         5         4         2         3         2         2         2         2         3         3         4         5         3         3         2         3 
dram[5]:         3         4         2         3         2         2         2         2         3         3         4         4         3         4         5         2 
dram[6]:         3         3         3         3         2         2         2         2         3         4         4         5         4         4         3         5 
dram[7]:         3         3         2         3         2         2         2         3         3         3         5         4         4         3         3         3 
dram[8]:         3         4         2         2         2         2         3         2         2         2         4         3         3         3         3         3 
dram[9]:         4         3         3         3         2         2         2         2         2         3         3         4         3         4         3         3 
dram[10]:         4         3         2         2         2         2         2         3         3         3         4         4         4         3         3         3 
maximum service time to same row:
dram[0]:    279240    324995    227461    287774    270302    224878    211986    335222    299509    208010    216302    207291    228733    216301    332841    228743 
dram[1]:    228753    332327    300923    228763    228770    208969    282163    208125    251324    311324    207889    324637    219803    200299    219797    284378 
dram[2]:    233405    250132    223588    227896    228774    265823    293092    273546    208058    269694    351379    271341    228729    351390    192729    228739 
dram[3]:    238017    282968    250133    211924    215401    170032    254807    207336    270126    255963    180071    275698    332764    157463    195410    332764 
dram[4]:    293056    278980    258896    227462    208010    270305    229793    200299    214272    251320    324643    206811    361991    238017    207887    284379 
dram[5]:    397494    228755    287775    397494    282234    265823    335224    282234    200299    255956    169215    279658    219798    228728    228746    219798 
dram[6]:    227879    295809    228765    227461    208969    270300    273546    274329    311396    270127    324639    206812    271418    228732    180500    191456 
dram[7]:    268249    189020    290299    216302    208122    215400    302985    282163    269695    251322    372743    208146    195401    332764    228741    216303 
dram[8]:    282968    293056    228761    216301    386335    228771    159527    229794    463247    215891    222395    238017    207886    219803    361912    278815 
dram[9]:    293095    342466    293056    337491    313801    282234    228527    369686    228085    158422    208057    324638    238017    271340    340995    302946 
dram[10]:    233369    293056    342465    238888    265823    208010    381499    273546    255965    216302    372821    324641    195400    332842    332764    195410 
average row accesses per activate:
dram[0]:  1.061983  1.061983  1.032000  1.031621  1.044715  1.032129  1.028112  1.032258  1.035857  1.040161  1.062762  1.049793  1.044715  1.048980  1.040650  1.044898 
dram[1]:  1.066667  1.062241  1.032000  1.027888  1.044715  1.048780  1.023715  1.028000  1.031873  1.023622  1.053061  1.058333  1.053061  1.048980  1.036290  1.032258 
dram[2]:  1.066390  1.070833  1.032000  1.044715  1.053279  1.053498  1.023715  1.036290  1.027778  1.031621  1.066667  1.071429  1.057851  1.053061  1.032258  1.044898 
dram[3]:  1.071130  1.080169  1.035433  1.035857  1.057377  1.057613  1.040486  1.036437  1.035857  1.027559  1.062500  1.076271  1.062241  1.044534  1.036290  1.040650 
dram[4]:  1.075630  1.079832  1.040000  1.036145  1.044534  1.040650  1.027778  1.028000  1.027778  1.027668  1.058333  1.071429  1.040486  1.044715  1.040323  1.032129 
dram[5]:  1.070833  1.075630  1.035857  1.032000  1.036145  1.040486  1.032258  1.023715  1.035857  1.036000  1.062500  1.058091  1.048980  1.057377  1.040486  1.027778 
dram[6]:  1.061983  1.066390  1.044355  1.048583  1.032000  1.040486  1.040323  1.036290  1.031873  1.040323  1.054167  1.053719  1.049180  1.057613  1.044534  1.044898 
dram[7]:  1.061728  1.049180  1.056680  1.048193  1.036437  1.032129  1.040486  1.040323  1.027888  1.032000  1.049383  1.049587  1.057613  1.049180  1.048980  1.040486 
dram[8]:  1.057613  1.062241  1.040161  1.044177  1.027888  1.028000  1.040486  1.023715  1.031873  1.036000  1.054167  1.053942  1.053061  1.048980  1.044898  1.044715 
dram[9]:  1.062241  1.057613  1.044534  1.056911  1.036437  1.040161  1.023904  1.036437  1.027668  1.036000  1.075949  1.071429  1.040486  1.049180  1.049180  1.044715 
dram[10]:  1.070833  1.066390  1.057377  1.065574  1.044715  1.036145  1.027888  1.027888  1.048583  1.040161  1.080508  1.067227  1.057377  1.049180  1.044898  1.044534 
average row locality = 45281/43298 = 1.045799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       257       257       258       261       257       257       256       256       260       259       254       253       257       257       256       256 
dram[1]:       256       256       258       258       257       258       259       257       258       259       258       254       258       257       257       256 
dram[2]:       257       257       258       257       257       256       259       257       258       260       256       255       256       258       256       256 
dram[3]:       256       256       263       260       258       257       257       256       259       260       255       254       256       258       257       256 
dram[4]:       256       257       260       258       258       256       259       257       258       259       254       255       257       257       258       257 
dram[5]:       257       256       260       258       258       257       256       259       259       258       255       255       257       258       257       259 
dram[6]:       257       257       259       259       258       257       258       257       258       258       253       255       256       257       258       256 
dram[7]:       258       256       261       261       256       257       257       258       258       258       255       254       257       256       257       257 
dram[8]:       257       256       259       260       258       257       257       259       258       258       253       254       258       257       256       257 
dram[9]:       256       257       258       260       256       259       257       256       259       259       255       255       257       256       256       257 
dram[10]:       257       257       258       260       257       258       258       258       258       258       255       254       258       256       256       258 
total reads: 45265
bank skew: 263/253 = 1.04
chip skew: 4119/4111 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      25273     27931     25746     30723     29584     20088     22966     26305     31905     27679     27324     29261     25509     19926     27177     24629
dram[1]:      29786     25185     22975     25600     24099     24574     31096     27927     27796     30361     29604     22774     28800     33338     23707     25868
dram[2]:      27166     33607     30734     28506     24918     23772     27636     26281     32053     30957     27594     21046     26425     26774     30701     22429
dram[3]:      18610     28164     88693     23303     27324     29298     27476     24996     28310     27484     26500     25964     23904     28157     28002     25862
dram[4]:      29369     33516     29561     23710     23480     26167     30176     25654     29862     29642     27419     26447     24449     27299     28081     23360
dram[5]:      26049     26782     30451     25427     24305     26560     25152     28797     28748     27473     25943     27833     25862     31284     23175     26236
dram[6]:      30331     26647     26650     24578     24190     28316     26311     28968     34224     29530     18895     26160     29085     23350     26708     33958
dram[7]:      30418     23486     28241     27009     26134     27607     25651     24221     28948     25924     26204     30093     21447     27664     22150     20871
dram[8]:      29294     28309     22436     25411     26852     25742     26662     34234     25218     25516     27681     28847     25808     28578     26352     27126
dram[9]:      33576     25750     28040     32917     23308     27696     28484     20606     28382     36667     28268     24110     29474     22075     20127     25610
dram[10]:      27042     26999     21190     28287     26657     26409     31040     30005     29711     31946     27863     24525     26011     30513     29690     22945
maximum mf latency per bank:
dram[0]:     722710    804840    804862    782139    786485    735424    758261    786468    786469    758271    786515    786472    760593    786525    804849    686880
dram[1]:     722832    786503    786495    735422    674338    786504    782145    758288    786509    786507    769917    786480    804913    786514    786480    804850
dram[2]:     795219    804850    804870    735537    735442    674423    786468    786468    758280    786470    786512    769915    760594    786512    804859    795215
dram[3]:     665978    786480    804869    782120    782152    786495    695511    758259    786508    695516    758271    786510    788673    769915    786525    804860
dram[4]:     804906    722714    786472    735553    782139    786493    786471    758264    786511    786468    672503    786519    804896    760593    769907    804860
dram[5]:     804852    786490    674350    786503    782158    674321    786477    782112    758285    786473    786473    786516    786535    760594    706411    804870
dram[6]:     804862    795211    786482    804878    786467    786502    695511    786475    786511    769901    786472    786526    786518    760594    795210    804870
dram[7]:     804862    722720    771528    786510    735543    782122    786469    695517    758265    786514    786471    769901    786518    804903    795219    786500
dram[8]:     786492    804886    735429    786483    786502    735434    758274    786472    672403    758277    786511    786520    769924    804880    804872    769915
dram[9]:     804872    795216    735530    804863    786500    782130    758272    786470    786477    786508    769902    786476    786525    769924    795213    786516
dram[10]:     786502    804840    735530    786493    786509    782130    782122    786468    786468    786510    786509    710551    760639    804831    804849    795211
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040866 n_act=3942 n_pre=3926 n_req=4111 n_rd=16444 n_write=0 bw_util=0.00809
n_activity=157673 dram_eff=0.2086
bk0: 1028a 4057261i bk1: 1028a 4057264i bk2: 1032a 4057125i bk3: 1044a 4056995i bk4: 1028a 4057248i bk5: 1028a 4057080i bk6: 1024a 4057130i bk7: 1024a 4057077i bk8: 1040a 4057061i bk9: 1036a 4057053i bk10: 1016a 4057384i bk11: 1012a 4057318i bk12: 1028a 4057244i bk13: 1028a 4057165i bk14: 1024a 4057222i bk15: 1024a 4057163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.12409e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040816 n_act=3953 n_pre=3937 n_req=4118 n_rd=16464 n_write=8 bw_util=0.008104
n_activity=158258 dram_eff=0.2082
bk0: 1024a 4057360i bk1: 1024a 4057297i bk2: 1032a 4057142i bk3: 1032a 4057059i bk4: 1028a 4057239i bk5: 1032a 4057144i bk6: 1036a 4057008i bk7: 1028a 4057031i bk8: 1032a 4057029i bk9: 1036a 4056878i bk10: 1032a 4057224i bk11: 1016a 4057296i bk12: 1032a 4057195i bk13: 1028a 4057179i bk14: 1028a 4057156i bk15: 1024a 4057112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.43642e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040878 n_act=3928 n_pre=3912 n_req=4115 n_rd=16452 n_write=8 bw_util=0.008098
n_activity=157677 dram_eff=0.2088
bk0: 1028a 4057297i bk1: 1028a 4057317i bk2: 1032a 4057123i bk3: 1028a 4057199i bk4: 1028a 4057288i bk5: 1024a 4057209i bk6: 1036a 4056959i bk7: 1028a 4057063i bk8: 1032a 4057029i bk9: 1040a 4056900i bk10: 1024a 4057335i bk11: 1020a 4057353i bk12: 1024a 4057337i bk13: 1032a 4057177i bk14: 1024a 4057190i bk15: 1024a 4057192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.68241e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040864 n_act=3925 n_pre=3909 n_req=4120 n_rd=16472 n_write=8 bw_util=0.008108
n_activity=157284 dram_eff=0.2096
bk0: 1024a 4057409i bk1: 1024a 4057394i bk2: 1052a 4056985i bk3: 1040a 4057028i bk4: 1032a 4057228i bk5: 1028a 4057242i bk6: 1028a 4057199i bk7: 1024a 4057105i bk8: 1036a 4057025i bk9: 1040a 4056877i bk10: 1020a 4057310i bk11: 1016a 4057420i bk12: 1024a 4057369i bk13: 1032a 4057136i bk14: 1028a 4057155i bk15: 1024a 4057154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.59258e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040836 n_act=3943 n_pre=3927 n_req=4118 n_rd=16464 n_write=8 bw_util=0.008104
n_activity=158166 dram_eff=0.2083
bk0: 1024a 4057393i bk1: 1028a 4057370i bk2: 1040a 4057155i bk3: 1032a 4057101i bk4: 1032a 4057191i bk5: 1024a 4057190i bk6: 1036a 4057080i bk7: 1028a 4057011i bk8: 1032a 4056996i bk9: 1036a 4056915i bk10: 1016a 4057396i bk11: 1020a 4057363i bk12: 1028a 4057192i bk13: 1028a 4057154i bk14: 1032a 4057148i bk15: 1028a 4057058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.35405e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040818 n_act=3946 n_pre=3930 n_req=4121 n_rd=16476 n_write=8 bw_util=0.00811
n_activity=157823 dram_eff=0.2089
bk0: 1028a 4057375i bk1: 1024a 4057387i bk2: 1040a 4057102i bk3: 1032a 4057095i bk4: 1032a 4057122i bk5: 1028a 4057143i bk6: 1024a 4057163i bk7: 1036a 4056925i bk8: 1036a 4057023i bk9: 1032a 4057000i bk10: 1020a 4057328i bk11: 1020a 4057306i bk12: 1028a 4057252i bk13: 1032a 4057209i bk14: 1028a 4057201i bk15: 1036a 4056999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.60004e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040876 n_act=3931 n_pre=3915 n_req=4114 n_rd=16452 n_write=4 bw_util=0.008096
n_activity=157604 dram_eff=0.2088
bk0: 1028a 4057291i bk1: 1028a 4057285i bk2: 1036a 4057205i bk3: 1036a 4057172i bk4: 1032a 4057105i bk5: 1028a 4057124i bk6: 1032a 4057159i bk7: 1028a 4057080i bk8: 1032a 4057022i bk9: 1032a 4057090i bk10: 1012a 4057356i bk11: 1020a 4057242i bk12: 1024a 4057285i bk13: 1028a 4057221i bk14: 1032a 4057137i bk15: 1024a 4057184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.74764e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040852 n_act=3939 n_pre=3923 n_req=4116 n_rd=16464 n_write=0 bw_util=0.0081
n_activity=158404 dram_eff=0.2079
bk0: 1032a 4057240i bk1: 1024a 4057241i bk2: 1044a 4057196i bk3: 1044a 4057087i bk4: 1024a 4057246i bk5: 1028a 4057075i bk6: 1028a 4057203i bk7: 1032a 4057057i bk8: 1032a 4057045i bk9: 1032a 4056997i bk10: 1020a 4057282i bk11: 1016a 4057272i bk12: 1028a 4057269i bk13: 1024a 4057226i bk14: 1028a 4057229i bk15: 1028a 4057119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.01823e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040838 n_act=3946 n_pre=3930 n_req=4116 n_rd=16456 n_write=8 bw_util=0.0081
n_activity=158000 dram_eff=0.2084
bk0: 1028a 4057282i bk1: 1024a 4057265i bk2: 1036a 4057178i bk3: 1040a 4057116i bk4: 1032a 4057126i bk5: 1028a 4057049i bk6: 1028a 4057182i bk7: 1036a 4056949i bk8: 1032a 4057027i bk9: 1032a 4057011i bk10: 1012a 4057362i bk11: 1016a 4057291i bk12: 1032a 4057229i bk13: 1028a 4057153i bk14: 1024a 4057214i bk15: 1028a 4057140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.91983e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040878 n_act=3930 n_pre=3914 n_req=4114 n_rd=16452 n_write=4 bw_util=0.008096
n_activity=157727 dram_eff=0.2087
bk0: 1024a 4057334i bk1: 1028a 4057243i bk2: 1032a 4057220i bk3: 1040a 4057177i bk4: 1024a 4057217i bk5: 1036a 4057032i bk6: 1028a 4057043i bk7: 1024a 4057091i bk8: 1036a 4056936i bk9: 1036a 4057027i bk10: 1020a 4057438i bk11: 1020a 4057394i bk12: 1028a 4057170i bk13: 1024a 4057215i bk14: 1024a 4057267i bk15: 1028a 4057147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.50165e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4065178 n_nop=4040890 n_act=3916 n_pre=3900 n_req=4118 n_rd=16464 n_write=8 bw_util=0.008104
n_activity=157190 dram_eff=0.2096
bk0: 1028a 4057329i bk1: 1028a 4057272i bk2: 1032a 4057302i bk3: 1040a 4057226i bk4: 1028a 4057255i bk5: 1032a 4057069i bk6: 1032a 4057053i bk7: 1032a 4057014i bk8: 1032a 4057124i bk9: 1032a 4057008i bk10: 1020a 4057462i bk11: 1016a 4057363i bk12: 1032a 4057221i bk13: 1024a 4057234i bk14: 1024a 4057246i bk15: 1032a 4057115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.52735e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69063, Miss = 2055, Miss_rate = 0.030, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 69058, Miss = 2056, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69090, Miss = 2061, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 69090, Miss = 2055, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 69090, Miss = 2057, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 69090, Miss = 2056, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 70306, Miss = 2061, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[7]: Access = 70306, Miss = 2057, Miss_rate = 0.029, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 70311, Miss = 2060, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 70311, Miss = 2056, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 70311, Miss = 2059, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 70311, Miss = 2060, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 69078, Miss = 2057, Miss_rate = 0.030, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 69073, Miss = 2056, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 69073, Miss = 2059, Miss_rate = 0.030, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 69073, Miss = 2057, Miss_rate = 0.030, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 69073, Miss = 2056, Miss_rate = 0.030, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 69073, Miss = 2058, Miss_rate = 0.030, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 70274, Miss = 2054, Miss_rate = 0.029, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 70274, Miss = 2059, Miss_rate = 0.029, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 70274, Miss = 2057, Miss_rate = 0.029, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 69666, Miss = 2059, Miss_rate = 0.030, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1531268
L2_total_cache_misses = 45265
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1440317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1485638
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=3017128
icnt_total_pkts_simt_to_mem=1711268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.5249
	minimum = 6
	maximum = 371
Network latency average = 24.8149
	minimum = 6
	maximum = 314
Slowest packet = 3247
Flit latency average = 28.0862
	minimum = 6
	maximum = 313
Slowest flit = 2141699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139888
	minimum = 0 (at node 0)
	maximum = 0.0745482 (at node 1)
Accepted packet rate average = 0.0139888
	minimum = 0 (at node 0)
	maximum = 0.0745482 (at node 1)
Injected flit rate average = 0.0215979
	minimum = 0 (at node 0)
	maximum = 0.0833181 (at node 1)
Accepted flit rate average= 0.0215979
	minimum = 0 (at node 0)
	maximum = 0.146913 (at node 1)
Injected packet length average = 1.54395
Accepted packet length average = 1.54395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5249 (1 samples)
	minimum = 6 (1 samples)
	maximum = 371 (1 samples)
Network latency average = 24.8149 (1 samples)
	minimum = 6 (1 samples)
	maximum = 314 (1 samples)
Flit latency average = 28.0862 (1 samples)
	minimum = 6 (1 samples)
	maximum = 313 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0139888 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0745482 (1 samples)
Accepted packet rate average = 0.0139888 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0745482 (1 samples)
Injected flit rate average = 0.0215979 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0833181 (1 samples)
Accepted flit rate average = 0.0215979 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.146913 (1 samples)
Injected packet size average = 1.54395 (1 samples)
Accepted packet size average = 1.54395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 58 sec (598 sec)
gpgpu_simulation_rate = 11082 (inst/sec)
gpgpu_simulation_rate = 4032 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4010a2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12atax_kernel2PfS_S_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z12atax_kernel2PfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1065590
gpu_sim_insn = 6738800
gpu_ipc =       6.3240
gpu_tot_sim_cycle = 3699174
gpu_tot_sim_insn = 13366000
gpu_tot_ipc =       3.6132
gpu_tot_issued_cta = 10
max_total_param_size = 0
gpu_stall_dramfull = 123
gpu_stall_icnt2sh    = 314369
partiton_reqs_in_parallel = 23442959
partiton_reqs_in_parallel_total    = 48164146
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      19.3576
partiton_reqs_in_parallel_util = 23442959
partiton_reqs_in_parallel_util_total    = 48164146
gpu_sim_cycle_parition_util = 1065590
gpu_tot_sim_cycle_parition_util    = 2189284
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 159073
partiton_replys_in_parallel_total    = 1531268
L2_BW  =      14.1495 GB/Sec
L2_BW_total  =      43.3116 GB/Sec
gpu_total_sim_rate=15240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 217384
	L1I_total_cache_misses = 341
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 240
	L1C_total_cache_misses = 200
	L1C_total_cache_miss_rate = 0.8333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 217043
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 341
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 217384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 13548736
gpgpu_n_tot_w_icount = 423398
gpgpu_n_stall_shd_mem = 1417073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1599076
gpgpu_n_mem_write_global = 91200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 5762400
gpgpu_n_store_insn = 2880000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1417032
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9897	W0_Idle:1403218	W0_Scoreboard:29781809	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:11121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:412277
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12792608 {8:1599076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12249600 {72:2400,136:88800,}
traffic_breakdown_coretomem[INST_ACC_R] = 440 {8:55,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67560608 {40:1531200,72:45602,136:22274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 729600 {8:91200,}
traffic_breakdown_memtocore[INST_ACC_R] = 7480 {136:55,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 804913 
averagemflatency = 773 
max_icnt2mem_latency = 804708 
max_icnt2sh_latency = 3664329 
mrq_lat_table:83586 	355 	173 	227 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1588576 	97603 	4 	26 	542 	80 	655 	82 	191 	289 	512 	887 	839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1394114 	228323 	1386 	1 	62378 	32 	0 	26 	4 	542 	603 	146 	68 	191 	289 	512 	887 	839 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	463024 	330506 	477962 	265813 	61129 	652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	39330 	51870 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3353 	16 	27 	17 	28 	23 	35 	11 	11 	11 	27 	24 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    279240    324995    227461    287774    270302    224878    211986    335222    299509    217363    216302    207291    228733    216301    332841    228743 
dram[1]:    228753    332327    300923    228763    228770    208969    282163    208125    251324    311324    207889    324637    219803    200299    219797    284378 
dram[2]:    233405    250132    223588    227896    228774    265823    293092    273546    217392    269694    351379    271341    228729    351390    192729    228739 
dram[3]:    238017    282968    250133    211924    215401    201832    254807    207336    270126    255963    180071    275698    332764    177871    195410    332764 
dram[4]:    293056    278980    258896    227462    208010    270305    229793    200299    217451    251320    324643    206811    361991    238017    207887    284379 
dram[5]:    397494    228755    287775    397494    282234    265823    335224    282234    200299    255956    177556    279658    219798    228728    228746    219798 
dram[6]:    227879    295809    228765    227461    208969    270300    273546    274329    311396    270127    324639    206812    271418    228732    181372    191456 
dram[7]:    268249    189020    290299    216302    208122    215400    302985    282163    269695    251322    372743    208146    195401    332764    228741    216303 
dram[8]:    282968    293056    228761    216301    386335    228771    177793    229794    463247    217123    222395    238017    207886    219803    361912    278815 
dram[9]:    293095    342466    293056    337491    313801    282234    228527    369686    228085    217077    208057    324638    238017    271340    340995    302946 
dram[10]:    233369    293056    342465    238888    265823    208010    381499    273546    255965    217122    372821    324641    195400    332842    332764    195410 
average row accesses per activate:
dram[0]:  1.821705  1.824903  1.784906  1.779851  1.825095  1.800752  1.792453  1.799242  1.835165  1.833948  1.901961  1.883268  1.807692  1.811538  1.842308  1.849421 
dram[1]:  1.835294  1.827451  1.785714  1.782772  1.825095  1.821293  1.780669  1.790262  1.833948  1.830882  1.881226  1.898438  1.811538  1.819231  1.832061  1.828244 
dram[2]:  1.831372  1.835294  1.793233  1.819923  1.831418  1.834615  1.777778  1.800000  1.819853  1.834559  1.894531  1.901575  1.832685  1.815385  1.828244  1.849421 
dram[3]:  1.838583  1.853175  1.784387  1.793233  1.842912  1.842308  1.812977  1.809160  1.851301  1.827839  1.898438  1.924603  1.839844  1.805344  1.832061  1.842308 
dram[4]:  1.849802  1.853755  1.803774  1.796226  1.818182  1.821293  1.782772  1.792453  1.824176  1.816850  1.906250  1.917323  1.801527  1.812261  1.835878  1.825095 
dram[5]:  1.839216  1.849206  1.794008  1.793233  1.808271  1.821970  1.798479  1.776952  1.837037  1.833333  1.902344  1.894942  1.819231  1.830116  1.839080  1.812030 
dram[6]:  1.821012  1.832031  1.813688  1.816794  1.808989  1.829545  1.806818  1.803030  1.836431  1.857143  1.890625  1.879845  1.822394  1.833333  1.836502  1.839080 
dram[7]:  1.821705  1.810078  1.832061  1.810606  1.821970  1.812030  1.813688  1.814394  1.829630  1.850746  1.876448  1.883721  1.829457  1.825581  1.850000  1.835878 
dram[8]:  1.821012  1.831372  1.803030  1.810606  1.798507  1.801498  1.817490  1.776119  1.843284  1.853933  1.898438  1.891051  1.823077  1.815385  1.842912  1.839695 
dram[9]:  1.835938  1.825581  1.809160  1.823755  1.818182  1.815789  1.789474  1.812977  1.830258  1.827206  1.916996  1.913386  1.805344  1.822394  1.853282  1.838462 
dram[10]:  1.847059  1.832031  1.826255  1.837838  1.828897  1.804511  1.793233  1.793233  1.858209  1.855019  1.920635  1.909449  1.830116  1.814672  1.845560  1.839080 
average row locality = 84402/46103 = 1.830727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       470       469       473       477       480       479       475       475       499       495       485       484       470       471       479       479 
dram[1]:       468       466       475       476       480       479       479       478       495       496       491       486       471       473       480       479 
dram[2]:       467       468       477       475       478       477       480       477       493       497       485       483       471       472       479       479 
dram[3]:       467       467       480       477       481       479       475       474       496       497       486       485       471       473       480       479 
dram[4]:       468       469       478       476       480       479       476       475       496       494       488       487       472       473       481       480 
dram[5]:       469       466       479       477       481       481       473       478       494       493       487       487       473       474       480       482 
dram[6]:       468       469       477       476       483       483       477       476       493       493       484       485       472       473       483       480 
dram[7]:       470       467       480       478       481       482       477       479       493       495       486       486       472       471       481       481 
dram[8]:       468       467       476       478       482       481       478       476       493       494       486       486       474       472       481       482 
dram[9]:       470       471       474       476       480       483       476       475       494       495       485       486       473       472       480       478 
dram[10]:       471       469       473       476       481       480       477       477       496       497       484       485       474       470       478       480 
total reads: 84364
bank skew: 499/466 = 1.07
chip skew: 7679/7658 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
total reads: 38
min_bank_accesses = 0!
chip skew: 4/2 = 2.00
average mf latency per bank:
dram[0]:      14286     15770     14355     17122     16595     11519     14727     16526     18318     16201     14705     15692     14288     11211     14783     13422
dram[1]:      16747     14244     12792     14187     13628     13962     19142     17348     16275     17636     15948     12267     16113     18451     12951     14083
dram[2]:      15328     18834     16934     15734     14124     13486     17668     16941     18564     17975     14924     11471     14771     15042     16666     12245
dram[3]:      10580     15816     48916     13043     15378     16442     17302     15819     16813     16388     14261     13954     13406     15753     15250     14080
dram[4]:      16442     18743     16418     13174     13360     14742     18711     16178     17551     17324     14626     14203     13709     15216     15320     12766
dram[5]:      14743     15189     16834     14058     13794     14946     15921     17888     16852     15756     13940     14929     14424     17400     12668     14354
dram[6]:      17137     15085     14775     13678     14023     16135     16763     17964     19158     16637     10232     14075     16148     13065     14523     18368
dram[7]:      17178     13341     15654     15046     14980     15791     16340     15229     16330     14581     14069     16049     12055     15413     12094     11409
dram[8]:      16540     15983     12525     14136     15410     14794     16199     20499     14322     14461     14738     15403     14434     15950     14283     14722
dram[9]:      18748     14492     15579     18295     13470     15879     17251     12764     16805     21016     15189     12977     16403     12329     10994     14028
dram[10]:      15195     15236     11876     15761     15342     15298     18434     17873     17357     18365     15076     13240     14512     16976     16159     12590
maximum mf latency per bank:
dram[0]:     722710    804840    804862    782139    786485    735424    758261    786468    786469    758271    786515    786472    760593    786525    804849    686880
dram[1]:     722832    786503    786495    735422    674338    786504    782145    758288    786509    786507    769917    786480    804913    786514    786480    804850
dram[2]:     795219    804850    804870    735537    735442    674423    786468    786468    758280    786470    786512    769915    760594    786512    804859    795215
dram[3]:     665978    786480    804869    782120    782152    786495    695511    758259    786508    695516    758271    786510    788673    769915    786525    804860
dram[4]:     804906    722714    786472    735553    782139    786493    786471    758264    786511    786468    672503    786519    804896    760593    769907    804860
dram[5]:     804852    786490    674350    786503    782158    674321    786477    782112    758285    786473    786473    786516    786535    760594    706411    804870
dram[6]:     804862    795211    786482    804878    786467    786502    695511    786475    786511    769901    786472    786526    786518    760594    795210    804870
dram[7]:     804862    722720    771528    786510    735543    782122    786469    695517    758265    786514    786471    769901    786518    804903    795219    786500
dram[8]:     786492    804886    735429    786483    786502    735434    758274    786472    672403    758277    786511    786520    769924    804880    804872    769915
dram[9]:     804872    795216    735530    804863    786500    782130    758272    786470    786477    786508    769902    786476    786525    769924    795213    786516
dram[10]:     786502    804840    735530    786493    786509    782130    782122    786468    786468    786510    786509    710551    760639    804831    804849    795211
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004777 n_act=4202 n_pre=4186 n_req=7664 n_rd=30640 n_write=16 bw_util=0.01014
n_activity=218408 dram_eff=0.2807
bk0: 1880a 6033986i bk1: 1876a 6033771i bk2: 1892a 6033868i bk3: 1908a 6033443i bk4: 1920a 6033893i bk5: 1916a 6033403i bk6: 1900a 6033826i bk7: 1900a 6033522i bk8: 1996a 6033424i bk9: 1980a 6033224i bk10: 1940a 6033957i bk11: 1936a 6033619i bk12: 1880a 6034009i bk13: 1884a 6033674i bk14: 1916a 6033928i bk15: 1916a 6033677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004715 n_act=4209 n_pre=4193 n_req=7676 n_rd=30688 n_write=16 bw_util=0.01016
n_activity=219702 dram_eff=0.2795
bk0: 1872a 6034124i bk1: 1864a 6033795i bk2: 1900a 6033852i bk3: 1904a 6033467i bk4: 1920a 6033872i bk5: 1916a 6033645i bk6: 1916a 6033671i bk7: 1912a 6033408i bk8: 1980a 6033490i bk9: 1984a 6033058i bk10: 1964a 6033795i bk11: 1944a 6033590i bk12: 1884a 6033933i bk13: 1892a 6033660i bk14: 1920a 6033846i bk15: 1916a 6033593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000153711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004819 n_act=4185 n_pre=4169 n_req=7662 n_rd=30632 n_write=16 bw_util=0.01014
n_activity=218482 dram_eff=0.2806
bk0: 1868a 6034069i bk1: 1872a 6033856i bk2: 1908a 6033806i bk3: 1900a 6033646i bk4: 1912a 6033948i bk5: 1908a 6033616i bk6: 1920a 6033591i bk7: 1908a 6033458i bk8: 1972a 6033471i bk9: 1988a 6033065i bk10: 1940a 6033952i bk11: 1932a 6033645i bk12: 1884a 6034060i bk13: 1888a 6033706i bk14: 1916a 6033882i bk15: 1916a 6033682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004801 n_act=4176 n_pre=4160 n_req=7671 n_rd=30668 n_write=16 bw_util=0.01015
n_activity=218327 dram_eff=0.2811
bk0: 1868a 6034183i bk1: 1868a 6033903i bk2: 1920a 6033710i bk3: 1908a 6033532i bk4: 1924a 6033875i bk5: 1916a 6033640i bk6: 1900a 6033894i bk7: 1896a 6033513i bk8: 1984a 6033503i bk9: 1988a 6033055i bk10: 1944a 6033899i bk11: 1940a 6033770i bk12: 1884a 6034085i bk13: 1892a 6033593i bk14: 1920a 6033867i bk15: 1916a 6033640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000156358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004735 n_act=4199 n_pre=4183 n_req=7676 n_rd=30688 n_write=16 bw_util=0.01016
n_activity=219372 dram_eff=0.2799
bk0: 1872a 6034156i bk1: 1876a 6033878i bk2: 1912a 6033847i bk3: 1904a 6033523i bk4: 1920a 6033840i bk5: 1916a 6033613i bk6: 1904a 6033776i bk7: 1900a 6033426i bk8: 1984a 6033410i bk9: 1976a 6033125i bk10: 1952a 6033988i bk11: 1948a 6033651i bk12: 1888a 6033929i bk13: 1892a 6033652i bk14: 1924a 6033848i bk15: 1920a 6033517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0001552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004723 n_act=4201 n_pre=4185 n_req=7678 n_rd=30696 n_write=16 bw_util=0.01016
n_activity=219094 dram_eff=0.2804
bk0: 1876a 6034125i bk1: 1864a 6033959i bk2: 1916a 6033776i bk3: 1908a 6033613i bk4: 1924a 6033753i bk5: 1924a 6033541i bk6: 1892a 6033877i bk7: 1912a 6033338i bk8: 1976a 6033519i bk9: 1972a 6033201i bk10: 1948a 6033912i bk11: 1948a 6033632i bk12: 1892a 6033953i bk13: 1896a 6033663i bk14: 1920a 6033908i bk15: 1928a 6033469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000123266
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004767 n_act=4187 n_pre=4171 n_req=7674 n_rd=30688 n_write=8 bw_util=0.01016
n_activity=218874 dram_eff=0.2805
bk0: 1872a 6034063i bk1: 1876a 6033741i bk2: 1908a 6033903i bk3: 1904a 6033643i bk4: 1932a 6033728i bk5: 1932a 6033444i bk6: 1908a 6033855i bk7: 1904a 6033486i bk8: 1972a 6033534i bk9: 1972a 6033277i bk10: 1936a 6033940i bk11: 1940a 6033554i bk12: 1888a 6034012i bk13: 1892a 6033699i bk14: 1932a 6033764i bk15: 1920a 6033557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004729 n_act=4192 n_pre=4176 n_req=7681 n_rd=30716 n_write=8 bw_util=0.01017
n_activity=219675 dram_eff=0.2797
bk0: 1880a 6033993i bk1: 1868a 6033795i bk2: 1920a 6033894i bk3: 1912a 6033544i bk4: 1924a 6033866i bk5: 1928a 6033397i bk6: 1908a 6033873i bk7: 1916a 6033445i bk8: 1972a 6033536i bk9: 1980a 6033257i bk10: 1944a 6033865i bk11: 1944a 6033533i bk12: 1888a 6033993i bk13: 1884a 6033705i bk14: 1924a 6033916i bk15: 1924a 6033540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00015156
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004739 n_act=4197 n_pre=4181 n_req=7676 n_rd=30696 n_write=8 bw_util=0.01016
n_activity=218931 dram_eff=0.2805
bk0: 1872a 6034075i bk1: 1868a 6033727i bk2: 1904a 6033902i bk3: 1912a 6033536i bk4: 1928a 6033762i bk5: 1924a 6033409i bk6: 1912a 6033857i bk7: 1904a 6033398i bk8: 1972a 6033571i bk9: 1976a 6033214i bk10: 1944a 6033922i bk11: 1944a 6033608i bk12: 1896a 6033970i bk13: 1888a 6033703i bk14: 1924a 6033833i bk15: 1928a 6033504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126576
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004779 n_act=4185 n_pre=4169 n_req=7672 n_rd=30672 n_write=16 bw_util=0.01016
n_activity=218778 dram_eff=0.2805
bk0: 1880a 6034087i bk1: 1884a 6033746i bk2: 1896a 6033964i bk3: 1904a 6033594i bk4: 1920a 6033847i bk5: 1932a 6033289i bk6: 1904a 6033761i bk7: 1900a 6033500i bk8: 1976a 6033449i bk9: 1980a 6033109i bk10: 1940a 6034036i bk11: 1944a 6033665i bk12: 1892a 6033895i bk13: 1888a 6033659i bk14: 1920a 6033954i bk15: 1912a 6033680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141963
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6043821 n_nop=6004807 n_act=4171 n_pre=4155 n_req=7672 n_rd=30672 n_write=16 bw_util=0.01016
n_activity=218497 dram_eff=0.2809
bk0: 1884a 6034079i bk1: 1876a 6033778i bk2: 1892a 6034026i bk3: 1904a 6033789i bk4: 1924a 6033884i bk5: 1920a 6033413i bk6: 1908a 6033752i bk7: 1908a 6033453i bk8: 1984a 6033540i bk9: 1988a 6033096i bk10: 1936a 6034044i bk11: 1940a 6033721i bk12: 1896a 6033939i bk13: 1880a 6033769i bk14: 1912a 6033959i bk15: 1920a 6033610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76984, Miss = 3831, Miss_rate = 0.050, Pending_hits = 884, Reservation_fails = 0
L2_cache_bank[1]: Access = 76974, Miss = 3829, Miss_rate = 0.050, Pending_hits = 859, Reservation_fails = 0
L2_cache_bank[2]: Access = 77007, Miss = 3839, Miss_rate = 0.050, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[3]: Access = 77006, Miss = 3833, Miss_rate = 0.050, Pending_hits = 871, Reservation_fails = 0
L2_cache_bank[4]: Access = 77007, Miss = 3830, Miss_rate = 0.050, Pending_hits = 861, Reservation_fails = 0
L2_cache_bank[5]: Access = 77007, Miss = 3828, Miss_rate = 0.050, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[6]: Access = 77022, Miss = 3836, Miss_rate = 0.050, Pending_hits = 889, Reservation_fails = 0
L2_cache_bank[7]: Access = 77021, Miss = 3831, Miss_rate = 0.050, Pending_hits = 867, Reservation_fails = 0
L2_cache_bank[8]: Access = 77026, Miss = 3839, Miss_rate = 0.050, Pending_hits = 873, Reservation_fails = 0
L2_cache_bank[9]: Access = 77027, Miss = 3833, Miss_rate = 0.050, Pending_hits = 886, Reservation_fails = 0
L2_cache_bank[10]: Access = 77027, Miss = 3836, Miss_rate = 0.050, Pending_hits = 885, Reservation_fails = 0
L2_cache_bank[11]: Access = 76418, Miss = 3838, Miss_rate = 0.050, Pending_hits = 889, Reservation_fails = 0
L2_cache_bank[12]: Access = 75781, Miss = 3837, Miss_rate = 0.051, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[13]: Access = 75777, Miss = 3835, Miss_rate = 0.051, Pending_hits = 871, Reservation_fails = 0
L2_cache_bank[14]: Access = 75777, Miss = 3840, Miss_rate = 0.051, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[15]: Access = 75777, Miss = 3839, Miss_rate = 0.051, Pending_hits = 873, Reservation_fails = 0
L2_cache_bank[16]: Access = 75776, Miss = 3838, Miss_rate = 0.051, Pending_hits = 866, Reservation_fails = 0
L2_cache_bank[17]: Access = 75777, Miss = 3836, Miss_rate = 0.051, Pending_hits = 884, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 3832, Miss_rate = 0.049, Pending_hits = 858, Reservation_fails = 0
L2_cache_bank[19]: Access = 78190, Miss = 3836, Miss_rate = 0.049, Pending_hits = 855, Reservation_fails = 0
L2_cache_bank[20]: Access = 78189, Miss = 3834, Miss_rate = 0.049, Pending_hits = 871, Reservation_fails = 0
L2_cache_bank[21]: Access = 77581, Miss = 3834, Miss_rate = 0.049, Pending_hits = 867, Reservation_fails = 0
L2_total_cache_accesses = 1690341
L2_total_cache_misses = 84364
L2_total_cache_miss_rate = 0.0499
L2_total_cache_pending_hits = 19182
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1495584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1599076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 91200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=3402081
icnt_total_pkts_simt_to_mem=2050341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55625
	minimum = 6
	maximum = 62
Network latency average = 8.10726
	minimum = 6
	maximum = 55
Slowest packet = 3062624
Flit latency average = 6.90618
	minimum = 6
	maximum = 53
Slowest flit = 5041914
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00298564
	minimum = 0 (at node 0)
	maximum = 0.015773 (at node 6)
Accepted packet rate average = 0.00298564
	minimum = 0 (at node 0)
	maximum = 0.015773 (at node 6)
Injected flit rate average = 0.00679461
	minimum = 0 (at node 0)
	maximum = 0.0337912 (at node 6)
Accepted flit rate average= 0.00679461
	minimum = 0 (at node 0)
	maximum = 0.0383229 (at node 6)
Injected packet length average = 2.27577
Accepted packet length average = 2.27577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5406 (2 samples)
	minimum = 6 (2 samples)
	maximum = 216.5 (2 samples)
Network latency average = 16.4611 (2 samples)
	minimum = 6 (2 samples)
	maximum = 184.5 (2 samples)
Flit latency average = 17.4962 (2 samples)
	minimum = 6 (2 samples)
	maximum = 183 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084872 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0451606 (2 samples)
Accepted packet rate average = 0.0084872 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0451606 (2 samples)
Injected flit rate average = 0.0141963 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0585547 (2 samples)
Accepted flit rate average = 0.0141963 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0926179 (2 samples)
Injected packet size average = 1.67267 (2 samples)
Accepted packet size average = 1.67267 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 37 sec (877 sec)
gpgpu_simulation_rate = 15240 (inst/sec)
gpgpu_simulation_rate = 4217 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 326408 Tlb_hit: 325795 Tlb_miss: 613 Tlb_hit_rate: 0.998122
Shader2: Tlb_access: 326408 Tlb_hit: 325856 Tlb_miss: 552 Tlb_hit_rate: 0.998309
Shader3: Tlb_access: 326408 Tlb_hit: 325830 Tlb_miss: 578 Tlb_hit_rate: 0.998229
Shader4: Tlb_access: 326408 Tlb_hit: 325853 Tlb_miss: 555 Tlb_hit_rate: 0.998300
Shader5: Tlb_access: 225606 Tlb_hit: 225148 Tlb_miss: 458 Tlb_hit_rate: 0.997970
Shader6: Tlb_access: 33608 Tlb_hit: 20253 Tlb_miss: 13355 Tlb_hit_rate: 0.602624
Shader7: Tlb_access: 33608 Tlb_hit: 20051 Tlb_miss: 13557 Tlb_hit_rate: 0.596614
Shader8: Tlb_access: 33608 Tlb_hit: 20056 Tlb_miss: 13552 Tlb_hit_rate: 0.596763
Shader9: Tlb_access: 33608 Tlb_hit: 19954 Tlb_miss: 13654 Tlb_hit_rate: 0.593728
Shader10: Tlb_access: 24606 Tlb_hit: 14963 Tlb_miss: 9643 Tlb_hit_rate: 0.608104
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 1690276 Tlb_tot_hit: 1623759, Tlb_tot_miss: 66517, Tlb_tot_hit_rate: 0.960647
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 585 Tlb_invalidate: 585 Tlb_evict: 0 Tlb_page_evict: 585
Shader2: Tlb_validate: 524 Tlb_invalidate: 524 Tlb_evict: 0 Tlb_page_evict: 524
Shader3: Tlb_validate: 550 Tlb_invalidate: 470 Tlb_evict: 0 Tlb_page_evict: 470
Shader4: Tlb_validate: 526 Tlb_invalidate: 526 Tlb_evict: 0 Tlb_page_evict: 526
Shader5: Tlb_validate: 438 Tlb_invalidate: 438 Tlb_evict: 0 Tlb_page_evict: 438
Shader6: Tlb_validate: 1409 Tlb_invalidate: 515 Tlb_evict: 0 Tlb_page_evict: 515
Shader7: Tlb_validate: 1409 Tlb_invalidate: 515 Tlb_evict: 0 Tlb_page_evict: 515
Shader8: Tlb_validate: 1409 Tlb_invalidate: 515 Tlb_evict: 0 Tlb_page_evict: 515
Shader9: Tlb_validate: 1410 Tlb_invalidate: 515 Tlb_evict: 0 Tlb_page_evict: 515
Shader10: Tlb_validate: 1391 Tlb_invalidate: 508 Tlb_evict: 0 Tlb_page_evict: 508
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 9651 Tlb_invalidate: 5111, Tlb_tot_evict: 0, Tlb_tot_evict page: 5111
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Page: 786432 Trashed: 2 | Page: 786433 Trashed: 2 | Page: 786434 Trashed: 2 | Page: 786435 Trashed: 2 | Page: 786436 Trashed: 2 | Page: 786437 Trashed: 2 | Page: 786439 Trashed: 2 | Page: 786440 Trashed: 2 | Page: 786441 Trashed: 2 | Page: 786442 Trashed: 2 | Page: 786443 Trashed: 2 | Page: 786444 Trashed: 2 | Page: 786446 Trashed: 2 | Page: 786447 Trashed: 2 | Page: 786448 Trashed: 1 | Page: 786449 Trashed: 1 | Page: 786450 Trashed: 1 | Page: 786451 Trashed: 1 | Page: 786453 Trashed: 1 | Page: 786454 Trashed: 1 | Page: 786455 Trashed: 1 | Page: 786456 Trashed: 1 | Page: 786457 Trashed: 1 | Page: 786458 Trashed: 1 | Page: 786460 Trashed: 1 | Page: 786461 Trashed: 1 | Page: 786462 Trashed: 1 | Page: 786463 Trashed: 1 | Page: 786464 Trashed: 1 | Page: 786465 Trashed: 1 | Page: 786467 Trashed: 1 | Page: 786468 Trashed: 1 | Page: 786469 Trashed: 1 | Page: 786470 Trashed: 1 | Page: 786471 Trashed: 1 | Page: 786473 Trashed: 1 | Page: 786474 Trashed: 1 | Page: 786475 Trashed: 1 | Page: 786476 Trashed: 1 | Page: 786477 Trashed: 1 | Page: 786478 Trashed: 1 | Page: 786480 Trashed: 1 | Page: 786481 Trashed: 1 | Page: 786482 Trashed: 1 | Page: 786483 Trashed: 1 | Page: 786484 Trashed: 1 | Page: 786485 Trashed: 1 | Page: 786487 Trashed: 1 | Page: 786488 Trashed: 1 | Page: 786489 Trashed: 1 | Page: 786490 Trashed: 1 | Page: 786491 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786494 Trashed: 1 | Page: 786495 Trashed: 1 | Page: 786496 Trashed: 1 | Page: 786497 Trashed: 1 | Page: 786498 Trashed: 1 | Page: 786499 Trashed: 1 | Page: 786501 Trashed: 1 | Page: 786502 Trashed: 1 | Page: 786503 Trashed: 1 | Page: 786504 Trashed: 1 | Page: 786505 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786508 Trashed: 1 | Page: 786509 Trashed: 1 | Page: 786510 Trashed: 1 | Page: 786511 Trashed: 1 | Page: 786512 Trashed: 1 | Page: 786514 Trashed: 1 | Page: 786515 Trashed: 1 | Page: 786516 Trashed: 1 | Page: 786517 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786519 Trashed: 1 | Page: 786521 Trashed: 1 | Page: 786522 Trashed: 1 | Page: 786523 Trashed: 1 | Page: 786524 Trashed: 1 | Page: 786525 Trashed: 1 | Page: 786526 Trashed: 1 | Page: 786528 Trashed: 1 | Page: 786529 Trashed: 1 | Page: 786530 Trashed: 1 | Page: 786531 Trashed: 1 | Page: 786532 Trashed: 1 | Page: 786533 Trashed: 1 | Page: 786535 Trashed: 1 | Page: 786536 Trashed: 1 | Page: 786537 Trashed: 1 | Page: 786538 Trashed: 1 | Page: 786539 Trashed: 1 | Page: 786540 Trashed: 1 | Page: 786542 Trashed: 1 | Page: 786543 Trashed: 1 | Page: 786544 Trashed: 1 | Page: 786545 Trashed: 1 | Page: 786546 Trashed: 1 | Page: 786548 Trashed: 1 | Page: 786549 Trashed: 1 | Page: 786550 Trashed: 1 | Page: 786551 Trashed: 1 | Page: 786552 Trashed: 1 | Page: 786553 Trashed: 1 | Page: 786555 Trashed: 1 | Page: 786556 Trashed: 1 | Page: 786557 Trashed: 1 | Page: 786558 Trashed: 1 | Page: 786559 Trashed: 1 | Page: 786560 Trashed: 1 | Page: 786562 Trashed: 1 | Page: 786563 Trashed: 1 | Page: 786564 Trashed: 1 | Page: 786565 Trashed: 1 | Page: 786566 Trashed: 1 | Page: 786567 Trashed: 1 | Page: 786569 Trashed: 1 | Page: 786570 Trashed: 1 | Page: 786571 Trashed: 1 | Page: 786572 Trashed: 1 | Page: 786573 Trashed: 1 | Page: 786574 Trashed: 1 | Page: 786576 Trashed: 1 | Page: 786577 Trashed: 1 | Page: 786578 Trashed: 1 | Page: 786579 Trashed: 1 | Page: 786580 Trashed: 1 | Page: 786582 Trashed: 1 | Page: 786583 Trashed: 1 | Page: 786584 Trashed: 1 | Page: 786585 Trashed: 1 | Page: 786586 Trashed: 1 | Page: 786587 Trashed: 1 | Page: 786589 Trashed: 1 | Page: 786590 Trashed: 1 | Page: 786591 Trashed: 1 | Page: 786592 Trashed: 1 | Page: 786593 Trashed: 1 | Page: 786594 Trashed: 1 | Page: 786596 Trashed: 1 | Page: 786597 Trashed: 1 | Page: 786598 Trashed: 1 | Page: 786599 Trashed: 1 | Page: 786600 Trashed: 1 | Page: 786601 Trashed: 1 | Page: 786603 Trashed: 1 | Page: 786604 Trashed: 1 | Page: 786605 Trashed: 1 | Page: 786606 Trashed: 1 | Page: 786607 Trashed: 1 | Page: 786608 Trashed: 1 | Page: 786610 Trashed: 1 | Page: 786611 Trashed: 1 | Page: 786612 Trashed: 1 | Page: 786613 Trashed: 1 | Page: 786614 Trashed: 1 | Page: 786615 Trashed: 1 | Page: 786617 Trashed: 1 | Page: 786618 Trashed: 1 | Page: 786619 Trashed: 1 | Page: 786620 Trashed: 1 | Page: 786621 Trashed: 1 | Page: 786623 Trashed: 1 | Page: 786624 Trashed: 1 | Page: 786625 Trashed: 1 | Page: 786626 Trashed: 1 | Page: 786627 Trashed: 1 | Page: 786628 Trashed: 1 | Page: 786630 Trashed: 1 | Page: 786631 Trashed: 1 | Page: 786632 Trashed: 1 | Page: 786633 Trashed: 1 | Page: 786634 Trashed: 1 | Page: 786635 Trashed: 1 | Page: 786637 Trashed: 1 | Page: 786638 Trashed: 1 | Page: 786639 Trashed: 1 | Page: 786640 Trashed: 1 | Page: 786641 Trashed: 1 | Page: 786642 Trashed: 1 | Page: 786644 Trashed: 1 | Page: 786645 Trashed: 1 | Page: 786646 Trashed: 1 | Page: 786647 Trashed: 1 | Page: 786648 Trashed: 1 | Page: 786649 Trashed: 1 | Page: 786651 Trashed: 1 | Page: 786652 Trashed: 1 | Page: 786653 Trashed: 1 | Page: 786654 Trashed: 1 | Page: 786655 Trashed: 1 | Page: 786657 Trashed: 1 | Page: 786658 Trashed: 1 | Page: 786659 Trashed: 1 | Page: 786660 Trashed: 1 | Page: 786661 Trashed: 1 | Page: 786662 Trashed: 1 | Page: 786664 Trashed: 1 | Page: 786665 Trashed: 1 | Page: 786666 Trashed: 1 | Page: 786667 Trashed: 1 | Page: 786668 Trashed: 1 | Page: 786669 Trashed: 1 | Page: 786671 Trashed: 1 | Page: 786672 Trashed: 1 | Page: 786673 Trashed: 1 | Page: 786674 Trashed: 1 | Page: 786675 Trashed: 1 | Page: 786676 Trashed: 1 | Page: 786678 Trashed: 1 | Page: 786679 Trashed: 1 | Page: 786680 Trashed: 1 | Page: 786681 Trashed: 1 | Page: 786682 Trashed: 1 | Page: 786683 Trashed: 1 | Page: 786685 Trashed: 1 | Page: 786686 Trashed: 1 | Page: 786687 Trashed: 1 | Page: 786688 Trashed: 1 | Page: 786689 Trashed: 1 | Page: 786690 Trashed: 1 | Page: 786692 Trashed: 1 | Page: 786693 Trashed: 1 | Page: 786694 Trashed: 1 | Page: 786695 Trashed: 1 | Page: 786696 Trashed: 1 | Page: 786698 Trashed: 1 | Page: 786699 Trashed: 1 | Page: 786700 Trashed: 1 | Page: 786701 Trashed: 1 | Page: 786702 Trashed: 1 | Page: 786703 Trashed: 1 | Page: 786705 Trashed: 1 | Page: 786706 Trashed: 1 | Page: 786707 Trashed: 1 | Page: 786708 Trashed: 1 | Page: 786709 Trashed: 1 | Page: 786710 Trashed: 1 | Page: 786712 Trashed: 1 | Page: 786713 Trashed: 1 | Page: 786714 Trashed: 1 | Page: 786715 Trashed: 1 | Page: 786716 Trashed: 1 | Page: 786717 Trashed: 1 | Page: 786719 Trashed: 1 | Page: 786720 Trashed: 2 | Page: 786721 Trashed: 2 | Page: 786722 Trashed: 2 | Page: 786723 Trashed: 2 | Page: 786724 Trashed: 2 | Page: 786726 Trashed: 2 | Page: 786727 Trashed: 2 | Page: 786728 Trashed: 2 | Page: 786729 Trashed: 2 | Page: 786730 Trashed: 2 | Page: 787968 Trashed: 1 | Page: 788000 Trashed: 1 | Total 282
Shader2: Page: 786732 Trashed: 2 | Page: 786733 Trashed: 2 | Page: 786734 Trashed: 2 | Page: 786735 Trashed: 2 | Page: 786736 Trashed: 2 | Page: 786737 Trashed: 2 | Page: 786739 Trashed: 2 | Page: 786740 Trashed: 2 | Page: 786741 Trashed: 2 | Page: 786742 Trashed: 2 | Page: 786743 Trashed: 2 | Page: 786744 Trashed: 2 | Page: 786746 Trashed: 2 | Page: 786747 Trashed: 2 | Page: 786748 Trashed: 2 | Page: 786749 Trashed: 2 | Page: 786750 Trashed: 2 | Page: 786751 Trashed: 2 | Page: 786753 Trashed: 2 | Page: 786754 Trashed: 2 | Page: 786755 Trashed: 2 | Page: 786756 Trashed: 2 | Page: 786757 Trashed: 2 | Page: 786758 Trashed: 2 | Page: 786760 Trashed: 2 | Page: 786761 Trashed: 2 | Page: 786762 Trashed: 2 | Page: 786763 Trashed: 2 | Page: 786764 Trashed: 2 | Page: 786765 Trashed: 2 | Page: 786767 Trashed: 2 | Page: 786768 Trashed: 1 | Page: 786769 Trashed: 1 | Page: 786770 Trashed: 1 | Page: 786771 Trashed: 1 | Page: 786773 Trashed: 1 | Page: 786774 Trashed: 1 | Page: 786775 Trashed: 1 | Page: 786776 Trashed: 1 | Page: 786777 Trashed: 1 | Page: 786778 Trashed: 1 | Page: 786780 Trashed: 1 | Page: 786781 Trashed: 1 | Page: 786782 Trashed: 1 | Page: 786783 Trashed: 1 | Page: 786784 Trashed: 1 | Page: 786785 Trashed: 1 | Page: 786787 Trashed: 1 | Page: 786788 Trashed: 1 | Page: 786789 Trashed: 1 | Page: 786790 Trashed: 1 | Page: 786791 Trashed: 1 | Page: 786792 Trashed: 1 | Page: 786794 Trashed: 1 | Page: 786795 Trashed: 1 | Page: 786796 Trashed: 1 | Page: 786797 Trashed: 1 | Page: 786798 Trashed: 1 | Page: 786799 Trashed: 1 | Page: 786801 Trashed: 2 | Page: 786802 Trashed: 2 | Page: 786803 Trashed: 2 | Page: 786804 Trashed: 2 | Page: 786805 Trashed: 2 | Page: 786807 Trashed: 2 | Page: 786808 Trashed: 2 | Page: 786809 Trashed: 2 | Page: 786810 Trashed: 2 | Page: 786811 Trashed: 2 | Page: 786812 Trashed: 2 | Page: 786814 Trashed: 2 | Page: 786815 Trashed: 2 | Page: 786816 Trashed: 2 | Page: 786817 Trashed: 2 | Page: 786818 Trashed: 2 | Page: 786819 Trashed: 2 | Page: 786821 Trashed: 2 | Page: 786822 Trashed: 2 | Page: 786823 Trashed: 2 | Page: 786824 Trashed: 2 | Page: 786825 Trashed: 2 | Page: 786826 Trashed: 2 | Page: 786828 Trashed: 2 | Page: 786829 Trashed: 2 | Page: 786830 Trashed: 2 | Page: 786831 Trashed: 2 | Page: 786832 Trashed: 2 | Page: 786833 Trashed: 2 | Page: 786835 Trashed: 2 | Page: 786836 Trashed: 2 | Page: 786837 Trashed: 2 | Page: 786838 Trashed: 2 | Page: 786839 Trashed: 2 | Page: 786840 Trashed: 2 | Page: 786842 Trashed: 2 | Page: 786843 Trashed: 2 | Page: 786844 Trashed: 2 | Page: 786845 Trashed: 2 | Page: 786846 Trashed: 2 | Page: 786848 Trashed: 1 | Page: 786849 Trashed: 1 | Page: 786850 Trashed: 1 | Page: 786851 Trashed: 1 | Page: 786852 Trashed: 1 | Page: 786853 Trashed: 1 | Page: 786855 Trashed: 1 | Page: 786856 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786859 Trashed: 1 | Page: 786860 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786863 Trashed: 1 | Page: 786864 Trashed: 1 | Page: 786865 Trashed: 1 | Page: 786866 Trashed: 1 | Page: 786867 Trashed: 1 | Page: 786869 Trashed: 1 | Page: 786870 Trashed: 1 | Page: 786871 Trashed: 1 | Page: 786872 Trashed: 1 | Page: 786873 Trashed: 1 | Page: 786874 Trashed: 1 | Page: 786876 Trashed: 1 | Page: 786877 Trashed: 1 | Page: 786878 Trashed: 1 | Page: 786879 Trashed: 1 | Page: 786880 Trashed: 1 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 788000 Trashed: 1 | Total 221
Shader3: Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787073 Trashed: 1 | Page: 787074 Trashed: 1 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 1 | Page: 787077 Trashed: 1 | Page: 787078 Trashed: 1 | Page: 787080 Trashed: 1 | Page: 787081 Trashed: 1 | Page: 787082 Trashed: 1 | Page: 787083 Trashed: 1 | Page: 787084 Trashed: 1 | Page: 787085 Trashed: 1 | Page: 787087 Trashed: 1 | Page: 787088 Trashed: 1 | Page: 787089 Trashed: 1 | Page: 787090 Trashed: 1 | Page: 787091 Trashed: 1 | Page: 787092 Trashed: 1 | Page: 787094 Trashed: 1 | Page: 787095 Trashed: 1 | Page: 787096 Trashed: 1 | Page: 787097 Trashed: 1 | Page: 787098 Trashed: 1 | Page: 787099 Trashed: 1 | Page: 787101 Trashed: 1 | Page: 787102 Trashed: 1 | Page: 787103 Trashed: 1 | Page: 787104 Trashed: 2 | Page: 787105 Trashed: 2 | Page: 787107 Trashed: 2 | Page: 787108 Trashed: 2 | Page: 787109 Trashed: 2 | Page: 787110 Trashed: 2 | Page: 787111 Trashed: 2 | Page: 787112 Trashed: 2 | Page: 787114 Trashed: 2 | Page: 787115 Trashed: 2 | Page: 787116 Trashed: 2 | Page: 787117 Trashed: 2 | Page: 787118 Trashed: 2 | Page: 787119 Trashed: 2 | Page: 787121 Trashed: 2 | Page: 787122 Trashed: 2 | Page: 787123 Trashed: 2 | Page: 787124 Trashed: 2 | Page: 787125 Trashed: 2 | Page: 787126 Trashed: 2 | Page: 787128 Trashed: 2 | Page: 787129 Trashed: 2 | Page: 787130 Trashed: 2 | Page: 787131 Trashed: 2 | Page: 787132 Trashed: 2 | Page: 787133 Trashed: 2 | Page: 787135 Trashed: 2 | Page: 787136 Trashed: 2 | Page: 787137 Trashed: 2 | Page: 787138 Trashed: 2 | Page: 787139 Trashed: 2 | Page: 787140 Trashed: 2 | Page: 787142 Trashed: 2 | Page: 787143 Trashed: 2 | Page: 787144 Trashed: 2 | Page: 787145 Trashed: 2 | Page: 787146 Trashed: 2 | Page: 787148 Trashed: 2 | Page: 787149 Trashed: 2 | Page: 787150 Trashed: 2 | Page: 787151 Trashed: 2 | Page: 787152 Trashed: 2 | Page: 787153 Trashed: 2 | Page: 787155 Trashed: 2 | Page: 787156 Trashed: 2 | Page: 787157 Trashed: 2 | Page: 787158 Trashed: 2 | Page: 787159 Trashed: 2 | Page: 787160 Trashed: 2 | Page: 787162 Trashed: 2 | Page: 787163 Trashed: 2 | Page: 787164 Trashed: 2 | Page: 787165 Trashed: 2 | Page: 787166 Trashed: 2 | Page: 787167 Trashed: 2 | Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 2 | Page: 787298 Trashed: 2 | Page: 787299 Trashed: 2 | Page: 787300 Trashed: 2 | Page: 787301 Trashed: 2 | Page: 787302 Trashed: 2 | Page: 787303 Trashed: 2 | Page: 787305 Trashed: 2 | Page: 787306 Trashed: 2 | Page: 787307 Trashed: 2 | Page: 787308 Trashed: 2 | Page: 787309 Trashed: 2 | Page: 787310 Trashed: 2 | Page: 787312 Trashed: 2 | Page: 787313 Trashed: 2 | Page: 787314 Trashed: 2 | Page: 787315 Trashed: 2 | Page: 787316 Trashed: 2 | Page: 787317 Trashed: 2 | Page: 787319 Trashed: 2 | Page: 787320 Trashed: 2 | Page: 787321 Trashed: 2 | Page: 787322 Trashed: 2 | Page: 787323 Trashed: 2 | Page: 787324 Trashed: 2 | Page: 787326 Trashed: 2 | Page: 787327 Trashed: 2 | Page: 787328 Trashed: 2 | Page: 787329 Trashed: 2 | Page: 787330 Trashed: 2 | Page: 787968 Trashed: 1 | Page: 788000 Trashed: 1 | Total 247
Shader4: Page: 787332 Trashed: 2 | Page: 787333 Trashed: 2 | Page: 787334 Trashed: 2 | Page: 787335 Trashed: 2 | Page: 787336 Trashed: 2 | Page: 787337 Trashed: 2 | Page: 787339 Trashed: 2 | Page: 787340 Trashed: 2 | Page: 787341 Trashed: 2 | Page: 787342 Trashed: 2 | Page: 787343 Trashed: 2 | Page: 787344 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787392 Trashed: 2 | Page: 787394 Trashed: 2 | Page: 787395 Trashed: 2 | Page: 787396 Trashed: 2 | Page: 787397 Trashed: 2 | Page: 787398 Trashed: 2 | Page: 787399 Trashed: 2 | Page: 787401 Trashed: 2 | Page: 787402 Trashed: 2 | Page: 787403 Trashed: 2 | Page: 787404 Trashed: 2 | Page: 787405 Trashed: 2 | Page: 787407 Trashed: 2 | Page: 787408 Trashed: 3 | Page: 787409 Trashed: 3 | Page: 787410 Trashed: 3 | Page: 787411 Trashed: 3 | Page: 787412 Trashed: 3 | Page: 787414 Trashed: 3 | Page: 787415 Trashed: 3 | Page: 787416 Trashed: 3 | Page: 787417 Trashed: 3 | Page: 787418 Trashed: 3 | Page: 787419 Trashed: 3 | Page: 787421 Trashed: 3 | Page: 787422 Trashed: 3 | Page: 787423 Trashed: 3 | Page: 787424 Trashed: 2 | Page: 787425 Trashed: 2 | Page: 787426 Trashed: 2 | Page: 787428 Trashed: 2 | Page: 787429 Trashed: 2 | Page: 787430 Trashed: 2 | Page: 787431 Trashed: 2 | Page: 787432 Trashed: 2 | Page: 787433 Trashed: 2 | Page: 787435 Trashed: 2 | Page: 787436 Trashed: 2 | Page: 787437 Trashed: 2 | Page: 787438 Trashed: 2 | Page: 787439 Trashed: 2 | Page: 787440 Trashed: 2 | Page: 787442 Trashed: 2 | Page: 787443 Trashed: 2 | Page: 787444 Trashed: 2 | Page: 787445 Trashed: 2 | Page: 787446 Trashed: 2 | Page: 787448 Trashed: 2 | Page: 787449 Trashed: 2 | Page: 787450 Trashed: 2 | Page: 787451 Trashed: 2 | Page: 787452 Trashed: 2 | Page: 787453 Trashed: 2 | Page: 787455 Trashed: 2 | Page: 787456 Trashed: 2 | Page: 787457 Trashed: 2 | Page: 787458 Trashed: 2 | Page: 787459 Trashed: 2 | Page: 787460 Trashed: 2 | Page: 787462 Trashed: 2 | Page: 787463 Trashed: 2 | Page: 787464 Trashed: 2 | Page: 787465 Trashed: 2 | Page: 787466 Trashed: 2 | Page: 787467 Trashed: 2 | Page: 787469 Trashed: 2 | Page: 787470 Trashed: 2 | Page: 787471 Trashed: 2 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 788000 Trashed: 1 | Total 223
Shader5: Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787707 Trashed: 2 | Page: 787708 Trashed: 2 | Page: 787709 Trashed: 2 | Page: 787710 Trashed: 2 | Page: 787711 Trashed: 2 | Page: 787712 Trashed: 3 | Page: 787714 Trashed: 3 | Page: 787715 Trashed: 3 | Page: 787716 Trashed: 3 | Page: 787717 Trashed: 3 | Page: 787718 Trashed: 3 | Page: 787719 Trashed: 3 | Page: 787721 Trashed: 3 | Page: 787722 Trashed: 3 | Page: 787723 Trashed: 3 | Page: 787724 Trashed: 3 | Page: 787725 Trashed: 3 | Page: 787726 Trashed: 3 | Page: 787728 Trashed: 2 | Page: 787729 Trashed: 2 | Page: 787730 Trashed: 2 | Page: 787731 Trashed: 2 | Page: 787732 Trashed: 2 | Page: 787733 Trashed: 2 | Page: 787735 Trashed: 2 | Page: 787736 Trashed: 2 | Page: 787737 Trashed: 2 | Page: 787738 Trashed: 2 | Page: 787739 Trashed: 2 | Page: 787740 Trashed: 2 | Page: 787742 Trashed: 2 | Page: 787743 Trashed: 2 | Page: 787744 Trashed: 2 | Page: 787745 Trashed: 2 | Page: 787746 Trashed: 2 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 2 | Page: 787749 Trashed: 2 | Page: 787750 Trashed: 2 | Page: 787751 Trashed: 2 | Page: 787752 Trashed: 2 | Page: 787753 Trashed: 2 | Page: 787754 Trashed: 1 | Page: 787755 Trashed: 2 | Page: 787756 Trashed: 2 | Page: 787757 Trashed: 2 | Page: 787758 Trashed: 2 | Page: 787759 Trashed: 2 | Page: 787760 Trashed: 2 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 2 | Page: 787763 Trashed: 2 | Page: 787764 Trashed: 2 | Page: 787765 Trashed: 2 | Page: 787766 Trashed: 2 | Page: 787767 Trashed: 2 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 2 | Page: 787770 Trashed: 2 | Page: 787771 Trashed: 2 | Page: 787772 Trashed: 2 | Page: 787773 Trashed: 2 | Page: 787774 Trashed: 2 | Page: 787775 Trashed: 1 | Page: 787776 Trashed: 2 | Page: 787777 Trashed: 2 | Page: 787778 Trashed: 2 | Page: 787779 Trashed: 2 | Page: 787780 Trashed: 2 | Page: 787782 Trashed: 2 | Page: 787783 Trashed: 2 | Page: 787784 Trashed: 2 | Page: 787785 Trashed: 2 | Page: 787786 Trashed: 2 | Page: 787787 Trashed: 2 | Page: 787789 Trashed: 2 | Page: 787790 Trashed: 2 | Page: 787791 Trashed: 2 | Page: 787792 Trashed: 2 | Page: 787793 Trashed: 2 | Page: 787794 Trashed: 2 | Page: 787796 Trashed: 2 | Page: 787797 Trashed: 2 | Page: 787798 Trashed: 2 | Page: 787799 Trashed: 2 | Page: 787800 Trashed: 2 | Page: 787801 Trashed: 2 | Page: 787803 Trashed: 2 | Page: 787804 Trashed: 2 | Page: 787805 Trashed: 2 | Page: 787806 Trashed: 2 | Page: 787807 Trashed: 2 | Page: 787808 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 788001 Trashed: 1 | Total 228
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 1201
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader1: Page_table_access:613 Page_hit: 45 Page_miss: 568 Page_hit_rate: 0.073409
Shader2: Page_table_access:552 Page_hit: 45 Page_miss: 507 Page_hit_rate: 0.081522
Shader3: Page_table_access:578 Page_hit: 45 Page_miss: 533 Page_hit_rate: 0.077855
Shader4: Page_table_access:555 Page_hit: 46 Page_miss: 509 Page_hit_rate: 0.082883
Shader5: Page_table_access:458 Page_hit: 37 Page_miss: 421 Page_hit_rate: 0.080786
Shader6: Page_table_access:13355 Page_hit: 13030 Page_miss: 325 Page_hit_rate: 0.975665
Shader7: Page_table_access:13557 Page_hit: 13209 Page_miss: 348 Page_hit_rate: 0.974331
Shader8: Page_table_access:13552 Page_hit: 13214 Page_miss: 338 Page_hit_rate: 0.975059
Shader9: Page_table_access:13654 Page_hit: 13324 Page_miss: 330 Page_hit_rate: 0.975831
Shader10: Page_table_access:9643 Page_hit: 9415 Page_miss: 228 Page_hit_rate: 0.976356
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Page_table_tot_access: 66517 Page_tot_hit: 62410, Page_tot_miss 4107, Page_tot_hit_rate: 0.938256 Page_tot_fault: 95 Page_tot_pending: 4012
Total_memory_access_page_fault: 95, Average_latency: 2258817.000000
========================================Page thrashing statistics==============================
Page_validate: 4624 Page_evict_dirty: 1248 Page_evict_not_dirty: 2336
Page: 786432 Thrashed: 2
Page: 786433 Thrashed: 2
Page: 786434 Thrashed: 2
Page: 786435 Thrashed: 2
Page: 786436 Thrashed: 2
Page: 786437 Thrashed: 2
Page: 786438 Thrashed: 2
Page: 786439 Thrashed: 2
Page: 786440 Thrashed: 2
Page: 786441 Thrashed: 2
Page: 786442 Thrashed: 2
Page: 786443 Thrashed: 2
Page: 786444 Thrashed: 2
Page: 786445 Thrashed: 2
Page: 786446 Thrashed: 2
Page: 786447 Thrashed: 2
Page: 786448 Thrashed: 1
Page: 786449 Thrashed: 1
Page: 786450 Thrashed: 1
Page: 786451 Thrashed: 1
Page: 786452 Thrashed: 1
Page: 786453 Thrashed: 1
Page: 786454 Thrashed: 1
Page: 786455 Thrashed: 1
Page: 786456 Thrashed: 1
Page: 786457 Thrashed: 1
Page: 786458 Thrashed: 1
Page: 786459 Thrashed: 1
Page: 786460 Thrashed: 1
Page: 786461 Thrashed: 1
Page: 786462 Thrashed: 1
Page: 786463 Thrashed: 1
Page: 786464 Thrashed: 1
Page: 786465 Thrashed: 1
Page: 786466 Thrashed: 1
Page: 786467 Thrashed: 1
Page: 786468 Thrashed: 1
Page: 786469 Thrashed: 1
Page: 786470 Thrashed: 1
Page: 786471 Thrashed: 1
Page: 786472 Thrashed: 1
Page: 786473 Thrashed: 1
Page: 786474 Thrashed: 1
Page: 786475 Thrashed: 1
Page: 786476 Thrashed: 1
Page: 786477 Thrashed: 1
Page: 786478 Thrashed: 1
Page: 786479 Thrashed: 1
Page: 786480 Thrashed: 1
Page: 786481 Thrashed: 1
Page: 786482 Thrashed: 1
Page: 786483 Thrashed: 1
Page: 786484 Thrashed: 1
Page: 786485 Thrashed: 1
Page: 786486 Thrashed: 1
Page: 786487 Thrashed: 1
Page: 786488 Thrashed: 1
Page: 786489 Thrashed: 1
Page: 786490 Thrashed: 1
Page: 786491 Thrashed: 1
Page: 786492 Thrashed: 1
Page: 786493 Thrashed: 1
Page: 786494 Thrashed: 1
Page: 786495 Thrashed: 1
Page: 786496 Thrashed: 2
Page: 786497 Thrashed: 2
Page: 786498 Thrashed: 2
Page: 786499 Thrashed: 2
Page: 786500 Thrashed: 2
Page: 786501 Thrashed: 2
Page: 786502 Thrashed: 2
Page: 786503 Thrashed: 2
Page: 786504 Thrashed: 2
Page: 786505 Thrashed: 2
Page: 786506 Thrashed: 2
Page: 786507 Thrashed: 2
Page: 786508 Thrashed: 2
Page: 786509 Thrashed: 2
Page: 786510 Thrashed: 2
Page: 786511 Thrashed: 2
Page: 786512 Thrashed: 2
Page: 786513 Thrashed: 2
Page: 786514 Thrashed: 2
Page: 786515 Thrashed: 2
Page: 786516 Thrashed: 2
Page: 786517 Thrashed: 2
Page: 786518 Thrashed: 2
Page: 786519 Thrashed: 2
Page: 786520 Thrashed: 2
Page: 786521 Thrashed: 2
Page: 786522 Thrashed: 2
Page: 786523 Thrashed: 2
Page: 786524 Thrashed: 2
Page: 786525 Thrashed: 2
Page: 786526 Thrashed: 2
Page: 786527 Thrashed: 2
Page: 786528 Thrashed: 2
Page: 786529 Thrashed: 2
Page: 786530 Thrashed: 2
Page: 786531 Thrashed: 2
Page: 786532 Thrashed: 2
Page: 786533 Thrashed: 2
Page: 786534 Thrashed: 2
Page: 786535 Thrashed: 2
Page: 786536 Thrashed: 2
Page: 786537 Thrashed: 2
Page: 786538 Thrashed: 2
Page: 786539 Thrashed: 2
Page: 786540 Thrashed: 2
Page: 786541 Thrashed: 2
Page: 786542 Thrashed: 2
Page: 786543 Thrashed: 2
Page: 786544 Thrashed: 2
Page: 786545 Thrashed: 2
Page: 786546 Thrashed: 2
Page: 786547 Thrashed: 2
Page: 786548 Thrashed: 2
Page: 786549 Thrashed: 2
Page: 786550 Thrashed: 2
Page: 786551 Thrashed: 2
Page: 786552 Thrashed: 2
Page: 786553 Thrashed: 2
Page: 786554 Thrashed: 2
Page: 786555 Thrashed: 2
Page: 786556 Thrashed: 2
Page: 786557 Thrashed: 2
Page: 786558 Thrashed: 2
Page: 786559 Thrashed: 2
Page: 786560 Thrashed: 1
Page: 786561 Thrashed: 1
Page: 786562 Thrashed: 1
Page: 786563 Thrashed: 1
Page: 786564 Thrashed: 1
Page: 786565 Thrashed: 1
Page: 786566 Thrashed: 1
Page: 786567 Thrashed: 1
Page: 786568 Thrashed: 1
Page: 786569 Thrashed: 1
Page: 786570 Thrashed: 1
Page: 786571 Thrashed: 1
Page: 786572 Thrashed: 1
Page: 786573 Thrashed: 1
Page: 786574 Thrashed: 1
Page: 786575 Thrashed: 1
Page: 786576 Thrashed: 1
Page: 786577 Thrashed: 1
Page: 786578 Thrashed: 1
Page: 786579 Thrashed: 1
Page: 786580 Thrashed: 1
Page: 786581 Thrashed: 1
Page: 786582 Thrashed: 1
Page: 786583 Thrashed: 1
Page: 786584 Thrashed: 1
Page: 786585 Thrashed: 1
Page: 786586 Thrashed: 1
Page: 786587 Thrashed: 1
Page: 786588 Thrashed: 1
Page: 786589 Thrashed: 1
Page: 786590 Thrashed: 1
Page: 786591 Thrashed: 1
Page: 786592 Thrashed: 1
Page: 786593 Thrashed: 1
Page: 786594 Thrashed: 1
Page: 786595 Thrashed: 1
Page: 786596 Thrashed: 1
Page: 786597 Thrashed: 1
Page: 786598 Thrashed: 1
Page: 786599 Thrashed: 1
Page: 786600 Thrashed: 1
Page: 786601 Thrashed: 1
Page: 786602 Thrashed: 1
Page: 786603 Thrashed: 1
Page: 786604 Thrashed: 1
Page: 786605 Thrashed: 1
Page: 786606 Thrashed: 1
Page: 786607 Thrashed: 1
Page: 786608 Thrashed: 1
Page: 786609 Thrashed: 1
Page: 786610 Thrashed: 1
Page: 786611 Thrashed: 1
Page: 786612 Thrashed: 1
Page: 786613 Thrashed: 1
Page: 786614 Thrashed: 1
Page: 786615 Thrashed: 1
Page: 786616 Thrashed: 1
Page: 786617 Thrashed: 1
Page: 786618 Thrashed: 1
Page: 786619 Thrashed: 1
Page: 786620 Thrashed: 1
Page: 786621 Thrashed: 1
Page: 786622 Thrashed: 1
Page: 786623 Thrashed: 1
Page: 786624 Thrashed: 1
Page: 786625 Thrashed: 1
Page: 786626 Thrashed: 1
Page: 786627 Thrashed: 1
Page: 786628 Thrashed: 1
Page: 786629 Thrashed: 1
Page: 786630 Thrashed: 1
Page: 786631 Thrashed: 1
Page: 786632 Thrashed: 1
Page: 786633 Thrashed: 1
Page: 786634 Thrashed: 1
Page: 786635 Thrashed: 1
Page: 786636 Thrashed: 1
Page: 786637 Thrashed: 1
Page: 786638 Thrashed: 1
Page: 786639 Thrashed: 1
Page: 786640 Thrashed: 1
Page: 786641 Thrashed: 1
Page: 786642 Thrashed: 1
Page: 786643 Thrashed: 1
Page: 786644 Thrashed: 1
Page: 786645 Thrashed: 1
Page: 786646 Thrashed: 1
Page: 786647 Thrashed: 1
Page: 786648 Thrashed: 1
Page: 786649 Thrashed: 1
Page: 786650 Thrashed: 1
Page: 786651 Thrashed: 1
Page: 786652 Thrashed: 1
Page: 786653 Thrashed: 1
Page: 786654 Thrashed: 1
Page: 786655 Thrashed: 1
Page: 786656 Thrashed: 1
Page: 786657 Thrashed: 1
Page: 786658 Thrashed: 1
Page: 786659 Thrashed: 1
Page: 786660 Thrashed: 1
Page: 786661 Thrashed: 1
Page: 786662 Thrashed: 1
Page: 786663 Thrashed: 1
Page: 786664 Thrashed: 1
Page: 786665 Thrashed: 1
Page: 786666 Thrashed: 1
Page: 786667 Thrashed: 1
Page: 786668 Thrashed: 1
Page: 786669 Thrashed: 1
Page: 786670 Thrashed: 1
Page: 786671 Thrashed: 1
Page: 786672 Thrashed: 1
Page: 786673 Thrashed: 1
Page: 786674 Thrashed: 1
Page: 786675 Thrashed: 1
Page: 786676 Thrashed: 1
Page: 786677 Thrashed: 1
Page: 786678 Thrashed: 1
Page: 786679 Thrashed: 1
Page: 786680 Thrashed: 1
Page: 786681 Thrashed: 1
Page: 786682 Thrashed: 1
Page: 786683 Thrashed: 1
Page: 786684 Thrashed: 1
Page: 786685 Thrashed: 1
Page: 786686 Thrashed: 1
Page: 786687 Thrashed: 1
Page: 786688 Thrashed: 1
Page: 786689 Thrashed: 1
Page: 786690 Thrashed: 1
Page: 786691 Thrashed: 1
Page: 786692 Thrashed: 1
Page: 786693 Thrashed: 1
Page: 786694 Thrashed: 1
Page: 786695 Thrashed: 1
Page: 786696 Thrashed: 1
Page: 786697 Thrashed: 1
Page: 786698 Thrashed: 1
Page: 786699 Thrashed: 1
Page: 786700 Thrashed: 1
Page: 786701 Thrashed: 1
Page: 786702 Thrashed: 1
Page: 786703 Thrashed: 1
Page: 786704 Thrashed: 1
Page: 786705 Thrashed: 1
Page: 786706 Thrashed: 1
Page: 786707 Thrashed: 1
Page: 786708 Thrashed: 1
Page: 786709 Thrashed: 1
Page: 786710 Thrashed: 1
Page: 786711 Thrashed: 1
Page: 786712 Thrashed: 1
Page: 786713 Thrashed: 1
Page: 786714 Thrashed: 1
Page: 786715 Thrashed: 1
Page: 786716 Thrashed: 1
Page: 786717 Thrashed: 1
Page: 786718 Thrashed: 1
Page: 786719 Thrashed: 1
Page: 786720 Thrashed: 2
Page: 786721 Thrashed: 2
Page: 786722 Thrashed: 2
Page: 786723 Thrashed: 2
Page: 786724 Thrashed: 2
Page: 786725 Thrashed: 2
Page: 786726 Thrashed: 2
Page: 786727 Thrashed: 2
Page: 786728 Thrashed: 2
Page: 786729 Thrashed: 2
Page: 786730 Thrashed: 2
Page: 786731 Thrashed: 2
Page: 786732 Thrashed: 2
Page: 786733 Thrashed: 2
Page: 786734 Thrashed: 2
Page: 786735 Thrashed: 2
Page: 786736 Thrashed: 2
Page: 786737 Thrashed: 2
Page: 786738 Thrashed: 2
Page: 786739 Thrashed: 2
Page: 786740 Thrashed: 2
Page: 786741 Thrashed: 2
Page: 786742 Thrashed: 2
Page: 786743 Thrashed: 2
Page: 786744 Thrashed: 2
Page: 786745 Thrashed: 2
Page: 786746 Thrashed: 2
Page: 786747 Thrashed: 2
Page: 786748 Thrashed: 2
Page: 786749 Thrashed: 2
Page: 786750 Thrashed: 2
Page: 786751 Thrashed: 2
Page: 786752 Thrashed: 2
Page: 786753 Thrashed: 2
Page: 786754 Thrashed: 2
Page: 786755 Thrashed: 2
Page: 786756 Thrashed: 2
Page: 786757 Thrashed: 2
Page: 786758 Thrashed: 2
Page: 786759 Thrashed: 2
Page: 786760 Thrashed: 2
Page: 786761 Thrashed: 2
Page: 786762 Thrashed: 2
Page: 786763 Thrashed: 2
Page: 786764 Thrashed: 2
Page: 786765 Thrashed: 2
Page: 786766 Thrashed: 2
Page: 786767 Thrashed: 2
Page: 786768 Thrashed: 1
Page: 786769 Thrashed: 1
Page: 786770 Thrashed: 1
Page: 786771 Thrashed: 1
Page: 786772 Thrashed: 1
Page: 786773 Thrashed: 1
Page: 786774 Thrashed: 1
Page: 786775 Thrashed: 1
Page: 786776 Thrashed: 1
Page: 786777 Thrashed: 1
Page: 786778 Thrashed: 1
Page: 786779 Thrashed: 1
Page: 786780 Thrashed: 1
Page: 786781 Thrashed: 1
Page: 786782 Thrashed: 1
Page: 786783 Thrashed: 1
Page: 786784 Thrashed: 1
Page: 786785 Thrashed: 1
Page: 786786 Thrashed: 1
Page: 786787 Thrashed: 1
Page: 786788 Thrashed: 1
Page: 786789 Thrashed: 1
Page: 786790 Thrashed: 1
Page: 786791 Thrashed: 1
Page: 786792 Thrashed: 1
Page: 786793 Thrashed: 1
Page: 786794 Thrashed: 1
Page: 786795 Thrashed: 1
Page: 786796 Thrashed: 1
Page: 786797 Thrashed: 1
Page: 786798 Thrashed: 1
Page: 786799 Thrashed: 1
Page: 786800 Thrashed: 2
Page: 786801 Thrashed: 2
Page: 786802 Thrashed: 2
Page: 786803 Thrashed: 2
Page: 786804 Thrashed: 2
Page: 786805 Thrashed: 2
Page: 786806 Thrashed: 2
Page: 786807 Thrashed: 2
Page: 786808 Thrashed: 2
Page: 786809 Thrashed: 2
Page: 786810 Thrashed: 2
Page: 786811 Thrashed: 2
Page: 786812 Thrashed: 2
Page: 786813 Thrashed: 2
Page: 786814 Thrashed: 2
Page: 786815 Thrashed: 2
Page: 786816 Thrashed: 2
Page: 786817 Thrashed: 2
Page: 786818 Thrashed: 2
Page: 786819 Thrashed: 2
Page: 786820 Thrashed: 2
Page: 786821 Thrashed: 2
Page: 786822 Thrashed: 2
Page: 786823 Thrashed: 2
Page: 786824 Thrashed: 2
Page: 786825 Thrashed: 2
Page: 786826 Thrashed: 2
Page: 786827 Thrashed: 2
Page: 786828 Thrashed: 2
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 2
Page: 786831 Thrashed: 2
Page: 786832 Thrashed: 2
Page: 786833 Thrashed: 2
Page: 786834 Thrashed: 2
Page: 786835 Thrashed: 2
Page: 786836 Thrashed: 2
Page: 786837 Thrashed: 2
Page: 786838 Thrashed: 2
Page: 786839 Thrashed: 2
Page: 786840 Thrashed: 2
Page: 786841 Thrashed: 2
Page: 786842 Thrashed: 2
Page: 786843 Thrashed: 2
Page: 786844 Thrashed: 2
Page: 786845 Thrashed: 2
Page: 786846 Thrashed: 2
Page: 786847 Thrashed: 2
Page: 786848 Thrashed: 1
Page: 786849 Thrashed: 1
Page: 786850 Thrashed: 1
Page: 786851 Thrashed: 1
Page: 786852 Thrashed: 1
Page: 786853 Thrashed: 1
Page: 786854 Thrashed: 1
Page: 786855 Thrashed: 1
Page: 786856 Thrashed: 1
Page: 786857 Thrashed: 1
Page: 786858 Thrashed: 1
Page: 786859 Thrashed: 1
Page: 786860 Thrashed: 1
Page: 786861 Thrashed: 1
Page: 786862 Thrashed: 1
Page: 786863 Thrashed: 1
Page: 786864 Thrashed: 1
Page: 786865 Thrashed: 1
Page: 786866 Thrashed: 1
Page: 786867 Thrashed: 1
Page: 786868 Thrashed: 1
Page: 786869 Thrashed: 1
Page: 786870 Thrashed: 1
Page: 786871 Thrashed: 1
Page: 786872 Thrashed: 1
Page: 786873 Thrashed: 1
Page: 786874 Thrashed: 1
Page: 786875 Thrashed: 1
Page: 786876 Thrashed: 1
Page: 786877 Thrashed: 1
Page: 786878 Thrashed: 1
Page: 786879 Thrashed: 1
Page: 786880 Thrashed: 1
Page: 786881 Thrashed: 1
Page: 786882 Thrashed: 1
Page: 786883 Thrashed: 1
Page: 786884 Thrashed: 1
Page: 786885 Thrashed: 1
Page: 786886 Thrashed: 1
Page: 786887 Thrashed: 1
Page: 786888 Thrashed: 1
Page: 786889 Thrashed: 1
Page: 786890 Thrashed: 1
Page: 786891 Thrashed: 1
Page: 786892 Thrashed: 1
Page: 786893 Thrashed: 1
Page: 786894 Thrashed: 1
Page: 786895 Thrashed: 1
Page: 786896 Thrashed: 1
Page: 786897 Thrashed: 1
Page: 786898 Thrashed: 1
Page: 786899 Thrashed: 1
Page: 786900 Thrashed: 1
Page: 786901 Thrashed: 1
Page: 786902 Thrashed: 1
Page: 786903 Thrashed: 1
Page: 786904 Thrashed: 1
Page: 786905 Thrashed: 1
Page: 786906 Thrashed: 1
Page: 786907 Thrashed: 1
Page: 786908 Thrashed: 1
Page: 786909 Thrashed: 1
Page: 786910 Thrashed: 1
Page: 786911 Thrashed: 1
Page: 786912 Thrashed: 1
Page: 786913 Thrashed: 1
Page: 786914 Thrashed: 1
Page: 786915 Thrashed: 1
Page: 786916 Thrashed: 1
Page: 786917 Thrashed: 1
Page: 786918 Thrashed: 1
Page: 786919 Thrashed: 1
Page: 786920 Thrashed: 1
Page: 786921 Thrashed: 1
Page: 786922 Thrashed: 1
Page: 786923 Thrashed: 1
Page: 786924 Thrashed: 1
Page: 786925 Thrashed: 1
Page: 786926 Thrashed: 1
Page: 786927 Thrashed: 1
Page: 786928 Thrashed: 1
Page: 786929 Thrashed: 1
Page: 786930 Thrashed: 1
Page: 786931 Thrashed: 1
Page: 786932 Thrashed: 1
Page: 786933 Thrashed: 1
Page: 786934 Thrashed: 1
Page: 786935 Thrashed: 1
Page: 786936 Thrashed: 1
Page: 786937 Thrashed: 1
Page: 786938 Thrashed: 1
Page: 786939 Thrashed: 1
Page: 786940 Thrashed: 1
Page: 786941 Thrashed: 1
Page: 786942 Thrashed: 1
Page: 786943 Thrashed: 1
Page: 786944 Thrashed: 2
Page: 786945 Thrashed: 2
Page: 786946 Thrashed: 2
Page: 786947 Thrashed: 2
Page: 786948 Thrashed: 2
Page: 786949 Thrashed: 2
Page: 786950 Thrashed: 2
Page: 786951 Thrashed: 2
Page: 786952 Thrashed: 2
Page: 786953 Thrashed: 2
Page: 786954 Thrashed: 2
Page: 786955 Thrashed: 2
Page: 786956 Thrashed: 2
Page: 786957 Thrashed: 2
Page: 786958 Thrashed: 2
Page: 786959 Thrashed: 2
Page: 786960 Thrashed: 2
Page: 786961 Thrashed: 2
Page: 786962 Thrashed: 2
Page: 786963 Thrashed: 2
Page: 786964 Thrashed: 2
Page: 786965 Thrashed: 2
Page: 786966 Thrashed: 2
Page: 786967 Thrashed: 2
Page: 786968 Thrashed: 2
Page: 786969 Thrashed: 2
Page: 786970 Thrashed: 2
Page: 786971 Thrashed: 2
Page: 786972 Thrashed: 2
Page: 786973 Thrashed: 2
Page: 786974 Thrashed: 2
Page: 786975 Thrashed: 2
Page: 786976 Thrashed: 2
Page: 786977 Thrashed: 2
Page: 786978 Thrashed: 2
Page: 786979 Thrashed: 2
Page: 786980 Thrashed: 2
Page: 786981 Thrashed: 2
Page: 786982 Thrashed: 2
Page: 786983 Thrashed: 2
Page: 786984 Thrashed: 2
Page: 786985 Thrashed: 2
Page: 786986 Thrashed: 2
Page: 786987 Thrashed: 2
Page: 786988 Thrashed: 2
Page: 786989 Thrashed: 2
Page: 786990 Thrashed: 2
Page: 786991 Thrashed: 2
Page: 786992 Thrashed: 2
Page: 786993 Thrashed: 2
Page: 786994 Thrashed: 2
Page: 786995 Thrashed: 2
Page: 786996 Thrashed: 2
Page: 786997 Thrashed: 2
Page: 786998 Thrashed: 2
Page: 786999 Thrashed: 2
Page: 787000 Thrashed: 2
Page: 787001 Thrashed: 2
Page: 787002 Thrashed: 2
Page: 787003 Thrashed: 2
Page: 787004 Thrashed: 2
Page: 787005 Thrashed: 2
Page: 787006 Thrashed: 2
Page: 787007 Thrashed: 2
Page: 787008 Thrashed: 3
Page: 787009 Thrashed: 3
Page: 787010 Thrashed: 3
Page: 787011 Thrashed: 3
Page: 787012 Thrashed: 3
Page: 787013 Thrashed: 3
Page: 787014 Thrashed: 3
Page: 787015 Thrashed: 3
Page: 787016 Thrashed: 3
Page: 787017 Thrashed: 3
Page: 787018 Thrashed: 3
Page: 787019 Thrashed: 3
Page: 787020 Thrashed: 3
Page: 787021 Thrashed: 3
Page: 787022 Thrashed: 3
Page: 787023 Thrashed: 3
Page: 787024 Thrashed: 2
Page: 787025 Thrashed: 2
Page: 787026 Thrashed: 2
Page: 787027 Thrashed: 2
Page: 787028 Thrashed: 2
Page: 787029 Thrashed: 2
Page: 787030 Thrashed: 2
Page: 787031 Thrashed: 2
Page: 787032 Thrashed: 2
Page: 787033 Thrashed: 2
Page: 787034 Thrashed: 2
Page: 787035 Thrashed: 2
Page: 787036 Thrashed: 2
Page: 787037 Thrashed: 2
Page: 787038 Thrashed: 2
Page: 787039 Thrashed: 2
Page: 787040 Thrashed: 2
Page: 787041 Thrashed: 2
Page: 787042 Thrashed: 2
Page: 787043 Thrashed: 2
Page: 787044 Thrashed: 2
Page: 787045 Thrashed: 2
Page: 787046 Thrashed: 2
Page: 787047 Thrashed: 2
Page: 787048 Thrashed: 2
Page: 787049 Thrashed: 2
Page: 787050 Thrashed: 2
Page: 787051 Thrashed: 2
Page: 787052 Thrashed: 2
Page: 787053 Thrashed: 2
Page: 787054 Thrashed: 2
Page: 787055 Thrashed: 2
Page: 787056 Thrashed: 2
Page: 787057 Thrashed: 2
Page: 787058 Thrashed: 2
Page: 787059 Thrashed: 2
Page: 787060 Thrashed: 2
Page: 787061 Thrashed: 2
Page: 787062 Thrashed: 2
Page: 787063 Thrashed: 2
Page: 787064 Thrashed: 2
Page: 787065 Thrashed: 2
Page: 787066 Thrashed: 2
Page: 787067 Thrashed: 2
Page: 787068 Thrashed: 2
Page: 787069 Thrashed: 2
Page: 787070 Thrashed: 2
Page: 787071 Thrashed: 2
Page: 787072 Thrashed: 2
Page: 787073 Thrashed: 2
Page: 787074 Thrashed: 2
Page: 787075 Thrashed: 2
Page: 787076 Thrashed: 2
Page: 787077 Thrashed: 2
Page: 787078 Thrashed: 2
Page: 787079 Thrashed: 2
Page: 787080 Thrashed: 2
Page: 787081 Thrashed: 2
Page: 787082 Thrashed: 2
Page: 787083 Thrashed: 2
Page: 787084 Thrashed: 2
Page: 787085 Thrashed: 2
Page: 787086 Thrashed: 2
Page: 787087 Thrashed: 2
Page: 787088 Thrashed: 2
Page: 787089 Thrashed: 2
Page: 787090 Thrashed: 2
Page: 787091 Thrashed: 2
Page: 787092 Thrashed: 2
Page: 787093 Thrashed: 2
Page: 787094 Thrashed: 2
Page: 787095 Thrashed: 2
Page: 787096 Thrashed: 2
Page: 787097 Thrashed: 2
Page: 787098 Thrashed: 2
Page: 787099 Thrashed: 2
Page: 787100 Thrashed: 2
Page: 787101 Thrashed: 2
Page: 787102 Thrashed: 2
Page: 787103 Thrashed: 2
Page: 787104 Thrashed: 3
Page: 787105 Thrashed: 3
Page: 787106 Thrashed: 3
Page: 787107 Thrashed: 3
Page: 787108 Thrashed: 3
Page: 787109 Thrashed: 3
Page: 787110 Thrashed: 3
Page: 787111 Thrashed: 3
Page: 787112 Thrashed: 3
Page: 787113 Thrashed: 3
Page: 787114 Thrashed: 3
Page: 787115 Thrashed: 3
Page: 787116 Thrashed: 3
Page: 787117 Thrashed: 3
Page: 787118 Thrashed: 3
Page: 787119 Thrashed: 3
Page: 787120 Thrashed: 3
Page: 787121 Thrashed: 3
Page: 787122 Thrashed: 3
Page: 787123 Thrashed: 3
Page: 787124 Thrashed: 3
Page: 787125 Thrashed: 3
Page: 787126 Thrashed: 3
Page: 787127 Thrashed: 3
Page: 787128 Thrashed: 3
Page: 787129 Thrashed: 3
Page: 787130 Thrashed: 3
Page: 787131 Thrashed: 3
Page: 787132 Thrashed: 3
Page: 787133 Thrashed: 3
Page: 787134 Thrashed: 3
Page: 787135 Thrashed: 3
Page: 787136 Thrashed: 2
Page: 787137 Thrashed: 2
Page: 787138 Thrashed: 2
Page: 787139 Thrashed: 2
Page: 787140 Thrashed: 2
Page: 787141 Thrashed: 2
Page: 787142 Thrashed: 2
Page: 787143 Thrashed: 2
Page: 787144 Thrashed: 2
Page: 787145 Thrashed: 2
Page: 787146 Thrashed: 2
Page: 787147 Thrashed: 2
Page: 787148 Thrashed: 2
Page: 787149 Thrashed: 2
Page: 787150 Thrashed: 2
Page: 787151 Thrashed: 2
Page: 787152 Thrashed: 2
Page: 787153 Thrashed: 2
Page: 787154 Thrashed: 2
Page: 787155 Thrashed: 2
Page: 787156 Thrashed: 2
Page: 787157 Thrashed: 2
Page: 787158 Thrashed: 2
Page: 787159 Thrashed: 2
Page: 787160 Thrashed: 2
Page: 787161 Thrashed: 2
Page: 787162 Thrashed: 2
Page: 787163 Thrashed: 2
Page: 787164 Thrashed: 2
Page: 787165 Thrashed: 2
Page: 787166 Thrashed: 2
Page: 787167 Thrashed: 2
Page: 787168 Thrashed: 1
Page: 787169 Thrashed: 1
Page: 787170 Thrashed: 1
Page: 787171 Thrashed: 1
Page: 787172 Thrashed: 1
Page: 787173 Thrashed: 1
Page: 787174 Thrashed: 1
Page: 787175 Thrashed: 1
Page: 787176 Thrashed: 1
Page: 787177 Thrashed: 1
Page: 787178 Thrashed: 1
Page: 787179 Thrashed: 1
Page: 787180 Thrashed: 1
Page: 787181 Thrashed: 1
Page: 787182 Thrashed: 1
Page: 787183 Thrashed: 1
Page: 787184 Thrashed: 2
Page: 787185 Thrashed: 2
Page: 787186 Thrashed: 2
Page: 787187 Thrashed: 2
Page: 787188 Thrashed: 2
Page: 787189 Thrashed: 2
Page: 787190 Thrashed: 2
Page: 787191 Thrashed: 2
Page: 787192 Thrashed: 2
Page: 787193 Thrashed: 2
Page: 787194 Thrashed: 2
Page: 787195 Thrashed: 2
Page: 787196 Thrashed: 2
Page: 787197 Thrashed: 2
Page: 787198 Thrashed: 2
Page: 787199 Thrashed: 2
Page: 787200 Thrashed: 2
Page: 787201 Thrashed: 2
Page: 787202 Thrashed: 2
Page: 787203 Thrashed: 2
Page: 787204 Thrashed: 2
Page: 787205 Thrashed: 2
Page: 787206 Thrashed: 2
Page: 787207 Thrashed: 2
Page: 787208 Thrashed: 2
Page: 787209 Thrashed: 2
Page: 787210 Thrashed: 2
Page: 787211 Thrashed: 2
Page: 787212 Thrashed: 2
Page: 787213 Thrashed: 2
Page: 787214 Thrashed: 2
Page: 787215 Thrashed: 2
Page: 787216 Thrashed: 1
Page: 787217 Thrashed: 1
Page: 787218 Thrashed: 1
Page: 787219 Thrashed: 1
Page: 787220 Thrashed: 1
Page: 787221 Thrashed: 1
Page: 787222 Thrashed: 1
Page: 787223 Thrashed: 1
Page: 787224 Thrashed: 1
Page: 787225 Thrashed: 1
Page: 787226 Thrashed: 1
Page: 787227 Thrashed: 1
Page: 787228 Thrashed: 1
Page: 787229 Thrashed: 1
Page: 787230 Thrashed: 1
Page: 787231 Thrashed: 1
Page: 787232 Thrashed: 1
Page: 787233 Thrashed: 1
Page: 787234 Thrashed: 1
Page: 787235 Thrashed: 1
Page: 787236 Thrashed: 1
Page: 787237 Thrashed: 1
Page: 787238 Thrashed: 1
Page: 787239 Thrashed: 1
Page: 787240 Thrashed: 1
Page: 787241 Thrashed: 1
Page: 787242 Thrashed: 1
Page: 787243 Thrashed: 1
Page: 787244 Thrashed: 1
Page: 787245 Thrashed: 1
Page: 787246 Thrashed: 1
Page: 787247 Thrashed: 1
Page: 787248 Thrashed: 1
Page: 787249 Thrashed: 1
Page: 787250 Thrashed: 1
Page: 787251 Thrashed: 1
Page: 787252 Thrashed: 1
Page: 787253 Thrashed: 1
Page: 787254 Thrashed: 1
Page: 787255 Thrashed: 1
Page: 787256 Thrashed: 1
Page: 787257 Thrashed: 1
Page: 787258 Thrashed: 1
Page: 787259 Thrashed: 1
Page: 787260 Thrashed: 1
Page: 787261 Thrashed: 1
Page: 787262 Thrashed: 1
Page: 787263 Thrashed: 1
Page: 787264 Thrashed: 2
Page: 787265 Thrashed: 2
Page: 787266 Thrashed: 2
Page: 787267 Thrashed: 2
Page: 787268 Thrashed: 2
Page: 787269 Thrashed: 2
Page: 787270 Thrashed: 2
Page: 787271 Thrashed: 2
Page: 787272 Thrashed: 2
Page: 787273 Thrashed: 2
Page: 787274 Thrashed: 2
Page: 787275 Thrashed: 2
Page: 787276 Thrashed: 2
Page: 787277 Thrashed: 2
Page: 787278 Thrashed: 2
Page: 787279 Thrashed: 2
Page: 787280 Thrashed: 1
Page: 787281 Thrashed: 1
Page: 787282 Thrashed: 1
Page: 787283 Thrashed: 1
Page: 787284 Thrashed: 1
Page: 787285 Thrashed: 1
Page: 787286 Thrashed: 1
Page: 787287 Thrashed: 1
Page: 787288 Thrashed: 1
Page: 787289 Thrashed: 1
Page: 787290 Thrashed: 1
Page: 787291 Thrashed: 1
Page: 787292 Thrashed: 1
Page: 787293 Thrashed: 1
Page: 787294 Thrashed: 1
Page: 787295 Thrashed: 1
Page: 787296 Thrashed: 2
Page: 787297 Thrashed: 2
Page: 787298 Thrashed: 2
Page: 787299 Thrashed: 2
Page: 787300 Thrashed: 2
Page: 787301 Thrashed: 2
Page: 787302 Thrashed: 2
Page: 787303 Thrashed: 2
Page: 787304 Thrashed: 2
Page: 787305 Thrashed: 2
Page: 787306 Thrashed: 2
Page: 787307 Thrashed: 2
Page: 787308 Thrashed: 2
Page: 787309 Thrashed: 2
Page: 787310 Thrashed: 2
Page: 787311 Thrashed: 2
Page: 787312 Thrashed: 2
Page: 787313 Thrashed: 2
Page: 787314 Thrashed: 2
Page: 787315 Thrashed: 2
Page: 787316 Thrashed: 2
Page: 787317 Thrashed: 2
Page: 787318 Thrashed: 2
Page: 787319 Thrashed: 2
Page: 787320 Thrashed: 2
Page: 787321 Thrashed: 2
Page: 787322 Thrashed: 2
Page: 787323 Thrashed: 2
Page: 787324 Thrashed: 2
Page: 787325 Thrashed: 2
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 2
Page: 787328 Thrashed: 3
Page: 787329 Thrashed: 3
Page: 787330 Thrashed: 3
Page: 787331 Thrashed: 3
Page: 787332 Thrashed: 3
Page: 787333 Thrashed: 3
Page: 787334 Thrashed: 3
Page: 787335 Thrashed: 3
Page: 787336 Thrashed: 3
Page: 787337 Thrashed: 3
Page: 787338 Thrashed: 3
Page: 787339 Thrashed: 3
Page: 787340 Thrashed: 3
Page: 787341 Thrashed: 3
Page: 787342 Thrashed: 3
Page: 787343 Thrashed: 3
Page: 787344 Thrashed: 2
Page: 787345 Thrashed: 2
Page: 787346 Thrashed: 2
Page: 787347 Thrashed: 2
Page: 787348 Thrashed: 2
Page: 787349 Thrashed: 2
Page: 787350 Thrashed: 2
Page: 787351 Thrashed: 2
Page: 787352 Thrashed: 2
Page: 787353 Thrashed: 2
Page: 787354 Thrashed: 2
Page: 787355 Thrashed: 2
Page: 787356 Thrashed: 2
Page: 787357 Thrashed: 2
Page: 787358 Thrashed: 2
Page: 787359 Thrashed: 2
Page: 787360 Thrashed: 2
Page: 787361 Thrashed: 2
Page: 787362 Thrashed: 2
Page: 787363 Thrashed: 2
Page: 787364 Thrashed: 2
Page: 787365 Thrashed: 2
Page: 787366 Thrashed: 2
Page: 787367 Thrashed: 2
Page: 787368 Thrashed: 2
Page: 787369 Thrashed: 2
Page: 787370 Thrashed: 2
Page: 787371 Thrashed: 2
Page: 787372 Thrashed: 2
Page: 787373 Thrashed: 2
Page: 787374 Thrashed: 2
Page: 787375 Thrashed: 2
Page: 787376 Thrashed: 2
Page: 787377 Thrashed: 2
Page: 787378 Thrashed: 2
Page: 787379 Thrashed: 2
Page: 787380 Thrashed: 2
Page: 787381 Thrashed: 2
Page: 787382 Thrashed: 2
Page: 787383 Thrashed: 2
Page: 787384 Thrashed: 2
Page: 787385 Thrashed: 2
Page: 787386 Thrashed: 2
Page: 787387 Thrashed: 2
Page: 787388 Thrashed: 2
Page: 787389 Thrashed: 2
Page: 787390 Thrashed: 2
Page: 787391 Thrashed: 2
Page: 787392 Thrashed: 3
Page: 787393 Thrashed: 3
Page: 787394 Thrashed: 3
Page: 787395 Thrashed: 3
Page: 787396 Thrashed: 3
Page: 787397 Thrashed: 3
Page: 787398 Thrashed: 3
Page: 787399 Thrashed: 3
Page: 787400 Thrashed: 3
Page: 787401 Thrashed: 3
Page: 787402 Thrashed: 3
Page: 787403 Thrashed: 3
Page: 787404 Thrashed: 3
Page: 787405 Thrashed: 3
Page: 787406 Thrashed: 3
Page: 787407 Thrashed: 3
Page: 787408 Thrashed: 4
Page: 787409 Thrashed: 4
Page: 787410 Thrashed: 4
Page: 787411 Thrashed: 4
Page: 787412 Thrashed: 4
Page: 787413 Thrashed: 4
Page: 787414 Thrashed: 4
Page: 787415 Thrashed: 4
Page: 787416 Thrashed: 4
Page: 787417 Thrashed: 4
Page: 787418 Thrashed: 4
Page: 787419 Thrashed: 4
Page: 787420 Thrashed: 4
Page: 787421 Thrashed: 4
Page: 787422 Thrashed: 4
Page: 787423 Thrashed: 4
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 3
Page: 787426 Thrashed: 3
Page: 787427 Thrashed: 3
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 3
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 3
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 3
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 3
Page: 787441 Thrashed: 3
Page: 787442 Thrashed: 3
Page: 787443 Thrashed: 3
Page: 787444 Thrashed: 3
Page: 787445 Thrashed: 3
Page: 787446 Thrashed: 3
Page: 787447 Thrashed: 3
Page: 787448 Thrashed: 3
Page: 787449 Thrashed: 3
Page: 787450 Thrashed: 3
Page: 787451 Thrashed: 3
Page: 787452 Thrashed: 3
Page: 787453 Thrashed: 3
Page: 787454 Thrashed: 3
Page: 787455 Thrashed: 3
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 2
Page: 787473 Thrashed: 2
Page: 787474 Thrashed: 2
Page: 787475 Thrashed: 2
Page: 787476 Thrashed: 2
Page: 787477 Thrashed: 2
Page: 787478 Thrashed: 2
Page: 787479 Thrashed: 2
Page: 787480 Thrashed: 2
Page: 787481 Thrashed: 2
Page: 787482 Thrashed: 2
Page: 787483 Thrashed: 2
Page: 787484 Thrashed: 2
Page: 787485 Thrashed: 2
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 2
Page: 787488 Thrashed: 2
Page: 787489 Thrashed: 2
Page: 787490 Thrashed: 2
Page: 787491 Thrashed: 2
Page: 787492 Thrashed: 2
Page: 787493 Thrashed: 2
Page: 787494 Thrashed: 2
Page: 787495 Thrashed: 2
Page: 787496 Thrashed: 2
Page: 787497 Thrashed: 2
Page: 787498 Thrashed: 2
Page: 787499 Thrashed: 2
Page: 787500 Thrashed: 2
Page: 787501 Thrashed: 2
Page: 787502 Thrashed: 2
Page: 787503 Thrashed: 2
Page: 787504 Thrashed: 2
Page: 787505 Thrashed: 2
Page: 787506 Thrashed: 2
Page: 787507 Thrashed: 2
Page: 787508 Thrashed: 2
Page: 787509 Thrashed: 2
Page: 787510 Thrashed: 2
Page: 787511 Thrashed: 2
Page: 787512 Thrashed: 2
Page: 787513 Thrashed: 2
Page: 787514 Thrashed: 2
Page: 787515 Thrashed: 2
Page: 787516 Thrashed: 2
Page: 787517 Thrashed: 2
Page: 787518 Thrashed: 2
Page: 787519 Thrashed: 2
Page: 787520 Thrashed: 2
Page: 787521 Thrashed: 2
Page: 787522 Thrashed: 2
Page: 787523 Thrashed: 2
Page: 787524 Thrashed: 2
Page: 787525 Thrashed: 2
Page: 787526 Thrashed: 2
Page: 787527 Thrashed: 2
Page: 787528 Thrashed: 2
Page: 787529 Thrashed: 2
Page: 787530 Thrashed: 2
Page: 787531 Thrashed: 2
Page: 787532 Thrashed: 2
Page: 787533 Thrashed: 2
Page: 787534 Thrashed: 2
Page: 787535 Thrashed: 2
Page: 787536 Thrashed: 2
Page: 787537 Thrashed: 2
Page: 787538 Thrashed: 2
Page: 787539 Thrashed: 2
Page: 787540 Thrashed: 2
Page: 787541 Thrashed: 2
Page: 787542 Thrashed: 2
Page: 787543 Thrashed: 2
Page: 787544 Thrashed: 2
Page: 787545 Thrashed: 2
Page: 787546 Thrashed: 2
Page: 787547 Thrashed: 2
Page: 787548 Thrashed: 2
Page: 787549 Thrashed: 2
Page: 787550 Thrashed: 2
Page: 787551 Thrashed: 2
Page: 787552 Thrashed: 2
Page: 787553 Thrashed: 2
Page: 787554 Thrashed: 2
Page: 787555 Thrashed: 2
Page: 787556 Thrashed: 2
Page: 787557 Thrashed: 2
Page: 787558 Thrashed: 2
Page: 787559 Thrashed: 2
Page: 787560 Thrashed: 2
Page: 787561 Thrashed: 2
Page: 787562 Thrashed: 2
Page: 787563 Thrashed: 2
Page: 787564 Thrashed: 2
Page: 787565 Thrashed: 2
Page: 787566 Thrashed: 2
Page: 787567 Thrashed: 2
Page: 787568 Thrashed: 2
Page: 787569 Thrashed: 2
Page: 787570 Thrashed: 2
Page: 787571 Thrashed: 2
Page: 787572 Thrashed: 2
Page: 787573 Thrashed: 2
Page: 787574 Thrashed: 2
Page: 787575 Thrashed: 2
Page: 787576 Thrashed: 2
Page: 787577 Thrashed: 2
Page: 787578 Thrashed: 2
Page: 787579 Thrashed: 2
Page: 787580 Thrashed: 2
Page: 787581 Thrashed: 2
Page: 787582 Thrashed: 2
Page: 787583 Thrashed: 2
Page: 787584 Thrashed: 2
Page: 787585 Thrashed: 2
Page: 787586 Thrashed: 2
Page: 787587 Thrashed: 2
Page: 787588 Thrashed: 2
Page: 787589 Thrashed: 2
Page: 787590 Thrashed: 2
Page: 787591 Thrashed: 2
Page: 787592 Thrashed: 2
Page: 787593 Thrashed: 2
Page: 787594 Thrashed: 2
Page: 787595 Thrashed: 2
Page: 787596 Thrashed: 2
Page: 787597 Thrashed: 2
Page: 787598 Thrashed: 2
Page: 787599 Thrashed: 2
Page: 787600 Thrashed: 2
Page: 787601 Thrashed: 2
Page: 787602 Thrashed: 2
Page: 787603 Thrashed: 2
Page: 787604 Thrashed: 2
Page: 787605 Thrashed: 2
Page: 787606 Thrashed: 2
Page: 787607 Thrashed: 2
Page: 787608 Thrashed: 2
Page: 787609 Thrashed: 2
Page: 787610 Thrashed: 2
Page: 787611 Thrashed: 2
Page: 787612 Thrashed: 2
Page: 787613 Thrashed: 2
Page: 787614 Thrashed: 2
Page: 787615 Thrashed: 2
Page: 787616 Thrashed: 2
Page: 787617 Thrashed: 2
Page: 787618 Thrashed: 2
Page: 787619 Thrashed: 2
Page: 787620 Thrashed: 2
Page: 787621 Thrashed: 2
Page: 787622 Thrashed: 2
Page: 787623 Thrashed: 2
Page: 787624 Thrashed: 2
Page: 787625 Thrashed: 2
Page: 787626 Thrashed: 2
Page: 787627 Thrashed: 2
Page: 787628 Thrashed: 2
Page: 787629 Thrashed: 2
Page: 787630 Thrashed: 2
Page: 787631 Thrashed: 2
Page: 787632 Thrashed: 1
Page: 787633 Thrashed: 1
Page: 787634 Thrashed: 1
Page: 787635 Thrashed: 1
Page: 787636 Thrashed: 1
Page: 787637 Thrashed: 1
Page: 787638 Thrashed: 1
Page: 787639 Thrashed: 1
Page: 787640 Thrashed: 1
Page: 787641 Thrashed: 1
Page: 787642 Thrashed: 1
Page: 787643 Thrashed: 1
Page: 787644 Thrashed: 1
Page: 787645 Thrashed: 1
Page: 787646 Thrashed: 1
Page: 787647 Thrashed: 1
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 2
Page: 787665 Thrashed: 2
Page: 787666 Thrashed: 2
Page: 787667 Thrashed: 2
Page: 787668 Thrashed: 2
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787671 Thrashed: 2
Page: 787672 Thrashed: 2
Page: 787673 Thrashed: 2
Page: 787674 Thrashed: 2
Page: 787675 Thrashed: 2
Page: 787676 Thrashed: 2
Page: 787677 Thrashed: 2
Page: 787678 Thrashed: 2
Page: 787679 Thrashed: 2
Page: 787680 Thrashed: 2
Page: 787681 Thrashed: 2
Page: 787682 Thrashed: 2
Page: 787683 Thrashed: 2
Page: 787684 Thrashed: 2
Page: 787685 Thrashed: 2
Page: 787686 Thrashed: 2
Page: 787687 Thrashed: 2
Page: 787688 Thrashed: 2
Page: 787689 Thrashed: 2
Page: 787690 Thrashed: 2
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 2
Page: 787693 Thrashed: 2
Page: 787694 Thrashed: 2
Page: 787695 Thrashed: 2
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 3
Page: 787699 Thrashed: 3
Page: 787700 Thrashed: 3
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 3
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 3
Page: 787712 Thrashed: 4
Page: 787713 Thrashed: 4
Page: 787714 Thrashed: 4
Page: 787715 Thrashed: 4
Page: 787716 Thrashed: 4
Page: 787717 Thrashed: 4
Page: 787718 Thrashed: 4
Page: 787719 Thrashed: 4
Page: 787720 Thrashed: 4
Page: 787721 Thrashed: 4
Page: 787722 Thrashed: 4
Page: 787723 Thrashed: 4
Page: 787724 Thrashed: 4
Page: 787725 Thrashed: 4
Page: 787726 Thrashed: 4
Page: 787727 Thrashed: 4
Page: 787728 Thrashed: 3
Page: 787729 Thrashed: 3
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787732 Thrashed: 3
Page: 787733 Thrashed: 3
Page: 787734 Thrashed: 3
Page: 787735 Thrashed: 3
Page: 787736 Thrashed: 3
Page: 787737 Thrashed: 3
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 3
Page: 787740 Thrashed: 3
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 3
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 3
Page: 787750 Thrashed: 3
Page: 787751 Thrashed: 3
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 3
Page: 787765 Thrashed: 3
Page: 787766 Thrashed: 3
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 3
Page: 787769 Thrashed: 3
Page: 787770 Thrashed: 3
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 3
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 3
Page: 787777 Thrashed: 3
Page: 787778 Thrashed: 3
Page: 787779 Thrashed: 3
Page: 787780 Thrashed: 3
Page: 787781 Thrashed: 3
Page: 787782 Thrashed: 3
Page: 787783 Thrashed: 3
Page: 787784 Thrashed: 3
Page: 787785 Thrashed: 3
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 3
Page: 787788 Thrashed: 3
Page: 787789 Thrashed: 3
Page: 787790 Thrashed: 3
Page: 787791 Thrashed: 3
Page: 787792 Thrashed: 3
Page: 787793 Thrashed: 3
Page: 787794 Thrashed: 3
Page: 787795 Thrashed: 3
Page: 787796 Thrashed: 3
Page: 787797 Thrashed: 3
Page: 787798 Thrashed: 3
Page: 787799 Thrashed: 3
Page: 787800 Thrashed: 3
Page: 787801 Thrashed: 3
Page: 787802 Thrashed: 3
Page: 787803 Thrashed: 3
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 2
Page: 787809 Thrashed: 2
Page: 787810 Thrashed: 2
Page: 787811 Thrashed: 2
Page: 787812 Thrashed: 2
Page: 787813 Thrashed: 2
Page: 787814 Thrashed: 2
Page: 787815 Thrashed: 2
Page: 787816 Thrashed: 2
Page: 787817 Thrashed: 2
Page: 787818 Thrashed: 2
Page: 787819 Thrashed: 2
Page: 787820 Thrashed: 2
Page: 787821 Thrashed: 2
Page: 787822 Thrashed: 2
Page: 787823 Thrashed: 2
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 3
Page: 787827 Thrashed: 3
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 3
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 3
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 3
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 3
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 3
Page: 787873 Thrashed: 3
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 3
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 3
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 3
Page: 787888 Thrashed: 3
Page: 787889 Thrashed: 3
Page: 787890 Thrashed: 3
Page: 787891 Thrashed: 3
Page: 787892 Thrashed: 3
Page: 787893 Thrashed: 3
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 3
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 3
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 3
Page: 787903 Thrashed: 3
Page: 787904 Thrashed: 3
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 3
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 3
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 3
Page: 787937 Thrashed: 3
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 3
Page: 787940 Thrashed: 3
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 3
Page: 787943 Thrashed: 3
Page: 787944 Thrashed: 3
Page: 787945 Thrashed: 3
Page: 787946 Thrashed: 3
Page: 787947 Thrashed: 3
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page_tot_thrash: 3040
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 58
dma_migration_write 1
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.647192
[0-25]: 0.066097, [26-50]: 0.018258, [51-75]: 0.915645, [76-100]: 0.000000
Pcie_write_utilization: 0.665208
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:   222150----T:  2411434 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1478.247070)
F:   222802----T:   225407 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225407----T:   233647 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233647----T:   236252 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233653----T:   242355 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   236252----T:   244492 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   244492----T:   251357 	 St: c0040000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   244493----T:   253195 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   251357----T:   254787 	 St: c004c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   254787----T:   261652 	 St: c04f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   254791----T:   263493 	 St: c0040000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   261652----T:   265082 	 St: c04fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   265082----T:   270156 	 St: c0170000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   265086----T:   273788 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   270156----T:   275230 	 St: c0178000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   275230----T:   277835 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275237----T:   283939 	 St: c0170000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   277835----T:   286075 	 St: c0051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   286075----T:   289505 	 St: c02a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   286087----T:   294789 	 St: c0050000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   289505----T:   296370 	 St: c02a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   296370----T:   298975 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296381----T:   305083 	 St: c02a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   298975----T:   307215 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   307215----T:   315917 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   307227----T:   315929 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   315917----T:   318522 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315930----T:   324632 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   318522----T:   326762 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   326762----T:   329367 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326775----T:   335477 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   329367----T:   337607 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337607----T:   340212 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337620----T:   346322 	 St: c0180000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   340212----T:   355907 	 St: c0061000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   355907----T:   358707 	 St: c02b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   355920----T:   364622 	 St: c0060000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   358707----T:   366487 	 St: c02b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   364622----T:   373324 	 St: c0070000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   366487----T:   369092 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369092----T:   377332 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   373324----T:   382026 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   377332----T:   379937 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379937----T:   395632 	 St: c03e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   382026----T:   390728 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   395632----T:   398237 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395645----T:   404347 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   398237----T:   406477 	 St: c0191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   404347----T:   413049 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   406477----T:   409082 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   409082----T:   417322 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   413049----T:   421751 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   417322----T:   419927 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419927----T:   450650 	 St: c0001000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421751----T:   430453 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   450650----T:   455291 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   450663----T:   459365 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   455291----T:   460806 	 St: c0547000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   459365----T:   468067 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   460806----T:   468128 	 St: c0120000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   468067----T:   476769 	 St: c0020000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   468128----T:   471214 	 St: c012d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   471214----T:   476729 	 St: c0250000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   476729----T:   481370 	 St: c0259000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   476769----T:   485471 	 St: c0030000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   481370----T:   483975 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   483975----T:   492215 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   485471----T:   494173 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   492215----T:   496027 	 St: c0380000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   494173----T:   502875 	 St: c0120000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   496027----T:   524869 	 St: c0385000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:   502875----T:   511577 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   511577----T:   520279 	 St: c0130000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   524869----T:   527474 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   524879----T:   533581 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   527474----T:   535714 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   533581----T:   542283 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   535714----T:   538319 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538319----T:   546559 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   542283----T:   550985 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   546559----T:   549359 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   549359----T:   557139 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   550985----T:   559687 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   557139----T:   573302 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   559687----T:   568389 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   568389----T:   577091 	 St: c0260000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   573302----T:   575907 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575907----T:   591602 	 St: c0561000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   577091----T:   585793 	 St: c0140000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   585793----T:   594495 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   591602----T:   600304 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   594495----T:   603197 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   600304----T:   602909 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602909----T:   611149 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   603197----T:   611899 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   611149----T:   623103 	 St: c0080000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   611899----T:   620601 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   620601----T:   629303 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   623103----T:   688646 	 St: c0097000 Sz: 561152 	 Sm: 0 	 T: memcpy_h2d(44.255909)
F:   629303----T:   638005 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   638005----T:   646707 	 St: c0080000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   688646----T:   704809 	 St: c0150000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   688654----T:   697356 	 St: c0090000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   697356----T:   706058 	 St: c00a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   704809----T:   751056 	 St: c01a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:   706058----T:   714760 	 St: c00b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   714760----T:   723462 	 St: c00c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   723463----T:   732165 	 St: c00d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   751056----T:   759296 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   759296----T:   761901 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   761901----T:   793094 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:   793094----T:   809257 	 St: c0280000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   793601----T:   809764 	 St: c00e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:   809257----T:   817959 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   817959----T:   820564 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820564----T:   888931 	 St: c02f1000 Sz: 585728 	 Sm: 0 	 T: memcpy_h2d(46.162727)
F:   888931----T:   895343 	 St: c0410000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   895343----T:   899155 	 St: c041b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   899155----T:   901955 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   901955----T:   909735 	 St: c0422000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   909735----T:   918437 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   918437----T:   921042 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918844----T:   927546 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:   921042----T:   929282 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   929282----T:   933501 	 St: c04d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   933501----T:   939462 	 St: c04d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   939462----T:   958439 	 St: c0440000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:   958439----T:  1009392 	 St: c0466000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  1009392----T:  1018094 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1018094----T:  1079401 	 St: c0580000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1079401----T:  1082006 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082006----T:  1090246 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1090246----T:  1092851 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092851----T:  1101091 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1093396----T:  1102098 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1101091----T:  1107956 	 St: c0040000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1102098----T:  1110800 	 St: c0150000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1107956----T:  1125995 	 St: c004c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  1110800----T:  1119502 	 St: c0160000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1119502----T:  1128204 	 St: c01a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1125995----T:  1142158 	 St: c0170000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1128204----T:  1136906 	 St: c01b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1136906----T:  1145608 	 St: c0280000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1142158----T:  1149023 	 St: c04f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1145608----T:  1154310 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1149023----T:  1159579 	 St: c04fc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  1154310----T:  1163012 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1159579----T:  1175742 	 St: c02a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1163012----T:  1171714 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1171714----T:  1180416 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1175742----T:  1184444 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1180416----T:  1189118 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1184444----T:  1200607 	 St: c03d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1189118----T:  1197820 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1197820----T:  1206522 	 St: c0180000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1200607----T:  1203212 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203212----T:  1211452 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1206522----T:  1215224 	 St: c0170000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1211452----T:  1220154 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1215224----T:  1223926 	 St: c02a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1220154----T:  1228856 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1223926----T:  1232628 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1228856----T:  1237558 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1232628----T:  1241330 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1237558----T:  1241370 	 St: c0380000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1241330----T:  1250032 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1241370----T:  1247782 	 St: c0385000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1247782----T:  1250387 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1250032----T:  1258734 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1250387----T:  1266082 	 St: c0541000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1258734----T:  1282406 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  1266082----T:  1268687 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268687----T:  1276927 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1276927----T:  1279532 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279532----T:  1287772 	 St: c0071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1282406----T:  1291108 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1287772----T:  1311444 	 St: c0120000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1291108----T:  1299810 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1299810----T:  1308512 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1308512----T:  1317214 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1311444----T:  1323398 	 St: c0080000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  1317214----T:  1325916 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1323398----T:  1328913 	 St: c0097000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1325916----T:  1334618 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1328913----T:  1331518 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331518----T:  1339758 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1334618----T:  1343320 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1339758----T:  1348460 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1343320----T:  1352022 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1348460----T:  1352272 	 St: c03f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1352022----T:  1360724 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1352272----T:  1358684 	 St: c03f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1358684----T:  1390818 	 St: c00a0000 Sz: 270336 	 Sm: 0 	 T: memcpy_h2d(21.697502)
F:  1360724----T:  1369426 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1369426----T:  1378128 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1378128----T:  1386830 	 St: c0120000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1386830----T:  1395532 	 St: c0130000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1390818----T:  1413551 	 St: c00e2000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  1395532----T:  1404234 	 St: c0140000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1404234----T:  1412936 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1412936----T:  1421638 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1413551----T:  1420416 	 St: c0560000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1420416----T:  1430972 	 St: c056c000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  1421638----T:  1430340 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1430340----T:  1439042 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1430972----T:  1435191 	 St: c0020000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1435191----T:  1441152 	 St: c0026000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1439042----T:  1447744 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1441152----T:  1449854 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1447744----T:  1456446 	 St: c01c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1449854----T:  1458556 	 St: c0150000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1456446----T:  1465148 	 St: c01d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1458556----T:  1461161 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461161----T:  1469401 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1465148----T:  1473850 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1469401----T:  1472006 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1472006----T:  1480246 	 St: c0161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1473850----T:  1482552 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1480246----T:  1482851 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482552----T:  1491254 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1482851----T:  1491091 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1491091----T:  1507254 	 St: c0280000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1491254----T:  1499956 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1499956----T:  1508658 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1507254----T:  1515956 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1508658----T:  1517360 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1515956----T:  1532119 	 St: c0360000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1517360----T:  1526062 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1526062----T:  1542225 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1532119----T:  1538080 	 St: c03a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1538080----T:  1542299 	 St: c03aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1542225----T:  1550927 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1542299----T:  1544904 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544904----T:  1553144 	 St: c03b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1550927----T:  1559629 	 St: c04a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1553144----T:  1555749 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1555749----T:  1563989 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1559629----T:  1568331 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1563989----T:  1580152 	 St: c0170000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1568331----T:  1577033 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1577033----T:  1585735 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1580152----T:  1582757 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582757----T:  1590997 	 St: c01a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1585735----T:  1594437 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1590997----T:  1593602 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593602----T:  1601842 	 St: c01b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1594437----T:  1603139 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1601842----T:  1605272 	 St: c02a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1603139----T:  1626811 	 St: c0460000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  1605272----T:  1612137 	 St: c02a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1612137----T:  1614742 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614742----T:  1622982 	 St: c0391000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1622982----T:  1625587 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625587----T:  1633827 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1626811----T:  1650483 	 St: c04d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  1633827----T:  1687603 	 St: c0590000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1687603----T:  1690208 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1690208----T:  1698448 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1698448----T:  1714611 	 St: c02b0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1714611----T:  1723313 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1723313----T:  1732015 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1732015----T:  1734620 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734620----T:  1742860 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1742860----T:  1745465 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1745465----T:  1753705 	 St: c03e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1753705----T:  1756310 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1756310----T:  1764550 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1764550----T:  1769191 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1765049----T:  1773751 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1769191----T:  1774706 	 St: c0547000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1773751----T:  1782453 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1774706----T:  1777311 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1777311----T:  1785551 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1782453----T:  1791155 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1785551----T:  1794253 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1791155----T:  1799857 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1794253----T:  1796858 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796858----T:  1820061 	 St: c0121000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  1799857----T:  1808559 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1808559----T:  1832231 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  1820061----T:  1828763 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1828763----T:  1837465 	 St: c01c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1832231----T:  1840933 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1837465----T:  1840070 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840070----T:  1848310 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1840933----T:  1849635 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1848310----T:  1871982 	 St: c0200000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1849635----T:  1858337 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1858337----T:  1867039 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1867039----T:  1875741 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1871982----T:  1874782 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1874782----T:  1897515 	 St: c02e2000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  1875741----T:  1884443 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1884443----T:  1893145 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1893145----T:  1901847 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1897515----T:  1913678 	 St: c0340000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1901847----T:  1910549 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1910549----T:  1919251 	 St: c01e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1913678----T:  1922380 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1919251----T:  1927953 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1922380----T:  1924985 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924985----T:  2000883 	 St: c0411000 Sz: 651264 	 Sm: 0 	 T: memcpy_h2d(51.247807)
F:  1927953----T:  1936655 	 St: c0260000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1936655----T:  1945357 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1945357----T:  1954059 	 St: c0280000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1954059----T:  1962761 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1962761----T:  1971463 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1971464----T:  1980166 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1980166----T:  1988868 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1988868----T:  1997570 	 St: c01f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1997570----T:  2006272 	 St: c0050000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2000883----T:  2024555 	 St: c04d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2006273----T:  2014975 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2024555----T:  2027160 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027160----T:  2035400 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2035400----T:  2089176 	 St: c0590000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  2089176----T:  2105339 	 St: c0230000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2105339----T:  2107944 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2107944----T:  2116184 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2116184----T:  2132347 	 St: c0360000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2132347----T:  2134952 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134952----T:  2143192 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2143192----T:  2151894 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2151894----T:  2160596 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2160596----T:  2163396 	 St: c0520000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2163396----T:  2171176 	 St: c0522000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2171176----T:  2179878 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2171474----T:  2180176 	 St: c0060000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2179878----T:  2182483 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182483----T:  2190723 	 St: c0531000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2633584----T:  3699174 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(719.507080)
F:  2634280----T:  2636885 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634280----T:  2642982 	 St: c0040000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2636885----T:  2645125 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2642982----T:  2651684 	 St: c0070000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2651405----T:  2654010 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651684----T:  2667847 	 St: c0220000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2667847----T:  2698570 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  2667847----T:  2676549 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2676549----T:  2685251 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2685252----T:  2693954 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2698570----T:  2714733 	 St: c01e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2807030----T:  2809635 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807030----T:  2815732 	 St: c02a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2809635----T:  2817875 	 St: c01d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2832578----T:  2835183 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832578----T:  2841280 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2841280----T:  2849982 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2849982----T:  2858684 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2858684----T:  2889407 	 St: c0201000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  2858684----T:  2867386 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2867386----T:  2876088 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2876088----T:  2884790 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2884790----T:  2915983 	 St: c03c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2889407----T:  2898109 	 St: c02a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2898109----T:  2914272 	 St: c02f0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2914272----T:  2922974 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2915983----T:  2924685 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2922974----T:  2925579 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924685----T:  2933387 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2925579----T:  2933819 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2933387----T:  2942089 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2933819----T:  2942521 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2942089----T:  2950791 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2950791----T:  2959493 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2959493----T:  2975656 	 St: c0400000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2975656----T:  3036963 	 St: c0380000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  2975656----T:  2991819 	 St: c0460000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3036963----T:  3039568 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039568----T:  3047808 	 St: c0251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3052283----T:  3054888 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3052283----T:  3075955 	 St: c0480000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3054888----T:  3063128 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3067631----T:  3070236 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3070236----T:  3078476 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3075955----T:  3099627 	 St: c04d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3082915----T:  3085520 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085520----T:  3093760 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3098091----T:  3100696 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100696----T:  3108936 	 St: c0291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3148644----T:  3151249 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3151249----T:  3159489 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3163892----T:  3166497 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3166497----T:  3174737 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3179173----T:  3181778 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179173----T:  3187875 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3181778----T:  3190018 	 St: c0331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3254772----T:  3257377 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254772----T:  3263474 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3263474----T:  3272176 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3272176----T:  3280878 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3280878----T:  3289580 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3289580----T:  3298282 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3298282----T:  3321954 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3321954----T:  3405383 	 St: c0401000 Sz: 716800 	 Sm: 0 	 T: memcpy_h2d(56.332882)
F:  3321954----T:  3360673 	 St: c0500000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3360673----T:  3369375 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3369376----T:  3378078 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3405383----T:  3429055 	 St: c04d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3429055----T:  3437757 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3460247----T:  3462852 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460247----T:  3468949 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3462852----T:  3471092 	 St: c04b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3468949----T:  3485112 	 St: c0020000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3485112----T:  3523831 	 St: c0500000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  3485112----T:  3516305 	 St: c0040000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3516305----T:  3577612 	 St: c0080000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3523831----T:  3539994 	 St: c0560000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3539994----T:  3593770 	 St: c0590000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  3577613----T:  3699173 	 St: c0100000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  3593770----T:  3596375 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596375----T:  3604615 	 St: c04c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3699174----T:  3701779 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3699174----T:  3702260 	 St: 0 Sz: 12288 	 Sm: 0 	 T: device_sync(2.083727)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3254874(cycle), 2197.754150(us)
Tot_kernel_exec_time_and_fault_time: 9586149(cycle), 6472.754395(us)
Tot_memcpy_h2d_time: 2522367(cycle), 1703.151245(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2522367(cycle), 1703.151245(us)
Tot_devicesync_time: 5691(cycle), 3.842674(us)
Tot_writeback_time: 1886762(cycle), 1273.978394(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1892453(cycle), 1277.821045(us)
GPGPU-Sim: *** exit detected ***
