// Seed: 1281024315
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3 = id_2;
  logic id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    output wor id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign id_4 = (1 < id_2);
endmodule
