
**------------------------------------------------
** Start                     (unconditional)
**------------------------------------------------

`perform(task=powerup)

**------------------------------------------------
** Supply and References     (7:0,   0000_0000_0000_00ff)
**------------------------------------------------

`simcase(bit=0  task=sup_vbg)
`simcase(bit=0  task=sup_ib)

`simcase(bit=1  task=sup_vdd_vout)
`simcase(bit=1  task=sup_vdd_ilim)
`simcase(bit=1  task=sup_vdd_mon)
`simcase(bit=1  task=sup_vdd_iload)

`simcase(bit=2  task=sup_vcc_vout)
`simcase(bit=2  task=sup_vcc_ilim)
`simcase(bit=2  task=sup_vcc_mon)

`simcase(bit=3  task=sup_cldo_vout)
`simcase(bit=3  task=sup_cldo_ilim)
`simcase(bit=3  task=sup_cldo_mon)

`simcase(bit=4  task=sup_ot)
`simcase(bit=5  task=sup_ips)
`simcase(bit=5  task=sup_ips_mon)
`simcase(bit=6  task=sup_isupply)

**------------------------------------------------
** DSI3 Interface            (15:8,  0000_0000_0000_ff00)
**------------------------------------------------

`simcase(bit=8  task=dsi_tr_vout)
`simcase(bit=8  task=dsi_tr_vout_dac)
`simcase(bit=8  task=dsi_tr_rout)
`simcase(bit=8  task=dsi_tr_ilim)
`simcase(bit=8  task=dsi_tr_sr)
`simcase(bit=9  task=dsi_tr_mon)
`simcase(bit=10 task=dsi_rec_th)
`simcase(bit=11 task=dsi_short2vsup)
`simcase(bit=12 task=dsi_iquiet)
`simcase(bit=12 task=dsi_iquiet_dac)

*----------

*simcase(bit=14 task=dsi_tr_debug)
*simcase(bit=15 task=dsi_rec_debug)

**------------------------------------------------
** SPI                       (23:16, 0000_0000_00ff_0000)
**------------------------------------------------

**------------------------------------------------
** Command and Data Memory   (31:24, 0000_0000_ff00_0000)
**------------------------------------------------

*simcase(bit=24  task=otp)

**------------------------------------------------
** Interrupt System          (39:32, 0000_00ff_0000_0000)
**------------------------------------------------

**------------------------------------------------
** Timebase                  (47:40, 0000_ff00_0000_0000)
**------------------------------------------------

`simcase(bit=40 task=timebase_osc)
`simcase(bit=41 task=timebase_pll)
`simcase(bit=42 task=timebase_clkref_filter)
`simcase(bit=43 task=timebase_clk_switch)
`simcase(bit=44 task=timebase_clk_ready)

*----------

`simcase(bit=46 task=timebase_osc_debug)
`simcase(bit=47 task=timebase_pll_debug)

**------------------------------------------------
** Miscellaneous             (63:48, ffff_0000_0000_0000)
**------------------------------------------------

`simcase(bit=48 task=pads_vout)
`simcase(bit=49 task=pads_th)
`simcase(bit=50 task=pads_pull)
`simcase(bit=51 task=pads_leak)

*----------

`simcase(bit=62 task=iddq)
`simcase(bit=63 task=scan)

**------------------------------------------------
** End                     (unconditional)
**------------------------------------------------

**------------------------------------------------
**------------------------------------------------

