 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 09:04:20 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U0/p2_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MYTOP              140000                saed32lvt_ss0p95v125c
  MULT_3             35000                 saed32lvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                 0.00000    0.00000
  clock network delay (ideal)           0.00000    0.00000
  U0/p2_reg_0_/CLK (DFFARX1_LVT)        0.00000 #  0.00000 r
  U0/p2_reg_0_/Q (DFFARX1_LVT)          0.12633    0.12633 f
  U0/c_reg_0_/D (DFFARX1_LVT)           0.00000    0.12633 f
  data arrival time                                0.12633

  clock clk (rise edge)                 0.00000    0.00000
  clock network delay (ideal)           0.00000    0.00000
  clock uncertainty                     0.10000    0.10000
  U0/c_reg_0_/CLK (DFFARX1_LVT)         0.00000    0.10000 r
  library hold time                    -0.00445    0.09555
  data required time                               0.09555
  -----------------------------------------------------------
  data required time                               0.09555
  data arrival time                               -0.12633
  -----------------------------------------------------------
  slack (MET)                                      0.03078


1
