// Seed: 166477721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10#(.id_11(id_12)),
    id_13,
    id_14,
    id_15
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_15 = 0;
  wire id_16;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply1 id_7
    , id_15,
    output tri1 id_8,
    output supply0 id_9,
    output wor id_10
    , id_16,
    output wor id_11,
    input supply0 id_12,
    output wor id_13
);
  assign id_1 = id_12;
  xor primCall (id_9, id_16, id_12, id_4, id_2, id_15);
  assign id_16 = 1;
  assign id_9  = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16
  );
endmodule
