Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Apr 19 00:06:56 2016
| Host         : DESKTOP-RDRSAI4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file READER_timing_summary_routed.rpt -rpx READER_timing_summary_routed.rpx
| Design       : READER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CDIV/Q_INT_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SEGMENTS_DISPLAY/FREQ_DIV_reg[15]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.258        0.000                      0                   93        0.254        0.000                      0                   93        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.258        0.000                      0                   93        0.254        0.000                      0                   93        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.712%)  route 1.676ns (74.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.798     7.403    DEB/RESET_COUNTER
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    DEB/C_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[4]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.661    DEB/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.712%)  route 1.676ns (74.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.798     7.403    DEB/RESET_COUNTER
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    DEB/C_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[5]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.661    DEB/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.712%)  route 1.676ns (74.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.798     7.403    DEB/RESET_COUNTER
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    DEB/C_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[6]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.661    DEB/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.712%)  route 1.676ns (74.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.798     7.403    DEB/RESET_COUNTER
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    DEB/C_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  DEB/COUNTER_reg[7]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.661    DEB/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 DEB/COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/BTNDB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.704ns (27.198%)  route 1.884ns (72.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.629     5.150    DEB/C_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  DEB/COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  DEB/COUNTER_reg[15]/Q
                         net (fo=2, routed)           0.812     6.418    DEB/COUNTER_reg[15]
    SLICE_X59Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.542 r  DEB/BTNDB_i_3/O
                         net (fo=1, routed)           1.072     7.615    DEB/BTNDB_i_3_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  DEB/BTNDB_i_1/O
                         net (fo=1, routed)           0.000     7.739    DEB/BTNDB_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  DEB/BTNDB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.508    14.849    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/BTNDB_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y31         FDRE (Setup_fdre_C_D)        0.029    15.117    DEB/BTNDB_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.477%)  route 1.531ns (72.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.653     7.258    DEB/RESET_COUNTER
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    DEB/C_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    DEB/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.477%)  route 1.531ns (72.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.653     7.258    DEB/RESET_COUNTER
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    DEB/C_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    DEB/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.477%)  route 1.531ns (72.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.653     7.258    DEB/RESET_COUNTER
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    DEB/C_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    DEB/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 DEB/REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/COUNTER_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.477%)  route 1.531ns (72.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.626     5.147    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  DEB/REG_reg[1]/Q
                         net (fo=3, routed)           0.878     6.481    DEB/p_1_in
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  DEB/COUNTER[0]_i_1/O
                         net (fo=20, routed)          0.653     7.258    DEB/RESET_COUNTER
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    DEB/C_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  DEB/COUNTER_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    DEB/COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 CDIV/Q_INT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.623     5.144    CDIV/C_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CDIV/Q_INT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  CDIV/Q_INT_reg[1]/Q
                         net (fo=1, routed)           0.541     6.203    CDIV/Q_INT_reg_n_0_[1]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.860 r  CDIV/Q_INT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.860    CDIV/Q_INT_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  CDIV/Q_INT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.977    CDIV/Q_INT_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  CDIV/Q_INT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    CDIV/Q_INT_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  CDIV/Q_INT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    CDIV/Q_INT_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  CDIV/Q_INT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.328    CDIV/Q_INT_reg[16]_i_1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.445 r  CDIV/Q_INT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.445    CDIV/Q_INT_reg[20]_i_1_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.768 r  CDIV/Q_INT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    CDIV/Q_INT_reg[24]_i_1_n_6
    SLICE_X60Y34         FDRE                                         r  CDIV/Q_INT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    CDIV/C_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  CDIV/Q_INT_reg[25]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)        0.109    15.201    CDIV/Q_INT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    CDIV/C_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  CDIV/Q_INT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  CDIV/Q_INT_reg[22]/Q
                         net (fo=1, routed)           0.114     1.751    CDIV/Q_INT_reg_n_0_[22]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  CDIV/Q_INT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    CDIV/Q_INT_reg[20]_i_1_n_5
    SLICE_X60Y33         FDRE                                         r  CDIV/Q_INT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.984    CDIV/C_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  CDIV/Q_INT_reg[22]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.134     1.606    CDIV/Q_INT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    CDIV/C_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CDIV/Q_INT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CDIV/Q_INT_reg[2]/Q
                         net (fo=1, routed)           0.114     1.746    CDIV/Q_INT_reg_n_0_[2]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  CDIV/Q_INT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    CDIV/Q_INT_reg[0]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  CDIV/Q_INT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.852     1.979    CDIV/C_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CDIV/Q_INT_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    CDIV/Q_INT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    CDIV/C_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CDIV/Q_INT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CDIV/Q_INT_reg[14]/Q
                         net (fo=1, routed)           0.114     1.749    CDIV/Q_INT_reg_n_0_[14]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  CDIV/Q_INT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    CDIV/Q_INT_reg[12]_i_1_n_5
    SLICE_X60Y31         FDRE                                         r  CDIV/Q_INT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    CDIV/C_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CDIV/Q_INT_reg[14]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    CDIV/Q_INT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    CDIV/C_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CDIV/Q_INT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CDIV/Q_INT_reg[18]/Q
                         net (fo=1, routed)           0.114     1.750    CDIV/Q_INT_reg_n_0_[18]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  CDIV/Q_INT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    CDIV/Q_INT_reg[16]_i_1_n_5
    SLICE_X60Y32         FDRE                                         r  CDIV/Q_INT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.983    CDIV/C_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CDIV/Q_INT_reg[18]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.605    CDIV/Q_INT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    CDIV/C_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CDIV/Q_INT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CDIV/Q_INT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    CDIV/Q_INT_reg_n_0_[6]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  CDIV/Q_INT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    CDIV/Q_INT_reg[4]_i_1_n_5
    SLICE_X60Y29         FDRE                                         r  CDIV/Q_INT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    CDIV/C_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CDIV/Q_INT_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    CDIV/Q_INT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    SEGMENTS_DISPLAY/FREQ_DIV_reg_n_0_[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    SEGMENTS_DISPLAY/FREQ_DIV_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    SEGMENTS_DISPLAY/FREQ_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    SEGMENTS_DISPLAY/FREQ_DIV_reg_n_0_[2]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SEGMENTS_DISPLAY/FREQ_DIV_reg[0]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.977    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    SEGMENTS_DISPLAY/FREQ_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    SEGMENTS_DISPLAY/FREQ_DIV_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  SEGMENTS_DISPLAY/FREQ_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    SEGMENTS_DISPLAY/FREQ_DIV_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    SEGMENTS_DISPLAY/C_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SEGMENTS_DISPLAY/FREQ_DIV_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    SEGMENTS_DISPLAY/FREQ_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 CDIV/Q_INT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/Q_INT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    CDIV/C_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CDIV/Q_INT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CDIV/Q_INT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    CDIV/Q_INT_reg_n_0_[10]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  CDIV/Q_INT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    CDIV/Q_INT_reg[8]_i_1_n_5
    SLICE_X60Y30         FDRE                                         r  CDIV/Q_INT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    CDIV/C_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CDIV/Q_INT_reg[10]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    CDIV/Q_INT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEB/BTNDB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB/BTNDB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/BTNDB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DEB/BTNDB_reg/Q
                         net (fo=10, routed)          0.168     1.779    DEB/BTNDB
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  DEB/BTNDB_i_1/O
                         net (fo=1, routed)           0.000     1.824    DEB/BTNDB_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  DEB/BTNDB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    DEB/C_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  DEB/BTNDB_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.561    DEB/BTNDB_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   CDIV/Q_INT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   CDIV/Q_INT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   CDIV/Q_INT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CDIV/Q_INT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CDIV/Q_INT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CDIV/Q_INT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CDIV/Q_INT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   CDIV/Q_INT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   CDIV/Q_INT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CDIV/Q_INT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CDIV/Q_INT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CDIV/Q_INT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CDIV/Q_INT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CDIV/Q_INT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CDIV/Q_INT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CDIV/Q_INT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CDIV/Q_INT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   DEB/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   DEB/COUNTER_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CDIV/Q_INT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CDIV/Q_INT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CDIV/Q_INT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CDIV/Q_INT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CDIV/Q_INT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CDIV/Q_INT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CDIV/Q_INT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CDIV/Q_INT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CDIV/Q_INT_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CDIV/Q_INT_reg[24]/C



