Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 21:45:46 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (49)
7. checking multiple_clock (671)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (671)
--------------------------------
 There are 671 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                 1526        0.061        0.000                      0                 1526        3.000        0.000                       0                   677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          0.008        0.000                      0                 1526        0.134        0.000                      0                 1526        3.650        0.000                       0                   673  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        0.008        0.000                      0                 1526        0.134        0.000                      0                 1526        3.650        0.000                       0                   673  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          0.008        0.000                      0                 1526        0.061        0.000                      0                 1526  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        0.008        0.000                      0                 1526        0.061        0.000                      0                 1526  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.126ns (24.660%)  route 6.495ns (75.340%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 7.723 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.360     7.702    drawer/a1_n_8
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.485     7.723    drawer/clk108mhz
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.488     8.212    
                         clock uncertainty           -0.073     8.139    
    SLICE_X53Y138        FDSE (Setup_fdse_C_S)       -0.429     7.710    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.259ns (25.665%)  route 6.543ns (74.335%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.433     7.945    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  drawer/a1/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.069    drawer/a1_n_5
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.259ns (25.668%)  route 6.542ns (74.332%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.432     7.944    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.068 r  drawer/a1/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.068    drawer/a1_n_4
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.032     8.178    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.259ns (25.845%)  route 6.481ns (74.154%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.371     7.884    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.008 r  drawer/a1/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     8.008    drawer/a1_n_3
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.079     8.225    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 2.259ns (26.101%)  route 6.396ns (73.899%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.286     7.798    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.124     7.922 r  drawer/a1/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.922    drawer/a1_n_6
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.686ns (19.818%)  route 6.821ns (80.182%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.749     7.561    drawer/a1/ROM_address
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.579     7.817    drawer/a1/clk108mhz
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.073     8.304    
    SLICE_X72Y144        FDRE (Setup_fdre_C_CE)      -0.408     7.896    drawer/a1/ROM_address_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.686ns (19.823%)  route 6.819ns (80.177%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.747     7.559    drawer/a1/ROM_address
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.578     7.816    drawer/a1/clk108mhz
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/C
                         clock pessimism              0.560     8.376    
                         clock uncertainty           -0.073     8.303    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.372     7.931    drawer/a1/ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.303    accelerometer/adxl/data_out[2]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.546    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.437    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.325    accelerometer/adxl/data_out[0]
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X79Y123        FDRE (Hold_fdre_C_D)         0.070    -0.477    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_sendreceive_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.908%)  route 0.121ns (39.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.587    -0.577    accelerometer/adxl/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  accelerometer/adxl/current_state_sendreceive_reg[3]/Q
                         net (fo=18, routed)          0.121    -0.315    accelerometer/adxl/shift_command_register
    SLICE_X78Y118        LUT5 (Prop_lut5_I3_O)        0.048    -0.267 r  accelerometer/adxl/current_state_sendreceive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/next_state_send_receive__1[2]
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.857    -0.816    accelerometer/adxl/clk108mhz
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.133    -0.431    accelerometer/adxl/current_state_sendreceive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/command_regiset_reg[2][0]/Q
                         net (fo=2, routed)           0.124    -0.309    accelerometer/adxl/command_regiset_reg[2]_0[0]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.477    accelerometer/adxl/data_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.579    -0.585    accelerometer/adxl/clk108mhz
    SLICE_X77Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.066    -0.378    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  accelerometer/adxl/accel_y_sum[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.333    accelerometer/adxl/accel_y_sum[8]_i_4_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.267 r  accelerometer/adxl/accel_y_sum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/accel_y_sum_reg[8]_i_1_n_6
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.849    -0.824    accelerometer/adxl/clk108mhz
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X76Y123        FDRE (Hold_fdre_C_D)         0.134    -0.438    accelerometer/adxl/accel_y_sum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.906%)  route 0.165ns (50.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X80Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.253    accelerometer/adxl/data_out[5]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.546    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.429    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/data_register_reg[7][4]/Q
                         net (fo=2, routed)           0.068    -0.374    accelerometer/adxl/data_register_reg[7]_8[4]
    SLICE_X76Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  accelerometer/adxl/accel_y_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.329    accelerometer/adxl/accel_y_sum[4]_i_5_n_0
    SLICE_X76Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.259 r  accelerometer/adxl/accel_y_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.259    accelerometer/adxl/accel_y_sum_reg[4]_i_1_n_7
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y122        FDRE (Hold_fdre_C_D)         0.134    -0.436    accelerometer/adxl/accel_y_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 microphone/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.552    -0.612    microphone/clk108mhz
    SLICE_X67Y127        FDRE                                         r  microphone/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  microphone/bits_reg[9]/Q
                         net (fo=3, routed)           0.124    -0.347    microphone/p_1_in[10]
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.822    -0.851    microphone/clk108mhz
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.072    -0.526    microphone/LED_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_x_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y127        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/accel_x_sum_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.321    accelerometer/adxl/accel_x_sum_reg[15]
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X77Y128        FDRE (Hold_fdre_C_D)         0.066    -0.503    accelerometer/adxl/accel_x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.718%)  route 0.143ns (50.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.143    -0.300    microphone/p_1_in[3]
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    microphone/clk108mhz
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/C
                         clock pessimism              0.275    -0.548    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.066    -0.482    microphone/LED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y124    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y127    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y127    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y125    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y125    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y124    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.126ns (24.660%)  route 6.495ns (75.340%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 7.723 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.360     7.702    drawer/a1_n_8
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.485     7.723    drawer/clk108mhz
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.488     8.212    
                         clock uncertainty           -0.072     8.140    
    SLICE_X53Y138        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.072     8.141    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.712    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.072     8.141    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.712    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.072     8.141    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.712    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.259ns (25.665%)  route 6.543ns (74.335%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.433     7.945    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  drawer/a1/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.069    drawer/a1_n_5
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.072     8.147    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.178    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.259ns (25.668%)  route 6.542ns (74.332%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.432     7.944    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.068 r  drawer/a1/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.068    drawer/a1_n_4
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.072     8.147    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.032     8.179    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.259ns (25.845%)  route 6.481ns (74.154%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.371     7.884    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.008 r  drawer/a1/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     8.008    drawer/a1_n_3
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.072     8.147    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.079     8.226    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 2.259ns (26.101%)  route 6.396ns (73.899%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.286     7.798    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.124     7.922 r  drawer/a1/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.922    drawer/a1_n_6
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.072     8.147    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.178    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.686ns (19.818%)  route 6.821ns (80.182%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.749     7.561    drawer/a1/ROM_address
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.579     7.817    drawer/a1/clk108mhz
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.072     8.305    
    SLICE_X72Y144        FDRE (Setup_fdre_C_CE)      -0.408     7.897    drawer/a1/ROM_address_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.686ns (19.823%)  route 6.819ns (80.177%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.747     7.559    drawer/a1/ROM_address
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.578     7.816    drawer/a1/clk108mhz
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/C
                         clock pessimism              0.560     8.376    
                         clock uncertainty           -0.072     8.304    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.372     7.932    drawer/a1/ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.303    accelerometer/adxl/data_out[2]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.546    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.437    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.325    accelerometer/adxl/data_out[0]
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X79Y123        FDRE (Hold_fdre_C_D)         0.070    -0.477    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_sendreceive_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.908%)  route 0.121ns (39.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.587    -0.577    accelerometer/adxl/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  accelerometer/adxl/current_state_sendreceive_reg[3]/Q
                         net (fo=18, routed)          0.121    -0.315    accelerometer/adxl/shift_command_register
    SLICE_X78Y118        LUT5 (Prop_lut5_I3_O)        0.048    -0.267 r  accelerometer/adxl/current_state_sendreceive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/next_state_send_receive__1[2]
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.857    -0.816    accelerometer/adxl/clk108mhz
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.133    -0.431    accelerometer/adxl/current_state_sendreceive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/command_regiset_reg[2][0]/Q
                         net (fo=2, routed)           0.124    -0.309    accelerometer/adxl/command_regiset_reg[2]_0[0]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.477    accelerometer/adxl/data_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.579    -0.585    accelerometer/adxl/clk108mhz
    SLICE_X77Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.066    -0.378    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  accelerometer/adxl/accel_y_sum[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.333    accelerometer/adxl/accel_y_sum[8]_i_4_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.267 r  accelerometer/adxl/accel_y_sum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/accel_y_sum_reg[8]_i_1_n_6
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.849    -0.824    accelerometer/adxl/clk108mhz
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X76Y123        FDRE (Hold_fdre_C_D)         0.134    -0.438    accelerometer/adxl/accel_y_sum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.906%)  route 0.165ns (50.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X80Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.253    accelerometer/adxl/data_out[5]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.546    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.429    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/data_register_reg[7][4]/Q
                         net (fo=2, routed)           0.068    -0.374    accelerometer/adxl/data_register_reg[7]_8[4]
    SLICE_X76Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  accelerometer/adxl/accel_y_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.329    accelerometer/adxl/accel_y_sum[4]_i_5_n_0
    SLICE_X76Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.259 r  accelerometer/adxl/accel_y_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.259    accelerometer/adxl/accel_y_sum_reg[4]_i_1_n_7
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X76Y122        FDRE (Hold_fdre_C_D)         0.134    -0.436    accelerometer/adxl/accel_y_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 microphone/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.552    -0.612    microphone/clk108mhz
    SLICE_X67Y127        FDRE                                         r  microphone/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  microphone/bits_reg[9]/Q
                         net (fo=3, routed)           0.124    -0.347    microphone/p_1_in[10]
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.822    -0.851    microphone/clk108mhz
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.072    -0.526    microphone/LED_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_x_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y127        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/accel_x_sum_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.321    accelerometer/adxl/accel_x_sum_reg[15]
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X77Y128        FDRE (Hold_fdre_C_D)         0.066    -0.503    accelerometer/adxl/accel_x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.718%)  route 0.143ns (50.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.143    -0.300    microphone/p_1_in[3]
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    microphone/clk108mhz
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/C
                         clock pessimism              0.275    -0.548    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.066    -0.482    microphone/LED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y124    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y127    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y127    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y125    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y125    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y124    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X78Y123    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X80Y125    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.126ns (24.660%)  route 6.495ns (75.340%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 7.723 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.360     7.702    drawer/a1_n_8
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.485     7.723    drawer/clk108mhz
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.488     8.212    
                         clock uncertainty           -0.073     8.139    
    SLICE_X53Y138        FDSE (Setup_fdse_C_S)       -0.429     7.710    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.259ns (25.665%)  route 6.543ns (74.335%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.433     7.945    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  drawer/a1/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.069    drawer/a1_n_5
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.259ns (25.668%)  route 6.542ns (74.332%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.432     7.944    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.068 r  drawer/a1/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.068    drawer/a1_n_4
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.032     8.178    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.259ns (25.845%)  route 6.481ns (74.154%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.371     7.884    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.008 r  drawer/a1/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     8.008    drawer/a1_n_3
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.079     8.225    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 2.259ns (26.101%)  route 6.396ns (73.899%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.286     7.798    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.124     7.922 r  drawer/a1/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.922    drawer/a1_n_6
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.686ns (19.818%)  route 6.821ns (80.182%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.749     7.561    drawer/a1/ROM_address
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.579     7.817    drawer/a1/clk108mhz
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.073     8.304    
    SLICE_X72Y144        FDRE (Setup_fdre_C_CE)      -0.408     7.896    drawer/a1/ROM_address_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.686ns (19.823%)  route 6.819ns (80.177%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.747     7.559    drawer/a1/ROM_address
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.578     7.816    drawer/a1/clk108mhz
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/C
                         clock pessimism              0.560     8.376    
                         clock uncertainty           -0.073     8.303    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.372     7.931    drawer/a1/ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.303    accelerometer/adxl/data_out[2]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.364    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.325    accelerometer/adxl/data_out[0]
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.073    -0.474    
    SLICE_X79Y123        FDRE (Hold_fdre_C_D)         0.070    -0.404    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_sendreceive_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.908%)  route 0.121ns (39.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.587    -0.577    accelerometer/adxl/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  accelerometer/adxl/current_state_sendreceive_reg[3]/Q
                         net (fo=18, routed)          0.121    -0.315    accelerometer/adxl/shift_command_register
    SLICE_X78Y118        LUT5 (Prop_lut5_I3_O)        0.048    -0.267 r  accelerometer/adxl/current_state_sendreceive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/next_state_send_receive__1[2]
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.857    -0.816    accelerometer/adxl/clk108mhz
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.073    -0.491    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.133    -0.358    accelerometer/adxl/current_state_sendreceive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/command_regiset_reg[2][0]/Q
                         net (fo=2, routed)           0.124    -0.309    accelerometer/adxl/command_regiset_reg[2]_0[0]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.073    -0.463    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.404    accelerometer/adxl/data_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.579    -0.585    accelerometer/adxl/clk108mhz
    SLICE_X77Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.066    -0.378    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  accelerometer/adxl/accel_y_sum[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.333    accelerometer/adxl/accel_y_sum[8]_i_4_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.267 r  accelerometer/adxl/accel_y_sum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/accel_y_sum_reg[8]_i_1_n_6
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.849    -0.824    accelerometer/adxl/clk108mhz
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X76Y123        FDRE (Hold_fdre_C_D)         0.134    -0.365    accelerometer/adxl/accel_y_sum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.906%)  route 0.165ns (50.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X80Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.253    accelerometer/adxl/data_out[5]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.356    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/data_register_reg[7][4]/Q
                         net (fo=2, routed)           0.068    -0.374    accelerometer/adxl/data_register_reg[7]_8[4]
    SLICE_X76Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  accelerometer/adxl/accel_y_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.329    accelerometer/adxl/accel_y_sum[4]_i_5_n_0
    SLICE_X76Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.259 r  accelerometer/adxl/accel_y_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.259    accelerometer/adxl/accel_y_sum_reg[4]_i_1_n_7
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X76Y122        FDRE (Hold_fdre_C_D)         0.134    -0.363    accelerometer/adxl/accel_y_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 microphone/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.552    -0.612    microphone/clk108mhz
    SLICE_X67Y127        FDRE                                         r  microphone/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  microphone/bits_reg[9]/Q
                         net (fo=3, routed)           0.124    -0.347    microphone/p_1_in[10]
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.822    -0.851    microphone/clk108mhz
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.073    -0.525    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.072    -0.453    microphone/LED_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_x_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y127        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/accel_x_sum_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.321    accelerometer/adxl/accel_x_sum_reg[15]
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.073    -0.496    
    SLICE_X77Y128        FDRE (Hold_fdre_C_D)         0.066    -0.430    accelerometer/adxl/accel_x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.718%)  route 0.143ns (50.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.143    -0.300    microphone/p_1_in[3]
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    microphone/clk108mhz
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/C
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.073    -0.475    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.066    -0.409    microphone/LED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.126ns (24.660%)  route 6.495ns (75.340%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 7.723 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.360     7.702    drawer/a1_n_8
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.485     7.723    drawer/clk108mhz
    SLICE_X53Y138        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.488     8.212    
                         clock uncertainty           -0.073     8.139    
    SLICE_X53Y138        FDSE (Setup_fdse_C_S)       -0.429     7.710    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 drawer/a6/ROM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.126ns (24.711%)  route 6.477ns (75.289%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 7.724 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.621    -0.919    drawer/a6/clk108mhz
    SLICE_X35Y138        FDRE                                         r  drawer/a6/ROM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  drawer/a6/ROM_address_reg[0]/Q
                         net (fo=540, routed)         1.940     1.476    drawer/a6/ROM_address_reg_n_0_[0]
    SLICE_X30Y147        LUT6 (Prop_lut6_I0_O)        0.124     1.600 f  drawer/a6/g33_b2__4/O
                         net (fo=1, routed)           0.000     1.600    drawer/a6/g33_b2__4_n_0
    SLICE_X30Y147        MUXF7 (Prop_muxf7_I1_O)      0.214     1.814 f  drawer/a6/vga_b_reg[2]_i_167/O
                         net (fo=1, routed)           0.814     2.628    drawer/a6/vga_b_reg[2]_i_167_n_0
    SLICE_X30Y146        LUT6 (Prop_lut6_I5_O)        0.297     2.925 f  drawer/a6/vga_b[2]_i_104/O
                         net (fo=1, routed)           0.000     2.925    drawer/a6/vga_b[2]_i_104_n_0
    SLICE_X30Y146        MUXF7 (Prop_muxf7_I0_O)      0.241     3.166 f  drawer/a6/vga_b_reg[2]_i_45/O
                         net (fo=1, routed)           0.584     3.750    drawer/a6/vga_b_reg[2]_i_45_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I5_O)        0.298     4.048 f  drawer/a6/vga_b[2]_i_16/O
                         net (fo=1, routed)           0.882     4.929    drawer/a6/vga_b[2]_i_16_n_0
    SLICE_X44Y140        LUT6 (Prop_lut6_I5_O)        0.124     5.053 r  drawer/a6/vga_b[2]_i_5/O
                         net (fo=1, routed)           0.788     5.842    drawer/a1/vga_b_reg[2]_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I4_O)        0.124     5.966 f  drawer/a1/vga_b[2]_i_2/O
                         net (fo=3, routed)           0.836     6.802    drawer/a1/valid_reg_4
    SLICE_X52Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  drawer/a1/vga_r[3]_i_5/O
                         net (fo=1, routed)           0.292     7.218    drawer/a1/vga_r[3]_i_5_n_0
    SLICE_X53Y139        LUT5 (Prop_lut5_I3_O)        0.124     7.342 r  drawer/a1/vga_r[3]_i_1/O
                         net (fo=4, routed)           0.342     7.684    drawer/a1_n_8
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.486     7.724    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.488     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X55Y139        FDSE (Setup_fdse_C_S)       -0.429     7.711    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 2.259ns (25.665%)  route 6.543ns (74.335%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.433     7.945    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.069 r  drawer/a1/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.069    drawer/a1_n_5
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.259ns (25.668%)  route 6.542ns (74.332%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.432     7.944    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.068 r  drawer/a1/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.068    drawer/a1_n_4
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.032     8.178    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.259ns (25.845%)  route 6.481ns (74.154%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.371     7.884    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I1_O)        0.124     8.008 r  drawer/a1/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     8.008    drawer/a1_n_3
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.079     8.225    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 drawer/a5/ROM_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 2.259ns (26.101%)  route 6.396ns (73.899%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.807    -0.733    drawer/a5/clk108mhz
    SLICE_X37Y154        FDRE                                         r  drawer/a5/ROM_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  drawer/a5/ROM_address_reg[1]/Q
                         net (fo=540, routed)         1.520     1.243    drawer/a5/ROM_address_reg_n_0_[1]
    SLICE_X37Y159        LUT6 (Prop_lut6_I1_O)        0.124     1.367 f  drawer/a5/g31_b0__3/O
                         net (fo=1, routed)           0.000     1.367    drawer/a5/g31_b0__3_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.217     1.584 f  drawer/a5/vga_b_reg[0]_i_193/O
                         net (fo=1, routed)           0.859     2.443    drawer/a5/vga_b_reg[0]_i_193_n_0
    SLICE_X37Y159        LUT6 (Prop_lut6_I0_O)        0.299     2.742 f  drawer/a5/vga_b[0]_i_82/O
                         net (fo=1, routed)           0.000     2.742    drawer/a5/vga_b[0]_i_82_n_0
    SLICE_X37Y159        MUXF7 (Prop_muxf7_I1_O)      0.245     2.987 f  drawer/a5/vga_b_reg[0]_i_31/O
                         net (fo=1, routed)           0.620     3.607    drawer/a5/vga_b_reg[0]_i_31_n_0
    SLICE_X40Y154        LUT6 (Prop_lut6_I3_O)        0.298     3.905 f  drawer/a5/vga_b[0]_i_11/O
                         net (fo=1, routed)           0.904     4.809    drawer/a6/data_a5[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I3_O)        0.124     4.933 r  drawer/a6/vga_b[0]_i_4/O
                         net (fo=1, routed)           0.728     5.662    drawer/a1/vga_b_reg[0]
    SLICE_X51Y139        LUT5 (Prop_lut5_I0_O)        0.124     5.786 f  drawer/a1/vga_b[0]_i_2/O
                         net (fo=3, routed)           0.754     6.540    drawer/a1/vga_b[0]_i_2_n_0
    SLICE_X50Y139        LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  drawer/a1/vga_g[3]_i_9/O
                         net (fo=1, routed)           0.725     7.389    drawer/a1/vga_g[3]_i_9_n_0
    SLICE_X51Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.513 r  drawer/a1/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.286     7.798    drawer/a1/vga_g[3]_i_3_n_0
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.124     7.922 r  drawer/a1/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.922    drawer/a1_n_6
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.492     7.730    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.488     8.219    
                         clock uncertainty           -0.073     8.146    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.031     8.177    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 1.686ns (19.818%)  route 6.821ns (80.182%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 7.817 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.749     7.561    drawer/a1/ROM_address
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.579     7.817    drawer/a1/clk108mhz
    SLICE_X72Y144        FDRE                                         r  drawer/a1/ROM_address_reg[0]_rep__2/C
                         clock pessimism              0.560     8.377    
                         clock uncertainty           -0.073     8.304    
    SLICE_X72Y144        FDRE (Setup_fdre_C_CE)      -0.408     7.896    drawer/a1/ROM_address_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/a1/ROM_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.686ns (19.823%)  route 6.819ns (80.177%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.594    -0.946    VGA/vsync/clk108mhz
    SLICE_X61Y124        FDRE                                         r  VGA/vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  VGA/vsync/count_reg[9]/Q
                         net (fo=4, routed)           1.032     0.504    VGA/vsync/count_reg[9]
    SLICE_X61Y127        LUT4 (Prop_lut4_I2_O)        0.299     0.803 r  VGA/vsync/q_i_4__0/O
                         net (fo=3, routed)           0.653     1.456    VGA/vsync/q_i_4__0_n_0
    SLICE_X61Y128        LUT6 (Prop_lut6_I2_O)        0.124     1.580 f  VGA/vsync/ROM_address[11]_i_19/O
                         net (fo=24, routed)          0.574     2.154    VGA/vsync/display_area_v
    SLICE_X60Y126        LUT4 (Prop_lut4_I3_O)        0.124     2.278 f  VGA/vsync/valid_i_4__4/O
                         net (fo=18, routed)          1.065     3.343    VGA/vsync/count_reg[5]_2
    SLICE_X53Y127        LUT3 (Prop_lut3_I1_O)        0.150     3.493 f  VGA/vsync/valid_i_8__1/O
                         net (fo=2, routed)           0.370     3.863    VGA/vsync/count_reg[5]_6
    SLICE_X52Y127        LUT6 (Prop_lut6_I0_O)        0.326     4.189 f  VGA/vsync/valid_i_4__3/O
                         net (fo=1, routed)           0.667     4.856    VGA/hsync/valid_reg_5
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.124     4.980 r  VGA/hsync/valid_i_1__2/O
                         net (fo=2, routed)           0.713     5.692    VGA/hsync/ROM_address0
    SLICE_X52Y130        LUT2 (Prop_lut2_I1_O)        0.120     5.812 r  VGA/hsync/ROM_address[11]_i_2/O
                         net (fo=18, routed)          1.747     7.559    drawer/a1/ROM_address
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.578     7.816    drawer/a1/clk108mhz
    SLICE_X74Y138        FDRE                                         r  drawer/a1/ROM_address_reg[0]/C
                         clock pessimism              0.560     8.376    
                         clock uncertainty           -0.073     8.303    
    SLICE_X74Y138        FDRE (Setup_fdre_C_CE)      -0.372     7.931    drawer/a1/ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.303    accelerometer/adxl/data_out[2]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.364    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X81Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  accelerometer/adxl/spi/data_out_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.325    accelerometer/adxl/data_out[0]
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X79Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.073    -0.474    
    SLICE_X79Y123        FDRE (Hold_fdre_C_D)         0.070    -0.404    accelerometer/adxl/data_register_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 accelerometer/adxl/current_state_sendreceive_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.908%)  route 0.121ns (39.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.587    -0.577    accelerometer/adxl/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  accelerometer/adxl/current_state_sendreceive_reg[3]/Q
                         net (fo=18, routed)          0.121    -0.315    accelerometer/adxl/shift_command_register
    SLICE_X78Y118        LUT5 (Prop_lut5_I3_O)        0.048    -0.267 r  accelerometer/adxl/current_state_sendreceive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/next_state_send_receive__1[2]
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.857    -0.816    accelerometer/adxl/clk108mhz
    SLICE_X78Y118        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[2]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.073    -0.491    
    SLICE_X78Y118        FDRE (Hold_fdre_C_D)         0.133    -0.358    accelerometer/adxl/current_state_sendreceive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.196%)  route 0.124ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/command_regiset_reg[2][0]/Q
                         net (fo=2, routed)           0.124    -0.309    accelerometer/adxl/command_regiset_reg[2]_0[0]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.861    -0.811    accelerometer/adxl/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.073    -0.463    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.404    accelerometer/adxl/data_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.579    -0.585    accelerometer/adxl/clk108mhz
    SLICE_X77Y123        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.066    -0.378    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X76Y123        LUT2 (Prop_lut2_I0_O)        0.045    -0.333 r  accelerometer/adxl/accel_y_sum[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.333    accelerometer/adxl/accel_y_sum[8]_i_4_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.267 r  accelerometer/adxl/accel_y_sum_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.267    accelerometer/adxl/accel_y_sum_reg[8]_i_1_n_6
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.849    -0.824    accelerometer/adxl/clk108mhz
    SLICE_X76Y123        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[9]/C
                         clock pessimism              0.252    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X76Y123        FDRE (Hold_fdre_C_D)         0.134    -0.365    accelerometer/adxl/accel_y_sum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.906%)  route 0.165ns (50.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.583    -0.581    accelerometer/adxl/spi/clk108mhz
    SLICE_X80Y124        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  accelerometer/adxl/spi/data_out_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.253    accelerometer/adxl/data_out[5]
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X80Y125        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][5]_srl4/CLK
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X80Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.356    accelerometer/adxl/data_register_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.939%)  route 0.068ns (21.061%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y122        FDRE                                         r  accelerometer/adxl/data_register_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/data_register_reg[7][4]/Q
                         net (fo=2, routed)           0.068    -0.374    accelerometer/adxl/data_register_reg[7]_8[4]
    SLICE_X76Y122        LUT2 (Prop_lut2_I0_O)        0.045    -0.329 r  accelerometer/adxl/accel_y_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.329    accelerometer/adxl/accel_y_sum[4]_i_5_n_0
    SLICE_X76Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.259 r  accelerometer/adxl/accel_y_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.259    accelerometer/adxl/accel_y_sum_reg[4]_i_1_n_7
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.851    -0.822    accelerometer/adxl/clk108mhz
    SLICE_X76Y122        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[4]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X76Y122        FDRE (Hold_fdre_C_D)         0.134    -0.363    accelerometer/adxl/accel_y_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 microphone/bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.552    -0.612    microphone/clk108mhz
    SLICE_X67Y127        FDRE                                         r  microphone/bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  microphone/bits_reg[9]/Q
                         net (fo=3, routed)           0.124    -0.347    microphone/p_1_in[10]
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.822    -0.851    microphone/clk108mhz
    SLICE_X67Y128        FDRE                                         r  microphone/LED_reg[9]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.073    -0.525    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.072    -0.453    microphone/LED_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_x_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    accelerometer/adxl/clk108mhz
    SLICE_X77Y127        FDRE                                         r  accelerometer/adxl/accel_x_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  accelerometer/adxl/accel_x_sum_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.321    accelerometer/adxl/accel_x_sum_reg[15]
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    accelerometer/adxl/clk108mhz
    SLICE_X77Y128        FDRE                                         r  accelerometer/adxl/accel_x_reg[11]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.073    -0.496    
    SLICE_X77Y128        FDRE (Hold_fdre_C_D)         0.066    -0.430    accelerometer/adxl/accel_x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 microphone/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.718%)  route 0.143ns (50.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/bits_reg[2]/Q
                         net (fo=3, routed)           0.143    -0.300    microphone/p_1_in[3]
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    microphone/clk108mhz
    SLICE_X73Y129        FDRE                                         r  microphone/LED_reg[2]/C
                         clock pessimism              0.275    -0.548    
                         clock uncertainty            0.073    -0.475    
    SLICE_X73Y129        FDRE (Hold_fdre_C_D)         0.066    -0.409    microphone/LED_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.110    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.191ns  (logic 5.414ns (35.642%)  route 9.777ns (64.358%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.019     6.526    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y106        LUT2 (Prop_lut2_I1_O)        0.152     6.678 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.758    11.436    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    15.191 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.191    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.690ns  (logic 5.205ns (35.435%)  route 9.484ns (64.565%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.700     6.207    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.331 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.784    11.115    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.690 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.690    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.454ns  (logic 5.208ns (36.032%)  route 9.246ns (63.968%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.327     5.834    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.958 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.919    10.877    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.454 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.454    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.410ns  (logic 5.186ns (35.992%)  route 9.224ns (64.008%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.319     5.826    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.950 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.904    10.855    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.410 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.410    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.253ns  (logic 5.181ns (36.350%)  route 9.072ns (63.650%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.019     6.526    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.650 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.053    10.703    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    14.253 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.253    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.227ns  (logic 5.428ns (38.151%)  route 8.799ns (61.849%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.316     5.823    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.153     5.976 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.483    10.459    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    14.227 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.227    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.170ns  (logic 5.169ns (36.480%)  route 9.001ns (63.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.912     6.419    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X77Y119        LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.088    10.632    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.170 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.170    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.873ns  (logic 5.183ns (37.358%)  route 8.690ns (62.642%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.552     6.059    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y109        LUT2 (Prop_lut2_I1_O)        0.124     6.183 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.138    10.321    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    13.873 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.873    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.737ns  (logic 5.165ns (37.596%)  route 8.573ns (62.404%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.316     5.823    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.124     5.947 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.256    10.204    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.737 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.737    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.525ns  (logic 5.167ns (38.199%)  route 8.359ns (61.801%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.861     6.368    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.498     9.990    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    13.525 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.525    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.450ns  (logic 1.586ns (35.636%)  route 2.864ns (64.364%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.979     2.254    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.044     2.298 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.885     3.183    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.267     4.450 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.450    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.480ns  (logic 1.538ns (34.331%)  route 2.942ns (65.669%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.154     2.429    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.045     2.474 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.788     3.262    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.480 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.480    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.649ns  (logic 1.636ns (35.181%)  route 3.013ns (64.819%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.981     2.256    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.044     2.300 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.032     3.332    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.317     4.649 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.649    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.759ns  (logic 1.558ns (32.733%)  route 3.201ns (67.267%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.952     2.227    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.045     2.272 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.249     3.521    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.759 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.759    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.784ns  (logic 1.572ns (32.864%)  route 3.212ns (67.136%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.082     2.357    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.402 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.130     3.532    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.784 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.784    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.866ns  (logic 1.556ns (31.976%)  route 3.310ns (68.024%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.092     2.367    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.412 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.218     3.630    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.866 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.866    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.899ns  (logic 1.556ns (31.762%)  route 3.343ns (68.238%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.163     2.438    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y107        LUT2 (Prop_lut2_I1_O)        0.045     2.483 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.180     3.662    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.899 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.899    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.064ns  (logic 1.554ns (30.683%)  route 3.511ns (69.317%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.968     2.243    score/counter/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.045     2.288 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.542     3.830    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.064 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.064    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.145ns  (logic 1.572ns (30.551%)  route 3.573ns (69.449%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.011     2.286    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y109        LUT2 (Prop_lut2_I1_O)        0.045     2.331 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.562     3.893    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     5.145 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.145    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.272ns  (logic 1.570ns (29.783%)  route 3.702ns (70.217%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.217     2.492    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y106        LUT2 (Prop_lut2_I1_O)        0.045     2.537 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.485     4.022    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     5.272 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.272    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.781ns  (logic 5.282ns (38.328%)  route 8.499ns (61.672%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844     4.065    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.297     4.362 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.919     9.280    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.857 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.857    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 5.260ns (38.299%)  route 8.475ns (61.701%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     4.055    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.297     4.352 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.904     9.256    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.811 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.811    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.442ns  (logic 5.536ns (41.182%)  route 7.906ns (58.818%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.031     3.940    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I1_O)        0.327     4.267 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.483     8.750    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    12.518 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.518    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 5.273ns (40.708%)  route 7.680ns (59.292%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.031     3.940    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.298     4.238 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.256     8.495    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.028 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.028    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.328ns  (logic 5.276ns (42.801%)  route 7.051ns (57.199%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.050     3.959    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.298     4.257 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.609     7.866    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.404 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.404    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.284ns  (logic 5.485ns (44.653%)  route 6.799ns (55.347%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844     4.065    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.323     4.388 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218     7.606    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    11.360 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.360    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.963ns  (logic 5.450ns (45.558%)  route 6.513ns (54.442%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     4.055    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.325     4.380 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.942     7.322    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    11.039 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.039    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 4.361ns (44.587%)  route 5.420ns (55.413%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y107        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.663     0.195    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X64Y106        LUT2 (Prop_lut2_I0_O)        0.150     0.345 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.758     5.102    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.858 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.858    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.154ns (42.522%)  route 5.616ns (57.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.831     0.363    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X64Y107        LUT2 (Prop_lut2_I0_O)        0.124     0.487 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.784     5.272    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.846 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.846    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/current_state_transaction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 4.256ns (44.559%)  route 5.296ns (55.441%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.696    -0.844    accelerometer/adxl/clk108mhz
    SLICE_X77Y113        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  accelerometer/adxl/current_state_transaction_reg[2]/Q
                         net (fo=8, routed)           1.207     0.782    accelerometer/adxl/spi/Q[0]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.299     1.081 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.088     5.170    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     8.708 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     8.708    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.376ns (65.225%)  route 0.733ns (34.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.589    -0.575    microphone/clk108mhz
    SLICE_X76Y110        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.733     0.322    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.534 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.534    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.411ns (63.995%)  route 0.794ns (36.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.794     0.351    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.598 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.598    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.393ns (62.897%)  route 0.822ns (37.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X71Y134        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.822     0.357    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.609 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.609    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.395ns (61.518%)  route 0.873ns (38.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.873     0.406    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.660 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.660    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.412ns (61.724%)  route 0.875ns (38.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.875     0.433    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.681 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.681    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.388ns (58.719%)  route 0.976ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           0.976     0.510    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.757 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.757    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.425ns (59.595%)  route 0.966ns (40.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X56Y138        FDRE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.966     0.507    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.277     1.785 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.785    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.433ns (59.729%)  route 0.966ns (40.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.128    -0.480 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.966     0.486    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.305     1.791 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.791    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.390ns (57.268%)  route 1.037ns (42.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           1.037     0.570    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.819 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.819    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.416ns (58.222%)  route 1.016ns (41.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X56Y138        FDRE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           1.016     0.573    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.825 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.825    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.781ns  (logic 5.282ns (38.328%)  route 8.499ns (61.672%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844     4.065    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.297     4.362 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.919     9.280    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.857 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.857    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 5.260ns (38.299%)  route 8.475ns (61.701%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     4.055    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.297     4.352 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.904     9.256    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.811 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.811    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.442ns  (logic 5.536ns (41.182%)  route 7.906ns (58.818%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.031     3.940    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I1_O)        0.327     4.267 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.483     8.750    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    12.518 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.518    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 5.273ns (40.708%)  route 7.680ns (59.292%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.031     3.940    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.298     4.238 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.256     8.495    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.028 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.028    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.328ns  (logic 5.276ns (42.801%)  route 7.051ns (57.199%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           0.985     2.538    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.662 r  score/counter/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.662    score/counter/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.247     2.909 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.050     3.959    score/counter/seven_seg/digit[0]
    SLICE_X58Y112        LUT5 (Prop_lut5_I0_O)        0.298     4.257 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.609     7.866    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.404 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.404    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.284ns  (logic 5.485ns (44.653%)  route 6.799ns (55.347%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.844     4.065    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I2_O)        0.323     4.388 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218     7.606    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    11.360 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.360    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.963ns  (logic 5.450ns (45.558%)  route 6.513ns (54.442%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419    -0.505 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.971     0.466    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X64Y109        LUT4 (Prop_lut4_I1_O)        0.325     0.791 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.436     1.227    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I4_O)        0.326     1.553 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.330     2.883    score/counter/SEG_OBUF[6]_inst_i_3_1
    SLICE_X60Y112        LUT6 (Prop_lut6_I3_O)        0.124     3.007 r  score/counter/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     3.007    score/counter/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X60Y112        MUXF7 (Prop_muxf7_I1_O)      0.214     3.221 r  score/counter/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     4.055    score/counter/seven_seg/digit[2]
    SLICE_X58Y112        LUT5 (Prop_lut5_I3_O)        0.325     4.380 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.942     7.322    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    11.039 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.039    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 4.361ns (44.587%)  route 5.420ns (55.413%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y107        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.663     0.195    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X64Y106        LUT2 (Prop_lut2_I0_O)        0.150     0.345 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.758     5.102    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.858 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.858    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.154ns (42.522%)  route 5.616ns (57.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.616    -0.924    score/seven_seg/clk108mhz
    SLICE_X64Y108        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.831     0.363    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X64Y107        LUT2 (Prop_lut2_I0_O)        0.124     0.487 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.784     5.272    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.846 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.846    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/current_state_transaction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 4.256ns (44.559%)  route 5.296ns (55.441%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.696    -0.844    accelerometer/adxl/clk108mhz
    SLICE_X77Y113        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  accelerometer/adxl/current_state_transaction_reg[2]/Q
                         net (fo=8, routed)           1.207     0.782    accelerometer/adxl/spi/Q[0]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.299     1.081 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.088     5.170    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     8.708 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     8.708    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.376ns (65.225%)  route 0.733ns (34.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.589    -0.575    microphone/clk108mhz
    SLICE_X76Y110        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.733     0.322    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.534 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.534    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.411ns (63.995%)  route 0.794ns (36.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X50Y138        FDRE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.794     0.351    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.598 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.598    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.393ns (62.897%)  route 0.822ns (37.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X71Y134        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.822     0.357    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.609 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.609    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.395ns (61.518%)  route 0.873ns (38.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.873     0.406    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.660 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.660    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.412ns (61.724%)  route 0.875ns (38.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.558    -0.606    drawer/clk108mhz
    SLICE_X66Y136        FDRE                                         r  drawer/vga_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  drawer/vga_b_reg[0]/Q
                         net (fo=1, routed)           0.875     0.433    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.681 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.681    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.388ns (58.719%)  route 0.976ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X51Y138        FDRE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           0.976     0.510    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.757 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.757    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.425ns (59.595%)  route 0.966ns (40.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X56Y138        FDRE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.966     0.507    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.277     1.785 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.785    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.433ns (59.729%)  route 0.966ns (40.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.128    -0.480 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.966     0.486    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.305     1.791 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.791    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.390ns (57.268%)  route 1.037ns (42.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X55Y139        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           1.037     0.570    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.819 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.819    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.416ns (58.222%)  route 1.016ns (41.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X56Y138        FDRE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           1.016     0.573    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.825 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.825    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           488 Endpoints
Min Delay           488 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 1.656ns (16.640%)  route 8.296ns (83.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.963     9.952    accelerometer/adxl/SR[0]
    SLICE_X78Y126        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.569    -1.452    accelerometer/adxl/clk108mhz
    SLICE_X78Y126        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/adxl/SR[0]
    SLICE_X78Y127        FDRE                                         r  accelerometer/adxl/accel_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/adxl/clk108mhz
    SLICE_X78Y127        FDRE                                         r  accelerometer/adxl/accel_x_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.243ns (21.157%)  route 0.905ns (78.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.905     1.147    microphone/bits_reg[0]_0[0]
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a1/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.320ns (19.656%)  route 1.306ns (80.344%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.134     1.626    drawer/a1/valid_reg_8
    SLICE_X52Y130        FDRE                                         r  drawer/a1/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.817    -0.855    drawer/a1/clk108mhz
    SLICE_X52Y130        FDRE                                         r  drawer/a1/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.320ns (18.903%)  route 1.371ns (81.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.199     1.691    drawer/a2/valid_reg_3
    SLICE_X52Y131        FDRE                                         r  drawer/a2/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.818    -0.854    drawer/a2/clk108mhz
    SLICE_X52Y131        FDRE                                         r  drawer/a2/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a7/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.842%)  route 1.377ns (81.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.205     1.696    drawer/a7/valid_reg_7
    SLICE_X53Y132        FDRE                                         r  drawer/a7/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a7/clk108mhz
    SLICE_X53Y132        FDRE                                         r  drawer/a7/valid_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.247ns (14.547%)  route 1.454ns (85.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.454     1.701    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X78Y124        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    accelerometer/adxl/spi/clk108mhz
    SLICE_X78Y124        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.320ns (18.004%)  route 1.456ns (81.996%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.456     1.730    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    spaceship/pos_y[0]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a3/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.320ns (17.850%)  route 1.471ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.299     1.790    drawer/a3/valid_reg_10
    SLICE_X55Y132        FDRE                                         r  drawer/a3/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a3/clk108mhz
    SLICE_X55Y132        FDRE                                         r  drawer/a3/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a4/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.320ns (17.850%)  route 1.471ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.299     1.790    drawer/a4/valid_reg_3
    SLICE_X55Y132        FDRE                                         r  drawer/a4/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a4/clk108mhz
    SLICE_X55Y132        FDRE                                         r  drawer/a4/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.318ns (17.175%)  route 1.531ns (82.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.531     1.806    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT4 (Prop_lut4_I1_O)        0.043     1.849 r  spaceship/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    spaceship/pos_y[4]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.320ns (17.265%)  route 1.531ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.531     1.806    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  spaceship/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    spaceship/pos_y[1]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           488 Endpoints
Min Delay           488 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 1.656ns (16.640%)  route 8.296ns (83.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.963     9.952    accelerometer/adxl/SR[0]
    SLICE_X78Y126        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.569    -1.452    accelerometer/adxl/clk108mhz
    SLICE_X78Y126        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X78Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/FSM_sequential_current_state_sendreceive_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_sendreceive_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.864ns  (logic 1.656ns (16.789%)  route 8.208ns (83.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.874     9.864    accelerometer/adxl/SR[0]
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.576    -1.445    accelerometer/adxl/clk108mhz
    SLICE_X79Y117        FDRE                                         r  accelerometer/adxl/current_state_sendreceive_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/SR[0]
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/clk108mhz
    SLICE_X79Y127        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.819ns  (logic 1.656ns (16.866%)  route 8.163ns (83.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.333     5.840    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X58Y112        LUT1 (Prop_lut1_I0_O)        0.149     5.989 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.829     9.819    accelerometer/adxl/SR[0]
    SLICE_X78Y127        FDRE                                         r  accelerometer/adxl/accel_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         1.570    -1.451    accelerometer/adxl/clk108mhz
    SLICE_X78Y127        FDRE                                         r  accelerometer/adxl/accel_x_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.243ns (21.157%)  route 0.905ns (78.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.905     1.147    microphone/bits_reg[0]_0[0]
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.852    -0.821    microphone/clk108mhz
    SLICE_X75Y128        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a1/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.320ns (19.656%)  route 1.306ns (80.344%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.134     1.626    drawer/a1/valid_reg_8
    SLICE_X52Y130        FDRE                                         r  drawer/a1/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.817    -0.855    drawer/a1/clk108mhz
    SLICE_X52Y130        FDRE                                         r  drawer/a1/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.320ns (18.903%)  route 1.371ns (81.097%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.199     1.691    drawer/a2/valid_reg_3
    SLICE_X52Y131        FDRE                                         r  drawer/a2/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.818    -0.854    drawer/a2/clk108mhz
    SLICE_X52Y131        FDRE                                         r  drawer/a2/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a7/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.842%)  route 1.377ns (81.158%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.205     1.696    drawer/a7/valid_reg_7
    SLICE_X53Y132        FDRE                                         r  drawer/a7/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a7/clk108mhz
    SLICE_X53Y132        FDRE                                         r  drawer/a7/valid_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.247ns (14.547%)  route 1.454ns (85.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.454     1.701    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X78Y124        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.850    -0.823    accelerometer/adxl/spi/clk108mhz
    SLICE_X78Y124        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.320ns (18.004%)  route 1.456ns (81.996%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.456     1.730    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    spaceship/pos_y[0]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a3/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.320ns (17.850%)  route 1.471ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.299     1.790    drawer/a3/valid_reg_10
    SLICE_X55Y132        FDRE                                         r  drawer/a3/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a3/clk108mhz
    SLICE_X55Y132        FDRE                                         r  drawer/a3/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a4/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.320ns (17.850%)  route 1.471ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.446    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X52Y129        LUT2 (Prop_lut2_I1_O)        0.045     1.491 r  VGA/hsync/valid_i_1__5/O
                         net (fo=7, routed)           0.299     1.790    drawer/a4/valid_reg_3
    SLICE_X55Y132        FDRE                                         r  drawer/a4/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.819    -0.853    drawer/a4/clk108mhz
    SLICE_X55Y132        FDRE                                         r  drawer/a4/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.318ns (17.175%)  route 1.531ns (82.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.531     1.806    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT4 (Prop_lut4_I1_O)        0.043     1.849 r  spaceship/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    spaceship/pos_y[4]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.320ns (17.265%)  route 1.531ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.531     1.806    spaceship/CPU_RESETN_IBUF
    SLICE_X59Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  spaceship/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    spaceship/pos_y[1]_i_1_n_0
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=671, routed)         0.816    -0.857    spaceship/clk108mhz
    SLICE_X59Y123        FDRE                                         r  spaceship/pos_y_reg[1]/C





