STATIC struct V_1 *\r\nF_1 (\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 ,\r\nstruct V_6 * V_7 ,\r\nint V_8 )\r\n{\r\nstruct V_9 * V_10 ;\r\nstruct V_11 * V_12 ;\r\nint V_13 = 0 ;\r\nint V_14 ;\r\nfor ( V_14 = 0 ; V_14 < V_8 ; V_14 ++ )\r\nV_13 += V_7 [ V_14 ] . V_15 ;\r\nF_2 (lidp, &tp->t_items, lid_trans) {\r\nV_12 = (struct V_11 * ) V_10 -> V_16 ;\r\nif ( V_12 -> V_17 . V_18 == V_19 &&\r\nV_12 -> V_20 -> V_21 == V_5 &&\r\nF_3 ( V_12 -> V_20 ) == V_7 [ 0 ] . V_22 &&\r\nV_12 -> V_20 -> V_23 == V_13 ) {\r\nASSERT ( V_12 -> V_20 -> V_24 == V_8 ) ;\r\nreturn V_12 -> V_20 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nSTATIC void\r\nF_4 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_25 ,\r\nint V_26 )\r\n{\r\nstruct V_11 * V_27 ;\r\nASSERT ( V_25 -> V_28 == NULL ) ;\r\nF_5 ( V_25 , V_3 -> V_29 ) ;\r\nV_27 = V_25 -> V_30 ;\r\nASSERT ( ! ( V_27 -> V_31 & V_32 ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_35 ) ) ;\r\nASSERT ( ! ( V_27 -> V_31 & V_36 ) ) ;\r\nif ( V_26 )\r\nV_27 -> V_37 = 0 ;\r\nF_6 ( & V_27 -> V_38 ) ;\r\nF_7 ( V_3 , & V_27 -> V_17 ) ;\r\nV_25 -> V_28 = V_3 ;\r\n}\r\nvoid\r\nF_8 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_25 )\r\n{\r\nF_4 ( V_3 , V_25 , 0 ) ;\r\nF_9 ( V_25 -> V_30 ) ;\r\n}\r\nstruct V_1 *\r\nF_10 (\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 ,\r\nstruct V_6 * V_7 ,\r\nint V_8 ,\r\nT_1 V_39 )\r\n{\r\nT_2 * V_25 ;\r\nT_3 * V_27 ;\r\nif ( ! V_3 )\r\nreturn F_11 ( V_5 , V_7 , V_8 , V_39 ) ;\r\nV_25 = F_1 ( V_3 , V_5 , V_7 , V_8 ) ;\r\nif ( V_25 != NULL ) {\r\nASSERT ( F_12 ( V_25 ) ) ;\r\nif ( F_13 ( V_3 -> V_29 ) ) {\r\nF_14 ( V_25 ) ;\r\nF_15 ( V_25 ) ;\r\n}\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nV_27 = V_25 -> V_30 ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_37 ++ ;\r\nF_17 ( V_27 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nV_25 = F_11 ( V_5 , V_7 , V_8 , V_39 ) ;\r\nif ( V_25 == NULL ) {\r\nreturn NULL ;\r\n}\r\nASSERT ( ! V_25 -> V_40 ) ;\r\nF_4 ( V_3 , V_25 , 1 ) ;\r\nF_18 ( V_25 -> V_30 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nT_2 *\r\nF_19 ( T_4 * V_3 ,\r\nstruct V_41 * V_42 ,\r\nint V_39 )\r\n{\r\nT_2 * V_25 ;\r\nT_3 * V_27 ;\r\nif ( V_3 == NULL ) {\r\nreturn ( F_20 ( V_42 , V_39 ) ) ;\r\n}\r\nV_25 = V_42 -> V_43 ;\r\nif ( V_25 -> V_28 == V_3 ) {\r\nV_27 = V_25 -> V_30 ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_37 ++ ;\r\nF_21 ( V_27 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nV_25 = F_20 ( V_42 , V_39 ) ;\r\nif ( V_25 == NULL )\r\nreturn NULL ;\r\nF_4 ( V_3 , V_25 , 1 ) ;\r\nF_22 ( V_25 -> V_30 ) ;\r\nreturn ( V_25 ) ;\r\n}\r\nint\r\nF_23 (\r\nstruct V_41 * V_42 ,\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 ,\r\nstruct V_6 * V_7 ,\r\nint V_8 ,\r\nT_1 V_39 ,\r\nstruct V_1 * * V_44 ,\r\nconst struct V_45 * V_46 )\r\n{\r\nT_2 * V_25 ;\r\nT_3 * V_27 ;\r\nint error ;\r\n* V_44 = NULL ;\r\nif ( ! V_3 ) {\r\nV_25 = F_24 ( V_5 , V_7 , V_8 , V_39 , V_46 ) ;\r\nif ( ! V_25 )\r\nreturn ( V_39 & V_47 ) ?\r\nV_48 : F_25 ( V_49 ) ;\r\nif ( V_25 -> V_40 ) {\r\nerror = V_25 -> V_40 ;\r\nF_26 ( V_25 , V_50 ) ;\r\nF_27 ( V_25 ) ;\r\nF_14 ( V_25 ) ;\r\nF_28 ( V_25 ) ;\r\nreturn error ;\r\n}\r\n#ifdef F_29\r\nif ( V_51 ) {\r\nif ( V_52 == V_5 ) {\r\nif ( ( ( V_53 ++ ) % V_54 ) == 0 ) {\r\nF_28 ( V_25 ) ;\r\nF_30 ( V_42 , L_1 ) ;\r\nreturn F_25 ( V_55 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nif ( F_13 ( V_42 ) )\r\ngoto V_56;\r\n* V_44 = V_25 ;\r\nreturn 0 ;\r\n}\r\nV_25 = F_1 ( V_3 , V_5 , V_7 , V_8 ) ;\r\nif ( V_25 != NULL ) {\r\nASSERT ( F_12 ( V_25 ) ) ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_25 -> V_30 != NULL ) ;\r\nASSERT ( ! V_25 -> V_40 ) ;\r\nif ( ! ( F_31 ( V_25 ) ) ) {\r\nF_32 ( V_25 , V_57 ) ;\r\nASSERT ( ! F_33 ( V_25 ) ) ;\r\nASSERT ( V_25 -> V_58 == NULL ) ;\r\nF_34 ( V_25 ) ;\r\nV_25 -> V_59 = V_46 ;\r\nif ( F_13 ( V_42 ) ) {\r\nF_35 ( V_25 , V_57 ) ;\r\nF_36 ( V_25 ) ;\r\n} else {\r\nF_37 ( V_25 ) ;\r\n}\r\nerror = F_38 ( V_25 ) ;\r\nif ( error ) {\r\nF_26 ( V_25 , V_50 ) ;\r\nF_28 ( V_25 ) ;\r\nif ( V_3 -> V_60 & V_61 )\r\nF_39 ( V_3 -> V_29 ,\r\nV_62 ) ;\r\nreturn error ;\r\n}\r\n}\r\nif ( F_13 ( V_42 ) ) {\r\nF_40 ( V_25 , V_57 ) ;\r\n* V_44 = NULL ;\r\nreturn F_25 ( V_55 ) ;\r\n}\r\nV_27 = V_25 -> V_30 ;\r\nV_27 -> V_37 ++ ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nF_41 ( V_27 ) ;\r\n* V_44 = V_25 ;\r\nreturn 0 ;\r\n}\r\nV_25 = F_24 ( V_5 , V_7 , V_8 , V_39 , V_46 ) ;\r\nif ( V_25 == NULL ) {\r\n* V_44 = NULL ;\r\nreturn ( V_39 & V_47 ) ?\r\n0 : F_25 ( V_49 ) ;\r\n}\r\nif ( V_25 -> V_40 ) {\r\nerror = V_25 -> V_40 ;\r\nF_14 ( V_25 ) ;\r\nF_15 ( V_25 ) ;\r\nF_26 ( V_25 , V_50 ) ;\r\nif ( V_3 -> V_60 & V_61 )\r\nF_39 ( V_3 -> V_29 , V_62 ) ;\r\nF_28 ( V_25 ) ;\r\nreturn error ;\r\n}\r\n#ifdef F_29\r\nif ( V_51 && ! ( V_3 -> V_60 & V_61 ) ) {\r\nif ( V_52 == V_5 ) {\r\nif ( ( ( V_53 ++ ) % V_54 ) == 0 ) {\r\nF_39 ( V_3 -> V_29 ,\r\nV_62 ) ;\r\nF_28 ( V_25 ) ;\r\nF_30 ( V_42 , L_2 ) ;\r\nreturn F_25 ( V_55 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nif ( F_13 ( V_42 ) )\r\ngoto V_56;\r\nF_4 ( V_3 , V_25 , 1 ) ;\r\nF_42 ( V_25 -> V_30 ) ;\r\n* V_44 = V_25 ;\r\nreturn 0 ;\r\nV_56:\r\nF_40 ( V_25 , V_57 ) ;\r\nF_28 ( V_25 ) ;\r\n* V_44 = NULL ;\r\nreturn F_25 ( V_55 ) ;\r\n}\r\nvoid\r\nF_43 ( T_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 ;\r\nif ( V_3 == NULL ) {\r\nASSERT ( V_25 -> V_28 == NULL ) ;\r\nF_28 ( V_25 ) ;\r\nreturn;\r\n}\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nV_27 = V_25 -> V_30 ;\r\nASSERT ( V_27 -> V_17 . V_18 == V_19 ) ;\r\nASSERT ( ! ( V_27 -> V_31 & V_32 ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_35 ) ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nF_44 ( V_27 ) ;\r\nif ( V_27 -> V_37 > 0 ) {\r\nV_27 -> V_37 -- ;\r\nreturn;\r\n}\r\nif ( V_27 -> V_17 . V_63 -> V_64 & V_65 )\r\nreturn;\r\nif ( V_27 -> V_31 & V_32 )\r\nreturn;\r\nASSERT ( ! ( V_27 -> V_31 & V_36 ) ) ;\r\nF_45 ( & V_27 -> V_17 ) ;\r\nif ( V_27 -> V_31 & V_66 ) {\r\nV_27 -> V_31 &= ~ V_66 ;\r\n}\r\nF_46 ( & V_27 -> V_38 ) ;\r\nif ( ! F_47 ( V_27 ) ) {\r\nASSERT ( F_16 ( & V_27 -> V_38 ) == 0 ) ;\r\nASSERT ( ! ( V_27 -> V_17 . V_67 & V_68 ) ) ;\r\nASSERT ( ! ( V_27 -> V_31 & V_69 ) ) ;\r\nF_48 ( V_25 ) ;\r\n}\r\nV_25 -> V_28 = NULL ;\r\nF_28 ( V_25 ) ;\r\n}\r\nvoid\r\nF_49 ( T_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( ! ( V_27 -> V_31 & V_32 ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_35 ) ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_31 |= V_66 ;\r\nF_50 ( V_27 ) ;\r\n}\r\nvoid\r\nF_51 ( T_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( ! ( V_27 -> V_31 & V_32 ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_35 ) ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nASSERT ( V_27 -> V_31 & V_66 ) ;\r\nV_27 -> V_31 &= ~ V_66 ;\r\nF_52 ( V_27 ) ;\r\n}\r\nvoid\r\nF_53 ( T_4 * V_3 ,\r\nT_2 * V_25 ,\r\nT_5 V_70 ,\r\nT_5 V_71 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( V_70 <= V_71 && V_71 < F_54 ( V_25 -> V_23 ) ) ;\r\nASSERT ( V_25 -> V_58 == NULL ||\r\nV_25 -> V_58 == V_72 ) ;\r\nF_15 ( V_25 ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_25 -> V_58 = V_72 ;\r\nV_27 -> V_17 . V_73 = V_74 ;\r\nF_55 ( V_27 ) ;\r\nif ( V_27 -> V_31 & V_32 ) {\r\nV_27 -> V_31 &= ~ V_32 ;\r\nASSERT ( F_56 ( V_25 ) ) ;\r\nF_57 ( V_25 ) ;\r\nV_27 -> V_33 . V_34 &= ~ V_35 ;\r\n}\r\nV_3 -> V_60 |= V_61 ;\r\nV_27 -> V_17 . V_63 -> V_64 |= V_65 ;\r\nV_27 -> V_31 |= V_75 | V_36 ;\r\nif ( ! ( V_27 -> V_31 & V_76 ) )\r\nF_58 ( V_27 , V_70 , V_71 ) ;\r\n}\r\nvoid\r\nF_59 (\r\nT_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nint V_14 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nF_60 ( V_27 ) ;\r\nif ( V_27 -> V_31 & V_32 ) {\r\nASSERT ( F_56 ( V_25 ) ) ;\r\nASSERT ( ! ( V_27 -> V_31 & ( V_36 | V_75 ) ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_77 ) ) ;\r\nASSERT ( ! ( V_27 -> V_33 . V_34 & V_78 ) ) ;\r\nASSERT ( V_27 -> V_33 . V_34 & V_35 ) ;\r\nASSERT ( V_27 -> V_17 . V_63 -> V_64 & V_65 ) ;\r\nASSERT ( V_3 -> V_60 & V_61 ) ;\r\nreturn;\r\n}\r\nF_14 ( V_25 ) ;\r\nV_27 -> V_31 |= V_32 ;\r\nV_27 -> V_31 &= ~ ( V_79 | V_36 | V_75 ) ;\r\nV_27 -> V_33 . V_34 &= ~ V_77 ;\r\nV_27 -> V_33 . V_34 |= V_35 ;\r\nV_27 -> V_33 . V_34 &= ~ V_78 ;\r\nfor ( V_14 = 0 ; V_14 < V_27 -> V_80 ; V_14 ++ ) {\r\nmemset ( V_27 -> V_81 [ V_14 ] . V_82 , 0 ,\r\n( V_27 -> V_81 [ V_14 ] . V_83 * sizeof( T_5 ) ) ) ;\r\n}\r\nV_27 -> V_17 . V_63 -> V_64 |= V_65 ;\r\nV_3 -> V_60 |= V_61 ;\r\n}\r\nvoid\r\nF_61 (\r\nT_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_31 |= V_79 ;\r\nF_62 ( V_3 , V_25 , V_84 ) ;\r\n}\r\nvoid\r\nF_63 (\r\nT_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_31 |= V_85 ;\r\nV_27 -> V_17 . V_73 = V_74 ;\r\nF_62 ( V_3 , V_25 , V_84 ) ;\r\n}\r\nvoid\r\nF_64 (\r\nT_4 * V_3 ,\r\nT_2 * V_25 )\r\n{\r\nT_3 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_31 |= V_69 ;\r\nF_62 ( V_3 , V_25 , V_84 ) ;\r\n}\r\nvoid\r\nF_65 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_25 )\r\n{\r\nstruct V_11 * V_27 = V_25 -> V_30 ;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nV_27 -> V_31 |= V_76 ;\r\nF_66 ( V_27 ) ;\r\n}\r\nvoid\r\nF_62 (\r\nstruct V_2 * V_3 ,\r\nstruct V_1 * V_25 ,\r\nenum V_86 type )\r\n{\r\nstruct V_11 * V_27 = V_25 -> V_30 ;\r\nif ( ! V_3 )\r\nreturn;\r\nASSERT ( V_25 -> V_28 == V_3 ) ;\r\nASSERT ( V_27 != NULL ) ;\r\nASSERT ( F_16 ( & V_27 -> V_38 ) > 0 ) ;\r\nF_67 ( & V_27 -> V_33 , type ) ;\r\n}\r\nvoid\r\nF_68 (\r\nstruct V_1 * V_87 ,\r\nstruct V_1 * V_88 )\r\n{\r\nstruct V_11 * V_89 = V_88 -> V_30 ;\r\nstruct V_11 * V_90 = V_87 -> V_30 ;\r\nenum V_86 type ;\r\ntype = F_69 ( & V_89 -> V_33 ) ;\r\nF_67 ( & V_90 -> V_33 , type ) ;\r\n}\r\nvoid\r\nF_70 (\r\nT_4 * V_3 ,\r\nT_2 * V_25 ,\r\nT_5 type )\r\n{\r\nstruct V_11 * V_27 = V_25 -> V_30 ;\r\nASSERT ( type == V_91 ||\r\ntype == V_92 ||\r\ntype == V_93 ) ;\r\nV_27 -> V_33 . V_34 |= type ;\r\nswitch ( type ) {\r\ncase V_91 :\r\ntype = V_94 ;\r\nbreak;\r\ncase V_92 :\r\ntype = V_95 ;\r\nbreak;\r\ncase V_93 :\r\ntype = V_96 ;\r\nbreak;\r\ndefault:\r\ntype = V_97 ;\r\nbreak;\r\n}\r\nF_62 ( V_3 , V_25 , type ) ;\r\n}
