// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_parseEvents_HH_
#define _a0_parseEvents_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_copyToPS.h"
#include "a0_resetCurrentSliceHW.h"
#include "a0_accumulateHW.h"
#include "a0_parseEvents_glPLSg8j.h"
#include "a0_parseEvents_eventSlice_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_EVENTSLICE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_EVENTSLICE_ID_WIDTH = 1,
         unsigned int C_M_AXI_EVENTSLICE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_EVENTSLICE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_EVENTSLICE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_EVENTSLICE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_EVENTSLICE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_EVENTSLICE_BUSER_WIDTH = 1>
struct a0_parseEvents : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_eventSlice_AWVALID;
    sc_in< sc_logic > m_axi_eventSlice_AWREADY;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ADDR_WIDTH> > m_axi_eventSlice_AWADDR;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ID_WIDTH> > m_axi_eventSlice_AWID;
    sc_out< sc_lv<8> > m_axi_eventSlice_AWLEN;
    sc_out< sc_lv<3> > m_axi_eventSlice_AWSIZE;
    sc_out< sc_lv<2> > m_axi_eventSlice_AWBURST;
    sc_out< sc_lv<2> > m_axi_eventSlice_AWLOCK;
    sc_out< sc_lv<4> > m_axi_eventSlice_AWCACHE;
    sc_out< sc_lv<3> > m_axi_eventSlice_AWPROT;
    sc_out< sc_lv<4> > m_axi_eventSlice_AWQOS;
    sc_out< sc_lv<4> > m_axi_eventSlice_AWREGION;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_AWUSER_WIDTH> > m_axi_eventSlice_AWUSER;
    sc_out< sc_logic > m_axi_eventSlice_WVALID;
    sc_in< sc_logic > m_axi_eventSlice_WREADY;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_DATA_WIDTH> > m_axi_eventSlice_WDATA;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_DATA_WIDTH/8> > m_axi_eventSlice_WSTRB;
    sc_out< sc_logic > m_axi_eventSlice_WLAST;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ID_WIDTH> > m_axi_eventSlice_WID;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_WUSER_WIDTH> > m_axi_eventSlice_WUSER;
    sc_out< sc_logic > m_axi_eventSlice_ARVALID;
    sc_in< sc_logic > m_axi_eventSlice_ARREADY;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ADDR_WIDTH> > m_axi_eventSlice_ARADDR;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ID_WIDTH> > m_axi_eventSlice_ARID;
    sc_out< sc_lv<8> > m_axi_eventSlice_ARLEN;
    sc_out< sc_lv<3> > m_axi_eventSlice_ARSIZE;
    sc_out< sc_lv<2> > m_axi_eventSlice_ARBURST;
    sc_out< sc_lv<2> > m_axi_eventSlice_ARLOCK;
    sc_out< sc_lv<4> > m_axi_eventSlice_ARCACHE;
    sc_out< sc_lv<3> > m_axi_eventSlice_ARPROT;
    sc_out< sc_lv<4> > m_axi_eventSlice_ARQOS;
    sc_out< sc_lv<4> > m_axi_eventSlice_ARREGION;
    sc_out< sc_uint<C_M_AXI_EVENTSLICE_ARUSER_WIDTH> > m_axi_eventSlice_ARUSER;
    sc_in< sc_logic > m_axi_eventSlice_RVALID;
    sc_out< sc_logic > m_axi_eventSlice_RREADY;
    sc_in< sc_uint<C_M_AXI_EVENTSLICE_DATA_WIDTH> > m_axi_eventSlice_RDATA;
    sc_in< sc_logic > m_axi_eventSlice_RLAST;
    sc_in< sc_uint<C_M_AXI_EVENTSLICE_ID_WIDTH> > m_axi_eventSlice_RID;
    sc_in< sc_uint<C_M_AXI_EVENTSLICE_RUSER_WIDTH> > m_axi_eventSlice_RUSER;
    sc_in< sc_lv<2> > m_axi_eventSlice_RRESP;
    sc_in< sc_logic > m_axi_eventSlice_BVALID;
    sc_out< sc_logic > m_axi_eventSlice_BREADY;
    sc_in< sc_lv<2> > m_axi_eventSlice_BRESP;
    sc_in< sc_uint<C_M_AXI_EVENTSLICE_ID_WIDTH> > m_axi_eventSlice_BID;
    sc_in< sc_uint<C_M_AXI_EVENTSLICE_BUSER_WIDTH> > m_axi_eventSlice_BUSER;
    sc_in< sc_lv<32> > data_dout;
    sc_in< sc_logic > data_empty_n;
    sc_out< sc_logic > data_read;
    sc_in< sc_lv<32> > eventsArraySize;
    sc_in< sc_lv<32> > eventSlice_offset;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const7;


    // Module declarations
    a0_parseEvents(sc_module_name name);
    SC_HAS_PROCESS(a0_parseEvents);

    ~a0_parseEvents();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a0_parseEvents_glPLSg8j* glPLSlices_0_U;
    a0_parseEvents_glPLSg8j* glPLSlices_1_U;
    a0_parseEvents_glPLSg8j* glPLSlices_2_U;
    a0_parseEvents_glPLSg8j* glPLSlices_3_U;
    a0_parseEvents_glPLSg8j* glPLSlices_4_U;
    a0_parseEvents_glPLSg8j* glPLSlices_5_U;
    a0_parseEvents_glPLSg8j* glPLSlices_6_U;
    a0_parseEvents_glPLSg8j* glPLSlices_7_U;
    a0_parseEvents_glPLSg8j* glPLSlices_8_U;
    a0_parseEvents_glPLSg8j* glPLSlices_9_U;
    a0_parseEvents_glPLSg8j* glPLSlices_10_U;
    a0_parseEvents_glPLSg8j* glPLSlices_11_U;
    a0_parseEvents_glPLSg8j* glPLSlices_12_U;
    a0_parseEvents_glPLSg8j* glPLSlices_13_U;
    a0_parseEvents_glPLSg8j* glPLSlices_14_U;
    a0_parseEvents_glPLSg8j* glPLSlices_15_U;
    a0_parseEvents_eventSlice_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_EVENTSLICE_ID_WIDTH,C_M_AXI_EVENTSLICE_ADDR_WIDTH,C_M_AXI_EVENTSLICE_DATA_WIDTH,C_M_AXI_EVENTSLICE_AWUSER_WIDTH,C_M_AXI_EVENTSLICE_ARUSER_WIDTH,C_M_AXI_EVENTSLICE_WUSER_WIDTH,C_M_AXI_EVENTSLICE_RUSER_WIDTH,C_M_AXI_EVENTSLICE_BUSER_WIDTH,C_M_AXI_EVENTSLICE_USER_VALUE,C_M_AXI_EVENTSLICE_PROT_VALUE,C_M_AXI_EVENTSLICE_CACHE_VALUE>* parseEvents_eventSlice_m_axi_U;
    a0_copyToPS* grp_copyToPS_fu_146;
    a0_resetCurrentSliceHW* grp_resetCurrentSliceHW_fu_185;
    a0_accumulateHW* grp_accumulateHW_fu_221;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<13> > glPLSlices_0_address0;
    sc_signal< sc_logic > glPLSlices_0_ce0;
    sc_signal< sc_logic > glPLSlices_0_we0;
    sc_signal< sc_lv<8> > glPLSlices_0_d0;
    sc_signal< sc_lv<8> > glPLSlices_0_q0;
    sc_signal< sc_logic > glPLSlices_0_ce1;
    sc_signal< sc_logic > glPLSlices_0_we1;
    sc_signal< sc_lv<13> > glPLSlices_1_address0;
    sc_signal< sc_logic > glPLSlices_1_ce0;
    sc_signal< sc_logic > glPLSlices_1_we0;
    sc_signal< sc_lv<8> > glPLSlices_1_d0;
    sc_signal< sc_lv<8> > glPLSlices_1_q0;
    sc_signal< sc_logic > glPLSlices_1_ce1;
    sc_signal< sc_logic > glPLSlices_1_we1;
    sc_signal< sc_lv<13> > glPLSlices_2_address0;
    sc_signal< sc_logic > glPLSlices_2_ce0;
    sc_signal< sc_logic > glPLSlices_2_we0;
    sc_signal< sc_lv<8> > glPLSlices_2_d0;
    sc_signal< sc_lv<8> > glPLSlices_2_q0;
    sc_signal< sc_logic > glPLSlices_2_ce1;
    sc_signal< sc_logic > glPLSlices_2_we1;
    sc_signal< sc_lv<13> > glPLSlices_3_address0;
    sc_signal< sc_logic > glPLSlices_3_ce0;
    sc_signal< sc_logic > glPLSlices_3_we0;
    sc_signal< sc_lv<8> > glPLSlices_3_d0;
    sc_signal< sc_lv<8> > glPLSlices_3_q0;
    sc_signal< sc_logic > glPLSlices_3_ce1;
    sc_signal< sc_logic > glPLSlices_3_we1;
    sc_signal< sc_lv<13> > glPLSlices_4_address0;
    sc_signal< sc_logic > glPLSlices_4_ce0;
    sc_signal< sc_logic > glPLSlices_4_we0;
    sc_signal< sc_lv<8> > glPLSlices_4_d0;
    sc_signal< sc_lv<8> > glPLSlices_4_q0;
    sc_signal< sc_logic > glPLSlices_4_ce1;
    sc_signal< sc_logic > glPLSlices_4_we1;
    sc_signal< sc_lv<13> > glPLSlices_5_address0;
    sc_signal< sc_logic > glPLSlices_5_ce0;
    sc_signal< sc_logic > glPLSlices_5_we0;
    sc_signal< sc_lv<8> > glPLSlices_5_d0;
    sc_signal< sc_lv<8> > glPLSlices_5_q0;
    sc_signal< sc_logic > glPLSlices_5_ce1;
    sc_signal< sc_logic > glPLSlices_5_we1;
    sc_signal< sc_lv<13> > glPLSlices_6_address0;
    sc_signal< sc_logic > glPLSlices_6_ce0;
    sc_signal< sc_logic > glPLSlices_6_we0;
    sc_signal< sc_lv<8> > glPLSlices_6_d0;
    sc_signal< sc_lv<8> > glPLSlices_6_q0;
    sc_signal< sc_logic > glPLSlices_6_ce1;
    sc_signal< sc_logic > glPLSlices_6_we1;
    sc_signal< sc_lv<13> > glPLSlices_7_address0;
    sc_signal< sc_logic > glPLSlices_7_ce0;
    sc_signal< sc_logic > glPLSlices_7_we0;
    sc_signal< sc_lv<8> > glPLSlices_7_d0;
    sc_signal< sc_lv<8> > glPLSlices_7_q0;
    sc_signal< sc_logic > glPLSlices_7_ce1;
    sc_signal< sc_logic > glPLSlices_7_we1;
    sc_signal< sc_lv<13> > glPLSlices_8_address0;
    sc_signal< sc_logic > glPLSlices_8_ce0;
    sc_signal< sc_logic > glPLSlices_8_we0;
    sc_signal< sc_lv<8> > glPLSlices_8_d0;
    sc_signal< sc_lv<8> > glPLSlices_8_q0;
    sc_signal< sc_logic > glPLSlices_8_ce1;
    sc_signal< sc_logic > glPLSlices_8_we1;
    sc_signal< sc_lv<13> > glPLSlices_9_address0;
    sc_signal< sc_logic > glPLSlices_9_ce0;
    sc_signal< sc_logic > glPLSlices_9_we0;
    sc_signal< sc_lv<8> > glPLSlices_9_d0;
    sc_signal< sc_lv<8> > glPLSlices_9_q0;
    sc_signal< sc_logic > glPLSlices_9_ce1;
    sc_signal< sc_logic > glPLSlices_9_we1;
    sc_signal< sc_lv<13> > glPLSlices_10_address0;
    sc_signal< sc_logic > glPLSlices_10_ce0;
    sc_signal< sc_logic > glPLSlices_10_we0;
    sc_signal< sc_lv<8> > glPLSlices_10_d0;
    sc_signal< sc_lv<8> > glPLSlices_10_q0;
    sc_signal< sc_logic > glPLSlices_10_ce1;
    sc_signal< sc_logic > glPLSlices_10_we1;
    sc_signal< sc_lv<13> > glPLSlices_11_address0;
    sc_signal< sc_logic > glPLSlices_11_ce0;
    sc_signal< sc_logic > glPLSlices_11_we0;
    sc_signal< sc_lv<8> > glPLSlices_11_d0;
    sc_signal< sc_lv<8> > glPLSlices_11_q0;
    sc_signal< sc_logic > glPLSlices_11_ce1;
    sc_signal< sc_logic > glPLSlices_11_we1;
    sc_signal< sc_lv<13> > glPLSlices_12_address0;
    sc_signal< sc_logic > glPLSlices_12_ce0;
    sc_signal< sc_logic > glPLSlices_12_we0;
    sc_signal< sc_lv<8> > glPLSlices_12_d0;
    sc_signal< sc_lv<8> > glPLSlices_12_q0;
    sc_signal< sc_logic > glPLSlices_12_ce1;
    sc_signal< sc_logic > glPLSlices_12_we1;
    sc_signal< sc_lv<13> > glPLSlices_13_address0;
    sc_signal< sc_logic > glPLSlices_13_ce0;
    sc_signal< sc_logic > glPLSlices_13_we0;
    sc_signal< sc_lv<8> > glPLSlices_13_d0;
    sc_signal< sc_lv<8> > glPLSlices_13_q0;
    sc_signal< sc_logic > glPLSlices_13_ce1;
    sc_signal< sc_logic > glPLSlices_13_we1;
    sc_signal< sc_lv<13> > glPLSlices_14_address0;
    sc_signal< sc_logic > glPLSlices_14_ce0;
    sc_signal< sc_logic > glPLSlices_14_we0;
    sc_signal< sc_lv<8> > glPLSlices_14_d0;
    sc_signal< sc_lv<8> > glPLSlices_14_q0;
    sc_signal< sc_logic > glPLSlices_14_ce1;
    sc_signal< sc_logic > glPLSlices_14_we1;
    sc_signal< sc_lv<13> > glPLSlices_15_address0;
    sc_signal< sc_logic > glPLSlices_15_ce0;
    sc_signal< sc_logic > glPLSlices_15_we0;
    sc_signal< sc_lv<8> > glPLSlices_15_d0;
    sc_signal< sc_lv<8> > glPLSlices_15_q0;
    sc_signal< sc_logic > glPLSlices_15_ce1;
    sc_signal< sc_logic > glPLSlices_15_we1;
    sc_signal< sc_logic > data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_8_reg_401;
    sc_signal< sc_logic > eventSlice_AWVALID;
    sc_signal< sc_logic > eventSlice_AWREADY;
    sc_signal< sc_logic > eventSlice_WVALID;
    sc_signal< sc_logic > eventSlice_WREADY;
    sc_signal< sc_logic > eventSlice_ARREADY;
    sc_signal< sc_logic > eventSlice_RVALID;
    sc_signal< sc_lv<8> > eventSlice_RDATA;
    sc_signal< sc_logic > eventSlice_RLAST;
    sc_signal< sc_lv<1> > eventSlice_RID;
    sc_signal< sc_lv<1> > eventSlice_RUSER;
    sc_signal< sc_lv<2> > eventSlice_RRESP;
    sc_signal< sc_logic > eventSlice_BVALID;
    sc_signal< sc_logic > eventSlice_BREADY;
    sc_signal< sc_lv<2> > eventSlice_BRESP;
    sc_signal< sc_lv<1> > eventSlice_BID;
    sc_signal< sc_lv<1> > eventSlice_BUSER;
    sc_signal< sc_lv<32> > i_reg_134;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_ap_idle;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_ap_ready;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_ap_done;
    sc_signal< sc_lv<32> > tmp_7_fu_336_p3;
    sc_signal< sc_lv<32> > tmp_7_reg_396;
    sc_signal< sc_lv<1> > tmp_8_fu_344_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_401_pp0_iter10_reg;
    sc_signal< sc_lv<15> > tmp_s_reg_405;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter10;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<15> > y_reg_410;
    sc_signal< sc_lv<1> > pol_reg_415;
    sc_signal< sc_lv<32> > i_2_fu_377_p2;
    sc_signal< sc_lv<32> > i_2_reg_420;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > grp_copyToPS_fu_146_ap_start;
    sc_signal< sc_logic > grp_copyToPS_fu_146_ap_done;
    sc_signal< sc_logic > grp_copyToPS_fu_146_ap_idle;
    sc_signal< sc_logic > grp_copyToPS_fu_146_ap_ready;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_AWVALID;
    sc_signal< sc_lv<32> > grp_copyToPS_fu_146_m_axi_eventSlice_AWADDR;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_AWID;
    sc_signal< sc_lv<32> > grp_copyToPS_fu_146_m_axi_eventSlice_AWLEN;
    sc_signal< sc_lv<3> > grp_copyToPS_fu_146_m_axi_eventSlice_AWSIZE;
    sc_signal< sc_lv<2> > grp_copyToPS_fu_146_m_axi_eventSlice_AWBURST;
    sc_signal< sc_lv<2> > grp_copyToPS_fu_146_m_axi_eventSlice_AWLOCK;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_AWCACHE;
    sc_signal< sc_lv<3> > grp_copyToPS_fu_146_m_axi_eventSlice_AWPROT;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_AWQOS;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_AWREGION;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_AWUSER;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_WVALID;
    sc_signal< sc_lv<8> > grp_copyToPS_fu_146_m_axi_eventSlice_WDATA;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_WSTRB;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_WLAST;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_WID;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_WUSER;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_ARVALID;
    sc_signal< sc_lv<32> > grp_copyToPS_fu_146_m_axi_eventSlice_ARADDR;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_ARID;
    sc_signal< sc_lv<32> > grp_copyToPS_fu_146_m_axi_eventSlice_ARLEN;
    sc_signal< sc_lv<3> > grp_copyToPS_fu_146_m_axi_eventSlice_ARSIZE;
    sc_signal< sc_lv<2> > grp_copyToPS_fu_146_m_axi_eventSlice_ARBURST;
    sc_signal< sc_lv<2> > grp_copyToPS_fu_146_m_axi_eventSlice_ARLOCK;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_ARCACHE;
    sc_signal< sc_lv<3> > grp_copyToPS_fu_146_m_axi_eventSlice_ARPROT;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_ARQOS;
    sc_signal< sc_lv<4> > grp_copyToPS_fu_146_m_axi_eventSlice_ARREGION;
    sc_signal< sc_lv<1> > grp_copyToPS_fu_146_m_axi_eventSlice_ARUSER;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_RREADY;
    sc_signal< sc_logic > grp_copyToPS_fu_146_m_axi_eventSlice_BREADY;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_0_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_0_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_1_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_1_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_2_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_2_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_3_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_3_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_4_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_4_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_5_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_5_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_6_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_6_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_7_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_7_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_8_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_8_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_9_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_9_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_10_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_10_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_11_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_11_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_12_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_12_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_13_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_13_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_14_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_14_ce0;
    sc_signal< sc_lv<13> > grp_copyToPS_fu_146_glPLSlices_15_address0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_glPLSlices_15_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_ap_start;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_0_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_1_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_2_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_3_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_4_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_5_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_6_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_7_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_8_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_9_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_10_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_11_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_12_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_13_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_14_d1;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_address0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_ce0;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_we0;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_d0;
    sc_signal< sc_lv<13> > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_address1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_ce1;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_we1;
    sc_signal< sc_lv<8> > grp_resetCurrentSliceHW_fu_185_glPLSlices_15_d1;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_start;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_done;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_idle;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_ready;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_ce;
    sc_signal< sc_lv<16> > grp_accumulateHW_fu_221_x;
    sc_signal< sc_lv<16> > grp_accumulateHW_fu_221_y;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_pol;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_0_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_0_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_0_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_0_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_1_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_1_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_1_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_1_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_2_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_2_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_2_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_2_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_3_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_3_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_3_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_3_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_4_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_4_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_4_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_4_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_5_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_5_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_5_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_5_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_6_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_6_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_6_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_6_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_7_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_7_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_7_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_7_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_8_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_8_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_8_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_8_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_9_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_9_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_9_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_9_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_10_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_10_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_10_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_10_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_11_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_11_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_11_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_11_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_12_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_12_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_12_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_12_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_13_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_13_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_13_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_13_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_14_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_14_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_14_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_14_d0;
    sc_signal< sc_lv<13> > grp_accumulateHW_fu_221_glPLSlices_15_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_15_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_glPLSlices_15_we0;
    sc_signal< sc_lv<8> > grp_accumulateHW_fu_221_glPLSlices_15_d0;
    sc_signal< sc_lv<32> > ap_phi_mux_i_phi_fu_138_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_copyToPS_fu_146_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_resetCurrentSliceHW_fu_185_ap_start_reg;
    sc_signal< sc_logic > grp_accumulateHW_fu_221_ap_start_reg;
    sc_signal< sc_lv<32> > tmp_fu_260_p2;
    sc_signal< sc_lv<32> > tmp_op_op8_fu_274_p2;
    sc_signal< sc_lv<32> > p_neg_fu_288_p2;
    sc_signal< sc_lv<31> > p_lshr_fu_294_p4;
    sc_signal< sc_lv<1> > tmp_3_fu_280_p3;
    sc_signal< sc_lv<31> > p_neg_t_fu_304_p2;
    sc_signal< sc_lv<31> > tmp_4_fu_310_p4;
    sc_signal< sc_lv<1> > tmp_1_fu_266_p3;
    sc_signal< sc_lv<31> > tmp_5_fu_320_p3;
    sc_signal< sc_lv<31> > tmp_6_fu_328_p3;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_state26;
    static const sc_lv<6> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_M_AXI_EVENTSLICE_USER_VALUE;
    static const int C_M_AXI_EVENTSLICE_PROT_VALUE;
    static const int C_M_AXI_EVENTSLICE_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage1_iter6();
    void thread_ap_block_state17_pp0_stage0_iter7();
    void thread_ap_block_state18_pp0_stage1_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage1_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage1_iter9();
    void thread_ap_block_state23_pp0_stage0_iter10();
    void thread_ap_block_state24_pp0_stage1_iter10();
    void thread_ap_block_state25_pp0_stage0_iter11();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_138_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data_blk_n();
    void thread_data_read();
    void thread_eventSlice_AWVALID();
    void thread_eventSlice_BREADY();
    void thread_eventSlice_WVALID();
    void thread_glPLSlices_0_address0();
    void thread_glPLSlices_0_ce0();
    void thread_glPLSlices_0_ce1();
    void thread_glPLSlices_0_d0();
    void thread_glPLSlices_0_we0();
    void thread_glPLSlices_0_we1();
    void thread_glPLSlices_10_address0();
    void thread_glPLSlices_10_ce0();
    void thread_glPLSlices_10_ce1();
    void thread_glPLSlices_10_d0();
    void thread_glPLSlices_10_we0();
    void thread_glPLSlices_10_we1();
    void thread_glPLSlices_11_address0();
    void thread_glPLSlices_11_ce0();
    void thread_glPLSlices_11_ce1();
    void thread_glPLSlices_11_d0();
    void thread_glPLSlices_11_we0();
    void thread_glPLSlices_11_we1();
    void thread_glPLSlices_12_address0();
    void thread_glPLSlices_12_ce0();
    void thread_glPLSlices_12_ce1();
    void thread_glPLSlices_12_d0();
    void thread_glPLSlices_12_we0();
    void thread_glPLSlices_12_we1();
    void thread_glPLSlices_13_address0();
    void thread_glPLSlices_13_ce0();
    void thread_glPLSlices_13_ce1();
    void thread_glPLSlices_13_d0();
    void thread_glPLSlices_13_we0();
    void thread_glPLSlices_13_we1();
    void thread_glPLSlices_14_address0();
    void thread_glPLSlices_14_ce0();
    void thread_glPLSlices_14_ce1();
    void thread_glPLSlices_14_d0();
    void thread_glPLSlices_14_we0();
    void thread_glPLSlices_14_we1();
    void thread_glPLSlices_15_address0();
    void thread_glPLSlices_15_ce0();
    void thread_glPLSlices_15_ce1();
    void thread_glPLSlices_15_d0();
    void thread_glPLSlices_15_we0();
    void thread_glPLSlices_15_we1();
    void thread_glPLSlices_1_address0();
    void thread_glPLSlices_1_ce0();
    void thread_glPLSlices_1_ce1();
    void thread_glPLSlices_1_d0();
    void thread_glPLSlices_1_we0();
    void thread_glPLSlices_1_we1();
    void thread_glPLSlices_2_address0();
    void thread_glPLSlices_2_ce0();
    void thread_glPLSlices_2_ce1();
    void thread_glPLSlices_2_d0();
    void thread_glPLSlices_2_we0();
    void thread_glPLSlices_2_we1();
    void thread_glPLSlices_3_address0();
    void thread_glPLSlices_3_ce0();
    void thread_glPLSlices_3_ce1();
    void thread_glPLSlices_3_d0();
    void thread_glPLSlices_3_we0();
    void thread_glPLSlices_3_we1();
    void thread_glPLSlices_4_address0();
    void thread_glPLSlices_4_ce0();
    void thread_glPLSlices_4_ce1();
    void thread_glPLSlices_4_d0();
    void thread_glPLSlices_4_we0();
    void thread_glPLSlices_4_we1();
    void thread_glPLSlices_5_address0();
    void thread_glPLSlices_5_ce0();
    void thread_glPLSlices_5_ce1();
    void thread_glPLSlices_5_d0();
    void thread_glPLSlices_5_we0();
    void thread_glPLSlices_5_we1();
    void thread_glPLSlices_6_address0();
    void thread_glPLSlices_6_ce0();
    void thread_glPLSlices_6_ce1();
    void thread_glPLSlices_6_d0();
    void thread_glPLSlices_6_we0();
    void thread_glPLSlices_6_we1();
    void thread_glPLSlices_7_address0();
    void thread_glPLSlices_7_ce0();
    void thread_glPLSlices_7_ce1();
    void thread_glPLSlices_7_d0();
    void thread_glPLSlices_7_we0();
    void thread_glPLSlices_7_we1();
    void thread_glPLSlices_8_address0();
    void thread_glPLSlices_8_ce0();
    void thread_glPLSlices_8_ce1();
    void thread_glPLSlices_8_d0();
    void thread_glPLSlices_8_we0();
    void thread_glPLSlices_8_we1();
    void thread_glPLSlices_9_address0();
    void thread_glPLSlices_9_ce0();
    void thread_glPLSlices_9_ce1();
    void thread_glPLSlices_9_d0();
    void thread_glPLSlices_9_we0();
    void thread_glPLSlices_9_we1();
    void thread_grp_accumulateHW_fu_221_ap_ce();
    void thread_grp_accumulateHW_fu_221_ap_start();
    void thread_grp_accumulateHW_fu_221_pol();
    void thread_grp_accumulateHW_fu_221_x();
    void thread_grp_accumulateHW_fu_221_y();
    void thread_grp_copyToPS_fu_146_ap_start();
    void thread_grp_resetCurrentSliceHW_fu_185_ap_start();
    void thread_i_2_fu_377_p2();
    void thread_p_lshr_fu_294_p4();
    void thread_p_neg_fu_288_p2();
    void thread_p_neg_t_fu_304_p2();
    void thread_tmp_1_fu_266_p3();
    void thread_tmp_3_fu_280_p3();
    void thread_tmp_4_fu_310_p4();
    void thread_tmp_5_fu_320_p3();
    void thread_tmp_6_fu_328_p3();
    void thread_tmp_7_fu_336_p3();
    void thread_tmp_8_fu_344_p2();
    void thread_tmp_fu_260_p2();
    void thread_tmp_op_op8_fu_274_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
