\hypertarget{_d_i_o___interface_8h}{}\doxysection{M\+C\+A\+L/\+D\+I\+O/\+D\+I\+O\+\_\+\+Interface.h File Reference}
\label{_d_i_o___interface_8h}\index{MCAL/DIO/DIO\_Interface.h@{MCAL/DIO/DIO\_Interface.h}}
{\ttfamily \#include \char`\"{}../../\+L\+I\+B/\+S\+T\+D\+\_\+\+T\+Y\+P\+E\+S.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}../../\+L\+I\+B/\+S\+T\+D\+\_\+\+M\+A\+C\+R\+O\+S.\+h\char`\"{}}\newline
Include dependency graph for D\+I\+O\+\_\+\+Interface.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ab63eed3b7e5edffda0bd2ba2961e3f4a}{D\+I\+O\+\_\+\+E\+N\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_afcd60341eda5d397be2c49b9e53d248b}{D\+I\+O\+\_\+\+D\+I\+S\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a648ee6476ac405a3803d4927c6160b71}{D\+I\+O\+\_\+\+O\+U\+T\+P\+UT}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_afb70917ae68732d1dbd6bd120b6c757a}{D\+I\+O\+\_\+\+I\+N\+P\+UT}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a8bc63994a481798464caf18cd08b6c45}{D\+I\+O\+\_\+\+H\+I\+GH}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a199d8c89f64de45151ce89e33e1ae558}{D\+I\+O\+\_\+\+L\+OW}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_afdbf33121323dbcbb7927257feaae015}{D\+I\+O\+\_\+\+ON}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a62465f8098d6cc213621e0ec525f83ce}{D\+I\+O\+\_\+\+O\+FF}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a4b38640fcd311cd16664527481143b50}{D\+I\+O\+\_\+\+P\+O\+R\+TA}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a5fda09bb4be080473eef07c69494ee3d}{D\+I\+O\+\_\+\+P\+O\+R\+TB}}~2
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_afd0fd698e348c4df3af5b2083d36e4b2}{D\+I\+O\+\_\+\+P\+O\+R\+TC}}~3
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_aa9a7a59399a2b2d2bae3053b2a8db0c5}{D\+I\+O\+\_\+\+P\+O\+R\+TD}}~4
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a64201dce635547e424829c2696ade343}{D\+I\+O\+\_\+\+P\+A0}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_aae63aeb4c9920fb19e95b884c9048701}{D\+I\+O\+\_\+\+P\+A1}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a20669a508f4b3676f14e4137a6cf6372}{D\+I\+O\+\_\+\+P\+A2}}~2
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_acef1558fd56dfd84b8a073ff86e8eb94}{D\+I\+O\+\_\+\+P\+A3}}~3
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_af4a95128c20b507637a9671d79a4eb32}{D\+I\+O\+\_\+\+P\+A4}}~4
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ab56b85b8a6c24aeebcc5710054d591dd}{D\+I\+O\+\_\+\+P\+A5}}~5
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a464da0354f55f025013b991d6d00955f}{D\+I\+O\+\_\+\+P\+A6}}~6
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a3806712cbb1320ed2a6215b234941786}{D\+I\+O\+\_\+\+P\+A7}}~7
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a2713c4bdbf0221c8dec4a74483eab05b}{D\+I\+O\+\_\+\+P\+B0}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a8de118c5b1e0a5f5b2f3312019085025}{D\+I\+O\+\_\+\+P\+B1}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a407105607c4e62f53d583a76a65fb54f}{D\+I\+O\+\_\+\+P\+B2}}~2
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a63e6f4e729fe5be17979cb9a3e9fe194}{D\+I\+O\+\_\+\+P\+B3}}~3
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ac398468970aae6e11be226a852c85d79}{D\+I\+O\+\_\+\+P\+B4}}~4
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a16d043553e2d46ad54b5b4238b8212df}{D\+I\+O\+\_\+\+P\+B5}}~5
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_aa5b5961350b87951465986ad8da567f9}{D\+I\+O\+\_\+\+P\+B6}}~6
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a7e0b434ed6890b6a017b3a5e8b88512f}{D\+I\+O\+\_\+\+P\+B7}}~7
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a28e1493995ba5e8c904e57174a8a5069}{D\+I\+O\+\_\+\+P\+C0}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a2006f5ac1678c63a9bcaf3b552971a16}{D\+I\+O\+\_\+\+P\+C1}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ab6acb4c5773e58a522ac1e1b6c88582d}{D\+I\+O\+\_\+\+P\+C2}}~2
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a803d4a272d1263c9d5acdefa862ca6b6}{D\+I\+O\+\_\+\+P\+C3}}~3
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a6dd1b2c975486320c056ff1e37262f95}{D\+I\+O\+\_\+\+P\+C4}}~4
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a704d0d0c0b06c0061e5fd656e6ba3f7b}{D\+I\+O\+\_\+\+P\+C5}}~5
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a9102408228abbe6e38ef8cd4461969dd}{D\+I\+O\+\_\+\+P\+C6}}~6
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a61001a2a0d8eceaa46c8580397ea87dc}{D\+I\+O\+\_\+\+P\+C7}}~7
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a51c8058512b5e1c0ca55dbd665c76054}{D\+I\+O\+\_\+\+P\+D0}}~0
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_afca6880a47250454e093cb906c716047}{D\+I\+O\+\_\+\+P\+D1}}~1
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ae9e758d7aa80ba1f4e74bd7e1ce431f7}{D\+I\+O\+\_\+\+P\+D2}}~2
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a2d67db1da53217e8c43bff0ead57ec2b}{D\+I\+O\+\_\+\+P\+D3}}~3
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ad24d149b4423d6e4bb7bd6031ffe021c}{D\+I\+O\+\_\+\+P\+D4}}~4
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a45ed4d8379a5bade19e0160fab3f79e3}{D\+I\+O\+\_\+\+P\+D5}}~5
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_a54aae9756fc18bf6d72fe94ae5774953}{D\+I\+O\+\_\+\+P\+D6}}~6
\item 
\#define \mbox{\hyperlink{_d_i_o___interface_8h_ad1713f58faaf70e9acf51a3dfbeb81c6}{D\+I\+O\+\_\+\+P\+D7}}~7
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_a838f198cf45e2184ad898310a0d113d2}{D\+I\+O\+\_\+u8\+Set\+Direction\+Reg}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Status)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a838f198cf45e2184ad898310a0d113d2}{D\+I\+O\+\_\+u8\+Set\+Direction\+Reg(u8 u8\+Reg,u8 u8\+Status)}}; Description \+: Set direction of the whole register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_a70816d064e56daeac2ba114ae81539d0}{D\+I\+O\+\_\+u8\+Set\+Direction\+Bit}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Bit, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Status)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a70816d064e56daeac2ba114ae81539d0}{D\+I\+O\+\_\+u8\+Set\+Direction\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Status)}}; Description \+: Set direction of one bit of the register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}{D\+I\+O\+\_\+u8\+Write\+Reg}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Value)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}{D\+I\+O\+\_\+u8\+Write\+Reg(u8 u8\+Reg,u8 u8\+Value)}}; Description \+: write o/p to the whole register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}{D\+I\+O\+\_\+u8\+Write\+Bit}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Bit, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Value)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}{D\+I\+O\+\_\+u8\+Write\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Value)}}; Description \+: Write value of one bit of the register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}{D\+I\+O\+\_\+u8\+Toggle\+Reg}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}{D\+I\+O\+\_\+u8\+Toggle\+Reg(u8 u8\+Reg)}}; Description \+: Toggles pin values of the whole register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}{D\+I\+O\+\_\+u8\+Toggle\+Bit}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Bit)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}{D\+I\+O\+\_\+u8\+Toggle\+Bit(u8 u8\+Reg,u8 u8\+Bit)}}; Description \+: Toggle pin value of one bit of the register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}{D\+I\+O\+\_\+u8\+Read\+Reg}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}{D\+I\+O\+\_\+u8\+Read\+Reg(u8 u8\+Reg)}}; Description \+: Read i/p of the whole register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_a28a770cb1da696f96103fd3fecaa11ef}{D\+I\+O\+\_\+u8\+Read\+Bit}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Bit)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a28a770cb1da696f96103fd3fecaa11ef}{D\+I\+O\+\_\+u8\+Read\+Bit(u8 u8\+Reg,u8 u8\+Bit)}}; Description \+: Read pin value of one bit of the register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_aaceca9396540e142783e248fe1c114c9}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Reg}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Pull\+Up\+Res\+Status)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_aaceca9396540e142783e248fe1c114c9}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Reg(u8 u8\+Reg,u8 u8\+Pull\+Up\+Res\+Status)}}; Description \+: Configure pullup Res status for the whole register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{_d_i_o___interface_8h_a99868633da4de20e958133342a983929}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Bit}} (\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Reg, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Bit, \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} u8\+Pull\+Up\+Res\+Status)
\begin{DoxyCompactList}\small\item\em Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a99868633da4de20e958133342a983929}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Pull\+Up\+Res\+Status)}}; Description \+: Configure pullup Res status for on a given bit and port. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_d_i_o___interface_8h_afcd60341eda5d397be2c49b9e53d248b}\label{_d_i_o___interface_8h_afcd60341eda5d397be2c49b9e53d248b}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_DIS\_PULL\_UP\_RES@{DIO\_DIS\_PULL\_UP\_RES}}
\index{DIO\_DIS\_PULL\_UP\_RES@{DIO\_DIS\_PULL\_UP\_RES}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_DIS\_PULL\_UP\_RES}{DIO\_DIS\_PULL\_UP\_RES}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+D\+I\+S\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_ab63eed3b7e5edffda0bd2ba2961e3f4a}\label{_d_i_o___interface_8h_ab63eed3b7e5edffda0bd2ba2961e3f4a}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_EN\_PULL\_UP\_RES@{DIO\_EN\_PULL\_UP\_RES}}
\index{DIO\_EN\_PULL\_UP\_RES@{DIO\_EN\_PULL\_UP\_RES}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_EN\_PULL\_UP\_RES}{DIO\_EN\_PULL\_UP\_RES}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+E\+N\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a8bc63994a481798464caf18cd08b6c45}\label{_d_i_o___interface_8h_a8bc63994a481798464caf18cd08b6c45}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_HIGH@{DIO\_HIGH}}
\index{DIO\_HIGH@{DIO\_HIGH}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_HIGH}{DIO\_HIGH}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+H\+I\+GH~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_afb70917ae68732d1dbd6bd120b6c757a}\label{_d_i_o___interface_8h_afb70917ae68732d1dbd6bd120b6c757a}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_INPUT@{DIO\_INPUT}}
\index{DIO\_INPUT@{DIO\_INPUT}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_INPUT}{DIO\_INPUT}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+I\+N\+P\+UT~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_a199d8c89f64de45151ce89e33e1ae558}\label{_d_i_o___interface_8h_a199d8c89f64de45151ce89e33e1ae558}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_LOW@{DIO\_LOW}}
\index{DIO\_LOW@{DIO\_LOW}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_LOW}{DIO\_LOW}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+L\+OW~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_a62465f8098d6cc213621e0ec525f83ce}\label{_d_i_o___interface_8h_a62465f8098d6cc213621e0ec525f83ce}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_OFF@{DIO\_OFF}}
\index{DIO\_OFF@{DIO\_OFF}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_OFF}{DIO\_OFF}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+O\+FF~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_afdbf33121323dbcbb7927257feaae015}\label{_d_i_o___interface_8h_afdbf33121323dbcbb7927257feaae015}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_ON@{DIO\_ON}}
\index{DIO\_ON@{DIO\_ON}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_ON}{DIO\_ON}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+ON~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a648ee6476ac405a3803d4927c6160b71}\label{_d_i_o___interface_8h_a648ee6476ac405a3803d4927c6160b71}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_OUTPUT@{DIO\_OUTPUT}}
\index{DIO\_OUTPUT@{DIO\_OUTPUT}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_OUTPUT}{DIO\_OUTPUT}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+O\+U\+T\+P\+UT~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a64201dce635547e424829c2696ade343}\label{_d_i_o___interface_8h_a64201dce635547e424829c2696ade343}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA0@{DIO\_PA0}}
\index{DIO\_PA0@{DIO\_PA0}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA0}{DIO\_PA0}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A0~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_aae63aeb4c9920fb19e95b884c9048701}\label{_d_i_o___interface_8h_aae63aeb4c9920fb19e95b884c9048701}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA1@{DIO\_PA1}}
\index{DIO\_PA1@{DIO\_PA1}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA1}{DIO\_PA1}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A1~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a20669a508f4b3676f14e4137a6cf6372}\label{_d_i_o___interface_8h_a20669a508f4b3676f14e4137a6cf6372}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA2@{DIO\_PA2}}
\index{DIO\_PA2@{DIO\_PA2}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA2}{DIO\_PA2}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A2~2}

\mbox{\Hypertarget{_d_i_o___interface_8h_acef1558fd56dfd84b8a073ff86e8eb94}\label{_d_i_o___interface_8h_acef1558fd56dfd84b8a073ff86e8eb94}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA3@{DIO\_PA3}}
\index{DIO\_PA3@{DIO\_PA3}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA3}{DIO\_PA3}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A3~3}

\mbox{\Hypertarget{_d_i_o___interface_8h_af4a95128c20b507637a9671d79a4eb32}\label{_d_i_o___interface_8h_af4a95128c20b507637a9671d79a4eb32}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA4@{DIO\_PA4}}
\index{DIO\_PA4@{DIO\_PA4}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA4}{DIO\_PA4}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A4~4}

\mbox{\Hypertarget{_d_i_o___interface_8h_ab56b85b8a6c24aeebcc5710054d591dd}\label{_d_i_o___interface_8h_ab56b85b8a6c24aeebcc5710054d591dd}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA5@{DIO\_PA5}}
\index{DIO\_PA5@{DIO\_PA5}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA5}{DIO\_PA5}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A5~5}

\mbox{\Hypertarget{_d_i_o___interface_8h_a464da0354f55f025013b991d6d00955f}\label{_d_i_o___interface_8h_a464da0354f55f025013b991d6d00955f}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA6@{DIO\_PA6}}
\index{DIO\_PA6@{DIO\_PA6}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA6}{DIO\_PA6}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A6~6}

\mbox{\Hypertarget{_d_i_o___interface_8h_a3806712cbb1320ed2a6215b234941786}\label{_d_i_o___interface_8h_a3806712cbb1320ed2a6215b234941786}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PA7@{DIO\_PA7}}
\index{DIO\_PA7@{DIO\_PA7}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PA7}{DIO\_PA7}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+A7~7}

\mbox{\Hypertarget{_d_i_o___interface_8h_a2713c4bdbf0221c8dec4a74483eab05b}\label{_d_i_o___interface_8h_a2713c4bdbf0221c8dec4a74483eab05b}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB0@{DIO\_PB0}}
\index{DIO\_PB0@{DIO\_PB0}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB0}{DIO\_PB0}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B0~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_a8de118c5b1e0a5f5b2f3312019085025}\label{_d_i_o___interface_8h_a8de118c5b1e0a5f5b2f3312019085025}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB1@{DIO\_PB1}}
\index{DIO\_PB1@{DIO\_PB1}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB1}{DIO\_PB1}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B1~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a407105607c4e62f53d583a76a65fb54f}\label{_d_i_o___interface_8h_a407105607c4e62f53d583a76a65fb54f}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB2@{DIO\_PB2}}
\index{DIO\_PB2@{DIO\_PB2}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB2}{DIO\_PB2}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B2~2}

\mbox{\Hypertarget{_d_i_o___interface_8h_a63e6f4e729fe5be17979cb9a3e9fe194}\label{_d_i_o___interface_8h_a63e6f4e729fe5be17979cb9a3e9fe194}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB3@{DIO\_PB3}}
\index{DIO\_PB3@{DIO\_PB3}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB3}{DIO\_PB3}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B3~3}

\mbox{\Hypertarget{_d_i_o___interface_8h_ac398468970aae6e11be226a852c85d79}\label{_d_i_o___interface_8h_ac398468970aae6e11be226a852c85d79}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB4@{DIO\_PB4}}
\index{DIO\_PB4@{DIO\_PB4}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB4}{DIO\_PB4}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B4~4}

\mbox{\Hypertarget{_d_i_o___interface_8h_a16d043553e2d46ad54b5b4238b8212df}\label{_d_i_o___interface_8h_a16d043553e2d46ad54b5b4238b8212df}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB5@{DIO\_PB5}}
\index{DIO\_PB5@{DIO\_PB5}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB5}{DIO\_PB5}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B5~5}

\mbox{\Hypertarget{_d_i_o___interface_8h_aa5b5961350b87951465986ad8da567f9}\label{_d_i_o___interface_8h_aa5b5961350b87951465986ad8da567f9}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB6@{DIO\_PB6}}
\index{DIO\_PB6@{DIO\_PB6}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB6}{DIO\_PB6}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B6~6}

\mbox{\Hypertarget{_d_i_o___interface_8h_a7e0b434ed6890b6a017b3a5e8b88512f}\label{_d_i_o___interface_8h_a7e0b434ed6890b6a017b3a5e8b88512f}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PB7@{DIO\_PB7}}
\index{DIO\_PB7@{DIO\_PB7}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PB7}{DIO\_PB7}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+B7~7}

\mbox{\Hypertarget{_d_i_o___interface_8h_a28e1493995ba5e8c904e57174a8a5069}\label{_d_i_o___interface_8h_a28e1493995ba5e8c904e57174a8a5069}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC0@{DIO\_PC0}}
\index{DIO\_PC0@{DIO\_PC0}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC0}{DIO\_PC0}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C0~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_a2006f5ac1678c63a9bcaf3b552971a16}\label{_d_i_o___interface_8h_a2006f5ac1678c63a9bcaf3b552971a16}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC1@{DIO\_PC1}}
\index{DIO\_PC1@{DIO\_PC1}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC1}{DIO\_PC1}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C1~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_ab6acb4c5773e58a522ac1e1b6c88582d}\label{_d_i_o___interface_8h_ab6acb4c5773e58a522ac1e1b6c88582d}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC2@{DIO\_PC2}}
\index{DIO\_PC2@{DIO\_PC2}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC2}{DIO\_PC2}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C2~2}

\mbox{\Hypertarget{_d_i_o___interface_8h_a803d4a272d1263c9d5acdefa862ca6b6}\label{_d_i_o___interface_8h_a803d4a272d1263c9d5acdefa862ca6b6}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC3@{DIO\_PC3}}
\index{DIO\_PC3@{DIO\_PC3}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC3}{DIO\_PC3}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C3~3}

\mbox{\Hypertarget{_d_i_o___interface_8h_a6dd1b2c975486320c056ff1e37262f95}\label{_d_i_o___interface_8h_a6dd1b2c975486320c056ff1e37262f95}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC4@{DIO\_PC4}}
\index{DIO\_PC4@{DIO\_PC4}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC4}{DIO\_PC4}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C4~4}

\mbox{\Hypertarget{_d_i_o___interface_8h_a704d0d0c0b06c0061e5fd656e6ba3f7b}\label{_d_i_o___interface_8h_a704d0d0c0b06c0061e5fd656e6ba3f7b}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC5@{DIO\_PC5}}
\index{DIO\_PC5@{DIO\_PC5}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC5}{DIO\_PC5}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C5~5}

\mbox{\Hypertarget{_d_i_o___interface_8h_a9102408228abbe6e38ef8cd4461969dd}\label{_d_i_o___interface_8h_a9102408228abbe6e38ef8cd4461969dd}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC6@{DIO\_PC6}}
\index{DIO\_PC6@{DIO\_PC6}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC6}{DIO\_PC6}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C6~6}

\mbox{\Hypertarget{_d_i_o___interface_8h_a61001a2a0d8eceaa46c8580397ea87dc}\label{_d_i_o___interface_8h_a61001a2a0d8eceaa46c8580397ea87dc}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PC7@{DIO\_PC7}}
\index{DIO\_PC7@{DIO\_PC7}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PC7}{DIO\_PC7}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+C7~7}

\mbox{\Hypertarget{_d_i_o___interface_8h_a51c8058512b5e1c0ca55dbd665c76054}\label{_d_i_o___interface_8h_a51c8058512b5e1c0ca55dbd665c76054}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD0@{DIO\_PD0}}
\index{DIO\_PD0@{DIO\_PD0}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD0}{DIO\_PD0}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D0~0}

\mbox{\Hypertarget{_d_i_o___interface_8h_afca6880a47250454e093cb906c716047}\label{_d_i_o___interface_8h_afca6880a47250454e093cb906c716047}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD1@{DIO\_PD1}}
\index{DIO\_PD1@{DIO\_PD1}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD1}{DIO\_PD1}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D1~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_ae9e758d7aa80ba1f4e74bd7e1ce431f7}\label{_d_i_o___interface_8h_ae9e758d7aa80ba1f4e74bd7e1ce431f7}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD2@{DIO\_PD2}}
\index{DIO\_PD2@{DIO\_PD2}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD2}{DIO\_PD2}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D2~2}

\mbox{\Hypertarget{_d_i_o___interface_8h_a2d67db1da53217e8c43bff0ead57ec2b}\label{_d_i_o___interface_8h_a2d67db1da53217e8c43bff0ead57ec2b}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD3@{DIO\_PD3}}
\index{DIO\_PD3@{DIO\_PD3}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD3}{DIO\_PD3}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D3~3}

\mbox{\Hypertarget{_d_i_o___interface_8h_ad24d149b4423d6e4bb7bd6031ffe021c}\label{_d_i_o___interface_8h_ad24d149b4423d6e4bb7bd6031ffe021c}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD4@{DIO\_PD4}}
\index{DIO\_PD4@{DIO\_PD4}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD4}{DIO\_PD4}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D4~4}

\mbox{\Hypertarget{_d_i_o___interface_8h_a45ed4d8379a5bade19e0160fab3f79e3}\label{_d_i_o___interface_8h_a45ed4d8379a5bade19e0160fab3f79e3}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD5@{DIO\_PD5}}
\index{DIO\_PD5@{DIO\_PD5}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD5}{DIO\_PD5}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D5~5}

\mbox{\Hypertarget{_d_i_o___interface_8h_a54aae9756fc18bf6d72fe94ae5774953}\label{_d_i_o___interface_8h_a54aae9756fc18bf6d72fe94ae5774953}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD6@{DIO\_PD6}}
\index{DIO\_PD6@{DIO\_PD6}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD6}{DIO\_PD6}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D6~6}

\mbox{\Hypertarget{_d_i_o___interface_8h_ad1713f58faaf70e9acf51a3dfbeb81c6}\label{_d_i_o___interface_8h_ad1713f58faaf70e9acf51a3dfbeb81c6}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PD7@{DIO\_PD7}}
\index{DIO\_PD7@{DIO\_PD7}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PD7}{DIO\_PD7}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+D7~7}

\mbox{\Hypertarget{_d_i_o___interface_8h_a4b38640fcd311cd16664527481143b50}\label{_d_i_o___interface_8h_a4b38640fcd311cd16664527481143b50}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PORTA@{DIO\_PORTA}}
\index{DIO\_PORTA@{DIO\_PORTA}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PORTA}{DIO\_PORTA}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+O\+R\+TA~1}

\mbox{\Hypertarget{_d_i_o___interface_8h_a5fda09bb4be080473eef07c69494ee3d}\label{_d_i_o___interface_8h_a5fda09bb4be080473eef07c69494ee3d}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PORTB@{DIO\_PORTB}}
\index{DIO\_PORTB@{DIO\_PORTB}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PORTB}{DIO\_PORTB}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+O\+R\+TB~2}

\mbox{\Hypertarget{_d_i_o___interface_8h_afd0fd698e348c4df3af5b2083d36e4b2}\label{_d_i_o___interface_8h_afd0fd698e348c4df3af5b2083d36e4b2}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PORTC@{DIO\_PORTC}}
\index{DIO\_PORTC@{DIO\_PORTC}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PORTC}{DIO\_PORTC}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+O\+R\+TC~3}

\mbox{\Hypertarget{_d_i_o___interface_8h_aa9a7a59399a2b2d2bae3053b2a8db0c5}\label{_d_i_o___interface_8h_aa9a7a59399a2b2d2bae3053b2a8db0c5}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_PORTD@{DIO\_PORTD}}
\index{DIO\_PORTD@{DIO\_PORTD}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_PORTD}{DIO\_PORTD}}
{\footnotesize\ttfamily \#define D\+I\+O\+\_\+\+P\+O\+R\+TD~4}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_d_i_o___interface_8h_a99868633da4de20e958133342a983929}\label{_d_i_o___interface_8h_a99868633da4de20e958133342a983929}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ConfigPullupBit@{DIO\_u8ConfigPullupBit}}
\index{DIO\_u8ConfigPullupBit@{DIO\_u8ConfigPullupBit}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ConfigPullupBit()}{DIO\_u8ConfigPullupBit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Config\+Pullup\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Bit,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Pull\+Up\+Res\+Status }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a99868633da4de20e958133342a983929}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Pull\+Up\+Res\+Status)}}; Description \+: Configure pullup Res status for on a given bit and port. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register \+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & Bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
{\em u8\+Pull\+Up\+Res\+Status} & pull up res \+: takes only D\+I\+O\+\_\+\+E\+N\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES or D\+I\+O\+\_\+\+D\+I\+S\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range, (3) means pull up resistor status value out of range 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_aaceca9396540e142783e248fe1c114c9}\label{_d_i_o___interface_8h_aaceca9396540e142783e248fe1c114c9}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ConfigPullupReg@{DIO\_u8ConfigPullupReg}}
\index{DIO\_u8ConfigPullupReg@{DIO\_u8ConfigPullupReg}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ConfigPullupReg()}{DIO\_u8ConfigPullupReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Config\+Pullup\+Reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Pull\+Up\+Res\+Status }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_aaceca9396540e142783e248fe1c114c9}{D\+I\+O\+\_\+u8\+Config\+Pullup\+Reg(u8 u8\+Reg,u8 u8\+Pull\+Up\+Res\+Status)}}; Description \+: Configure pullup Res status for the whole register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register \+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Pull\+Up\+Res\+Status} & pull up res \+: takes only D\+I\+O\+\_\+\+E\+N\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES (will enable it for the whole reg) or D\+I\+O\+\_\+\+D\+I\+S\+\_\+\+P\+U\+L\+L\+\_\+\+U\+P\+\_\+\+R\+ES (will disable it for the whole reg) or a custom value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_a28a770cb1da696f96103fd3fecaa11ef}\label{_d_i_o___interface_8h_a28a770cb1da696f96103fd3fecaa11ef}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ReadBit@{DIO\_u8ReadBit}}
\index{DIO\_u8ReadBit@{DIO\_u8ReadBit}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ReadBit()}{DIO\_u8ReadBit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Read\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Bit }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a28a770cb1da696f96103fd3fecaa11ef}{D\+I\+O\+\_\+u8\+Read\+Bit(u8 u8\+Reg,u8 u8\+Bit)}}; Description \+: Read pin value of one bit of the register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & Bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 actual reading (0 or 1) or number used for error handling (2) means Undefined P\+O\+RT Argument, (3) means Bit number out of range 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}\label{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ReadReg@{DIO\_u8ReadReg}}
\index{DIO\_u8ReadReg@{DIO\_u8ReadReg}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ReadReg()}{DIO\_u8ReadReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Read\+Reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}{D\+I\+O\+\_\+u8\+Read\+Reg(u8 u8\+Reg)}}; Description \+: Read i/p of the whole register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 Register reading of type u8, it will always return 240(0x\+AA)(0b10101010) in case of Undefined Port error whatever the actual reading is
\end{DoxyReturn}
Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_ad0847f023453f32f17083d31a18b6f76}{D\+I\+O\+\_\+u8\+Read\+Reg(u8 u8\+Reg)}}; Description \+: Read i/p of the whole register.


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & Bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 actual reading (0 or 1) or number used for error handling (2) means Undefined P\+O\+RT Argument, (3) means Bit number out of range 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_a70816d064e56daeac2ba114ae81539d0}\label{_d_i_o___interface_8h_a70816d064e56daeac2ba114ae81539d0}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8SetDirectionBit@{DIO\_u8SetDirectionBit}}
\index{DIO\_u8SetDirectionBit@{DIO\_u8SetDirectionBit}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8SetDirectionBit()}{DIO\_u8SetDirectionBit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Set\+Direction\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Bit,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Status }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a70816d064e56daeac2ba114ae81539d0}{D\+I\+O\+\_\+u8\+Set\+Direction\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Status)}}; Description \+: Set direction of one bit of the register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
{\em u8\+Status} & Status \+: takes only I\+N\+P\+UT,O\+U\+T\+P\+UT \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range, (3) means status value out of range 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_a838f198cf45e2184ad898310a0d113d2}\label{_d_i_o___interface_8h_a838f198cf45e2184ad898310a0d113d2}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8SetDirectionReg@{DIO\_u8SetDirectionReg}}
\index{DIO\_u8SetDirectionReg@{DIO\_u8SetDirectionReg}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8SetDirectionReg()}{DIO\_u8SetDirectionReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Set\+Direction\+Reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Status }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a838f198cf45e2184ad898310a0d113d2}{D\+I\+O\+\_\+u8\+Set\+Direction\+Reg(u8 u8\+Reg,u8 u8\+Status)}}; Description \+: Set direction of the whole register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & \+: Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Status} & Status \+: takes I\+N\+P\+UT sets whole reg i/p,O\+U\+T\+P\+UT sets whole reg o/p, or Custom -\/(0-\/255)values-\/ D\+D\+Rx values \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 \+: u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}\label{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ToggleBit@{DIO\_u8ToggleBit}}
\index{DIO\_u8ToggleBit@{DIO\_u8ToggleBit}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ToggleBit()}{DIO\_u8ToggleBit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Toggle\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Bit }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}{D\+I\+O\+\_\+u8\+Toggle\+Bit(u8 u8\+Reg,u8 u8\+Bit)}}; Description \+: Toggle pin value of one bit of the register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & Bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range
\end{DoxyReturn}
Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_aac4bffaf9e068e9511de8c6d9d23f0c5}{D\+I\+O\+\_\+u8\+Toggle\+Bit(u8 u8\+Reg,u8 u8\+Bit)}}; Description \+: Toggle pin value of one bit of the register.


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 Register reading of type u8, it will always return 240(0x\+AA)(0b10101010) in case of Undefined Port error whatever the actual reading is 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}\label{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8ToggleReg@{DIO\_u8ToggleReg}}
\index{DIO\_u8ToggleReg@{DIO\_u8ToggleReg}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8ToggleReg()}{DIO\_u8ToggleReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Toggle\+Reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}{D\+I\+O\+\_\+u8\+Toggle\+Reg(u8 u8\+Reg)}}; Description \+: Toggles pin values of the whole register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument
\end{DoxyReturn}
Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_a875e3058c52455441e3f18efe84198e5}{D\+I\+O\+\_\+u8\+Toggle\+Reg(u8 u8\+Reg)}}; Description \+: Toggles pin values of the whole register.


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & Bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}\label{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8WriteBit@{DIO\_u8WriteBit}}
\index{DIO\_u8WriteBit@{DIO\_u8WriteBit}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8WriteBit()}{DIO\_u8WriteBit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Write\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Bit,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Value }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}{D\+I\+O\+\_\+u8\+Write\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Value)}}; Description \+: Write value of one bit of the register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
{\em u8\+Value} & Value \+: takes only H\+I\+GH,L\+OW \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range, (3) means Bit value out of range
\end{DoxyReturn}
Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_abec487182046db105087ba55742a889b}{D\+I\+O\+\_\+u8\+Write\+Bit(u8 u8\+Reg,u8 u8\+Bit,u8 u8\+Value)}}; Description \+: Write value of one bit of the register.


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument 
\end{DoxyReturn}
\mbox{\Hypertarget{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}\label{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}} 
\index{DIO\_Interface.h@{DIO\_Interface.h}!DIO\_u8WriteReg@{DIO\_u8WriteReg}}
\index{DIO\_u8WriteReg@{DIO\_u8WriteReg}!DIO\_Interface.h@{DIO\_Interface.h}}
\doxysubsubsection{\texorpdfstring{DIO\_u8WriteReg()}{DIO\_u8WriteReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+I\+O\+\_\+u8\+Write\+Reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Reg,  }\item[{\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}}}]{u8\+Value }\end{DoxyParamCaption})}



Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}{D\+I\+O\+\_\+u8\+Write\+Reg(u8 u8\+Reg,u8 u8\+Value)}}; Description \+: write o/p to the whole register. 


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Value} & Value \+: takes H\+I\+GH sets whole reg high,L\+OW sets whole reg low, or Custom -\/(0-\/255)values-\/ P\+O\+R\+Tx values \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 \+: number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument
\end{DoxyReturn}
Prototype \+: u8 \mbox{\hyperlink{_d_i_o___interface_8h_afebdfc3bad8fdab9fbdbfe955f3f445e}{D\+I\+O\+\_\+u8\+Write\+Reg(u8 u8\+Reg,u8 u8\+Value)}}; Description \+: write o/p to the whole register.


\begin{DoxyParams}{Parameters}
{\em u8\+Reg} & Register\+: takes only D\+I\+O\+\_\+\+P\+O\+R\+TA,D\+I\+O\+\_\+\+P\+O\+R\+TB,D\+I\+O\+\_\+\+P\+O\+R\+TC,D\+I\+O\+\_\+\+P\+O\+R\+TD \\
\hline
{\em u8\+Bit} & bit \+: takes only D\+I\+O\+\_\+\+Px0,D\+I\+O\+\_\+\+Px1,D\+I\+O\+\_\+\+Px2,D\+I\+O\+\_\+\+Px3,D\+I\+O\+\_\+\+Px4,D\+I\+O\+\_\+\+Px5,D\+I\+O\+\_\+\+Px6,D\+I\+O\+\_\+\+Px7 ex\+: D\+I\+O\+\_\+\+P\+A0,D\+I\+O\+\_\+\+P\+B6,D\+I\+O\+\_\+\+P\+D2.... \\
\hline
{\em u8\+Value} & Value \+: takes only H\+I\+GH,L\+OW \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
u8 u8 number used for error handling (0) means no error,(1) means Undefined P\+O\+RT Argument, (2) means Bit number out of range, (3) means Bit value out of range 
\end{DoxyReturn}
