# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/LFSR.v /home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/bcd15seg.v /home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/clock.v /home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/top.v /home/zhaozhenyu/verilator/digital_circuit/ex6/csrc/main.cpp /home/zhaozhenyu/verilator/digital_circuit/ex6/build/auto_bind.cpp /home/zhaozhenyu/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/zhaozhenyu/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/zhaozhenyu/verilator/digital_circuit/ex6/build/top"
T      3142   428335  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop.cpp"
T      2808   427683  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop.h"
T      2465   483624  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop.mk"
T       306   427640  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738   399071  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop__Syms.cpp"
T       921   427629  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop__Syms.h"
T      1260   428341  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop___024root.h"
T      1190   481029  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833   476719  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      6738   482872  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6439   476721  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614   428901  1724339050   221511950  1724339050   221511950 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       894   483948  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop__ver.d"
T         0        0  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop__verFiles.dat"
T      1642   482969  1724339050   222511914  1724339050   222511914 "./build/obj_dir/Vtop_classes.mk"
S       387   483584  1724336561    50070796  1724336561    50070796 "/home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/LFSR.v"
S      1123   485032  1724334438   362235507  1724334438   362235507 "/home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/bcd15seg.v"
S       494   485095  1724339044   438718709  1724339044   438718709 "/home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/clock.v"
S       626   483685  1724338783   351373635  1724338783   351373635 "/home/zhaozhenyu/verilator/digital_circuit/ex6/vsrc/top.v"
S  20801520   530772  1722528420   333169635  1722528420   333169635 "/usr/local/bin/verilator_bin"
S      3275   539102  1722528420   897170482  1722528420   897170482 "/usr/local/share/verilator/include/verilated_std.sv"
