<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="268" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="296" />
   <clocksource preferredWidth="296" />
   <frequency preferredWidth="277" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1171" height="905" x="2" y="6" />
 <hdlexample language="VERILOG" />
</preferences>
