
4_sytem_driver_gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a4  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000550  08000558  00001558  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000550  08000550  00001558  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000550  08000550  00001558  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000550  08000558  00001558  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000550  08000550  00001550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000554  08000554  00001554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001558  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001558  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001558  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c62  00000000  00000000  00001588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004e5  00000000  00000000  000021ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  000026d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c1  00000000  00000000  000027f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b219  00000000  00000000  000028b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002016  00000000  00000000  0001dad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096ee7  00000000  00000000  0001fae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b69cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002ac  00000000  00000000  000b6a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  000b6cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000538 	.word	0x08000538

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000538 	.word	0x08000538

080001ec <led_init>:

#define GPIOAEN			(1U<<0)
#define PIN_A0			(1U<<0)
#define BTN_PIN 		PIN_A0

void led_init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0

	/*  Enable clock access to GPIOG*/
	RCC->AHB1ENR |= GPIOGEN;
 80001f0:	4b0a      	ldr	r3, [pc, #40]	@ (800021c <led_init+0x30>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f4:	4a09      	ldr	r2, [pc, #36]	@ (800021c <led_init+0x30>)
 80001f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80001fa:	6313      	str	r3, [r2, #48]	@ 0x30

	/* SET PG13 to output mode*/
	GPIOG->MODER |= (1U<<26);
 80001fc:	4b08      	ldr	r3, [pc, #32]	@ (8000220 <led_init+0x34>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a07      	ldr	r2, [pc, #28]	@ (8000220 <led_init+0x34>)
 8000202:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000206:	6013      	str	r3, [r2, #0]
	GPIOG->MODER &= ~(0U<<27);
 8000208:	4b05      	ldr	r3, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020a:	4a05      	ldr	r2, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	6013      	str	r3, [r2, #0]
	/*Set PG13 as output mode */

}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	40023800 	.word	0x40023800
 8000220:	40021800 	.word	0x40021800

08000224 <led_on>:
void led_on(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	/* Set PG13 High */
	GPIOG->ODR |= LED_GREEN;
 8000228:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <led_on+0x1c>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <led_on+0x1c>)
 800022e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000232:	6153      	str	r3, [r2, #20]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40021800 	.word	0x40021800

08000244 <led_off>:

void led_off(void)
{
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0
	/* Set PG13 Low */
	GPIOG->ODR &=~ LED_GREEN;
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <led_off+0x1c>)
 800024a:	695b      	ldr	r3, [r3, #20]
 800024c:	4a04      	ldr	r2, [pc, #16]	@ (8000260 <led_off+0x1c>)
 800024e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000252:	6153      	str	r3, [r2, #20]
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40021800 	.word	0x40021800

08000264 <fpu_enable>:
#include "stm32f429xx.h"
#include "fpu.h"

void fpu_enable(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
	//Enable the Floating Point Unit: CP10 and CP11 of CPACR are set to full access mode
	SCB->CPACR |= (1U<<20);
 8000268:	4b12      	ldr	r3, [pc, #72]	@ (80002b4 <fpu_enable+0x50>)
 800026a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800026e:	4a11      	ldr	r2, [pc, #68]	@ (80002b4 <fpu_enable+0x50>)
 8000270:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<21);
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <fpu_enable+0x50>)
 800027a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800027e:	4a0d      	ldr	r2, [pc, #52]	@ (80002b4 <fpu_enable+0x50>)
 8000280:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000284:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<22);
 8000288:	4b0a      	ldr	r3, [pc, #40]	@ (80002b4 <fpu_enable+0x50>)
 800028a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800028e:	4a09      	ldr	r2, [pc, #36]	@ (80002b4 <fpu_enable+0x50>)
 8000290:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000294:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<23);
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <fpu_enable+0x50>)
 800029a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800029e:	4a05      	ldr	r2, [pc, #20]	@ (80002b4 <fpu_enable+0x50>)
 80002a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80002a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88


}
 80002a8:	bf00      	nop
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <main>:
#include "bsp.h"



int main()
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	//Enable FPU
	fpu_enable();
 80002bc:	f7ff ffd2 	bl	8000264 <fpu_enable>

	//Initialize UART
	debug_uart_init();
 80002c0:	f000 f87a 	bl	80003b8 <debug_uart_init>

	//Initialize the Timebase
	timbase_init();
 80002c4:	f000 f84e 	bl	8000364 <timbase_init>

	//Initilize LED
	led_init();
 80002c8:	f7ff ff90 	bl	80001ec <led_init>


	while(1)
	{
		led_on();
 80002cc:	f7ff ffaa 	bl	8000224 <led_on>
		delay(1);
 80002d0:	2001      	movs	r0, #1
 80002d2:	f000 f804 	bl	80002de <delay>
		led_off();
 80002d6:	f7ff ffb5 	bl	8000244 <led_off>
		led_on();
 80002da:	bf00      	nop
 80002dc:	e7f6      	b.n	80002cc <main+0x14>

080002de <delay>:
volatile uint32_t g_curr_tick;
volatile uint32_t g_curr_tick_p;

/* Delay in Seconds*/
void delay(uint32_t delay)
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	b084      	sub	sp, #16
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = get_tick();
 80002e6:	f000 f819 	bl	800031c <get_tick>
 80002ea:	60b8      	str	r0, [r7, #8]
	uint32_t wait = delay;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY){
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002f6:	d002      	beq.n	80002fe <delay+0x20>
		wait += (uint32_t)TIKC_FREQ;
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	3301      	adds	r3, #1
 80002fc:	60fb      	str	r3, [r7, #12]
	}

	while((get_tick() -  tickstart) < wait){}
 80002fe:	bf00      	nop
 8000300:	f000 f80c 	bl	800031c <get_tick>
 8000304:	4602      	mov	r2, r0
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	429a      	cmp	r2, r3
 800030e:	d8f7      	bhi.n	8000300 <delay+0x22>
}
 8000310:	bf00      	nop
 8000312:	bf00      	nop
 8000314:	3710      	adds	r7, #16
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <get_tick>:

uint32_t get_tick(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000320:	b672      	cpsid	i
}
 8000322:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <get_tick+0x24>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a06      	ldr	r2, [pc, #24]	@ (8000344 <get_tick+0x28>)
 800032a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800032c:	b662      	cpsie	i
}
 800032e:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 8000330:	4b04      	ldr	r3, [pc, #16]	@ (8000344 <get_tick+0x28>)
 8000332:	681b      	ldr	r3, [r3, #0]
}
 8000334:	4618      	mov	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	2000001c 	.word	0x2000001c
 8000344:	20000020 	.word	0x20000020

08000348 <tick_increment>:

void tick_increment(void){
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
	g_curr_tick += TIKC_FREQ;
 800034c:	4b04      	ldr	r3, [pc, #16]	@ (8000360 <tick_increment+0x18>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	3301      	adds	r3, #1
 8000352:	4a03      	ldr	r2, [pc, #12]	@ (8000360 <tick_increment+0x18>)
 8000354:	6013      	str	r3, [r2, #0]
}
 8000356:	bf00      	nop
 8000358:	46bd      	mov	sp, r7
 800035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	2000001c 	.word	0x2000001c

08000364 <timbase_init>:

void timbase_init(void){
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000368:	b672      	cpsid	i
}
 800036a:	bf00      	nop

	/* Disable Global Interrupts*/
	__disable_irq();

	/*Load the timer with Number of CLock cycles for one second*/
	SysTick->LOAD = ONE_SEC_LOAD - 1;
 800036c:	4b0d      	ldr	r3, [pc, #52]	@ (80003a4 <timbase_init+0x40>)
 800036e:	4a0e      	ldr	r2, [pc, #56]	@ (80003a8 <timbase_init+0x44>)
 8000370:	605a      	str	r2, [r3, #4]

	/* Clear SysTick Current Value register*/
	SysTick->VAL = 0;
 8000372:	4b0c      	ldr	r3, [pc, #48]	@ (80003a4 <timbase_init+0x40>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]

	/* Select internal clock source*/
	SysTick->CTRL = CTRL_CLKSRC;
 8000378:	4b0a      	ldr	r3, [pc, #40]	@ (80003a4 <timbase_init+0x40>)
 800037a:	2204      	movs	r2, #4
 800037c:	601a      	str	r2, [r3, #0]

	/* Enable the interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 800037e:	4b09      	ldr	r3, [pc, #36]	@ (80003a4 <timbase_init+0x40>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a08      	ldr	r2, [pc, #32]	@ (80003a4 <timbase_init+0x40>)
 8000384:	f043 0302 	orr.w	r3, r3, #2
 8000388:	6013      	str	r3, [r2, #0]

	/* Enable SysTick*/
	SysTick->CTRL  |= CTRL_ENABLE;
 800038a:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <timbase_init+0x40>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4a05      	ldr	r2, [pc, #20]	@ (80003a4 <timbase_init+0x40>)
 8000390:	f043 0301 	orr.w	r3, r3, #1
 8000394:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000396:	b662      	cpsie	i
}
 8000398:	bf00      	nop

	/* Enable Global Interrupts*/
	__enable_irq();

}
 800039a:	bf00      	nop
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	e000e010 	.word	0xe000e010
 80003a8:	00f423ff 	.word	0x00f423ff

080003ac <SysTick_Handler>:

void SysTick_Handler(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
	tick_increment();
 80003b0:	f7ff ffca 	bl	8000348 <tick_increment>
}
 80003b4:	bf00      	nop
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 80003bc:	4b1f      	ldr	r3, [pc, #124]	@ (800043c <debug_uart_init+0x84>)
 80003be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c0:	4a1e      	ldr	r2, [pc, #120]	@ (800043c <debug_uart_init+0x84>)
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Set the mode of PA2 to alternate function mapping*/
	GPIOA->MODER &=~(1U<<4);
 80003c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000440 <debug_uart_init+0x88>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	4a1c      	ldr	r2, [pc, #112]	@ (8000440 <debug_uart_init+0x88>)
 80003ce:	f023 0310 	bic.w	r3, r3, #16
 80003d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80003d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <debug_uart_init+0x88>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a19      	ldr	r2, [pc, #100]	@ (8000440 <debug_uart_init+0x88>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6013      	str	r3, [r2, #0]

	/* Set Alternate function type to AF7(UART2_TX)*/
	GPIOA->AFR[0]  |= (1U <<8);
 80003e0:	4b17      	ldr	r3, [pc, #92]	@ (8000440 <debug_uart_init+0x88>)
 80003e2:	6a1b      	ldr	r3, [r3, #32]
 80003e4:	4a16      	ldr	r2, [pc, #88]	@ (8000440 <debug_uart_init+0x88>)
 80003e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003ea:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<9);
 80003ec:	4b14      	ldr	r3, [pc, #80]	@ (8000440 <debug_uart_init+0x88>)
 80003ee:	6a1b      	ldr	r3, [r3, #32]
 80003f0:	4a13      	ldr	r2, [pc, #76]	@ (8000440 <debug_uart_init+0x88>)
 80003f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003f6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<10);
 80003f8:	4b11      	ldr	r3, [pc, #68]	@ (8000440 <debug_uart_init+0x88>)
 80003fa:	6a1b      	ldr	r3, [r3, #32]
 80003fc:	4a10      	ldr	r2, [pc, #64]	@ (8000440 <debug_uart_init+0x88>)
 80003fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000402:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  &=~ (1U <<11);
 8000404:	4b0e      	ldr	r3, [pc, #56]	@ (8000440 <debug_uart_init+0x88>)
 8000406:	6a1b      	ldr	r3, [r3, #32]
 8000408:	4a0d      	ldr	r2, [pc, #52]	@ (8000440 <debug_uart_init+0x88>)
 800040a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800040e:	6213      	str	r3, [r2, #32]

	/* Enable Clock access to UART2*/
	RCC->APB1ENR |= UART2EN;
 8000410:	4b0a      	ldr	r3, [pc, #40]	@ (800043c <debug_uart_init+0x84>)
 8000412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000414:	4a09      	ldr	r2, [pc, #36]	@ (800043c <debug_uart_init+0x84>)
 8000416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800041a:	6413      	str	r3, [r2, #64]	@ 0x40

	/* COnfigure the Baudrate*/
	uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 800041c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000420:	4808      	ldr	r0, [pc, #32]	@ (8000444 <debug_uart_init+0x8c>)
 8000422:	f000 f827 	bl	8000474 <uart_set_baudrate>

	/* Configure transfer direction */
	USART2->CR1 = CR1_TE;
 8000426:	4b08      	ldr	r3, [pc, #32]	@ (8000448 <debug_uart_init+0x90>)
 8000428:	2208      	movs	r2, #8
 800042a:	60da      	str	r2, [r3, #12]

	/* Enable UART Module*/
	USART2->CR1 |= CR1_UE;
 800042c:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <debug_uart_init+0x90>)
 800042e:	68db      	ldr	r3, [r3, #12]
 8000430:	4a05      	ldr	r2, [pc, #20]	@ (8000448 <debug_uart_init+0x90>)
 8000432:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000436:	60d3      	str	r3, [r2, #12]

}
 8000438:	bf00      	nop
 800043a:	bd80      	pop	{r7, pc}
 800043c:	40023800 	.word	0x40023800
 8000440:	40020000 	.word	0x40020000
 8000444:	00f42400 	.word	0x00f42400
 8000448:	40004400 	.word	0x40004400

0800044c <compute_uart_bd>:
	while(!(USART2->SR & SR_TXE)){}
	/* Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
}

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
 8000454:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	085a      	lsrs	r2, r3, #1
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	441a      	add	r2, r3
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	fbb2 f3f3 	udiv	r3, r2, r3
 8000464:	b29b      	uxth	r3, r3
}
 8000466:	4618      	mov	r0, r3
 8000468:	370c      	adds	r7, #12
 800046a:	46bd      	mov	sp, r7
 800046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000470:	4770      	bx	lr
	...

08000474 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 800047e:	6839      	ldr	r1, [r7, #0]
 8000480:	6878      	ldr	r0, [r7, #4]
 8000482:	f7ff ffe3 	bl	800044c <compute_uart_bd>
 8000486:	4603      	mov	r3, r0
 8000488:	461a      	mov	r2, r3
 800048a:	4b03      	ldr	r3, [pc, #12]	@ (8000498 <uart_set_baudrate+0x24>)
 800048c:	609a      	str	r2, [r3, #8]
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40004400 	.word	0x40004400

0800049c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800049c:	480d      	ldr	r0, [pc, #52]	@ (80004d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800049e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a4:	480c      	ldr	r0, [pc, #48]	@ (80004d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004a6:	490d      	ldr	r1, [pc, #52]	@ (80004dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a8:	4a0d      	ldr	r2, [pc, #52]	@ (80004e0 <LoopForever+0xe>)
  movs r3, #0
 80004aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004ac:	e002      	b.n	80004b4 <LoopCopyDataInit>

080004ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004b2:	3304      	adds	r3, #4

080004b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b8:	d3f9      	bcc.n	80004ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ba:	4a0a      	ldr	r2, [pc, #40]	@ (80004e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004bc:	4c0a      	ldr	r4, [pc, #40]	@ (80004e8 <LoopForever+0x16>)
  movs r3, #0
 80004be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c0:	e001      	b.n	80004c6 <LoopFillZerobss>

080004c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c4:	3204      	adds	r2, #4

080004c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c8:	d3fb      	bcc.n	80004c2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80004ca:	f000 f811 	bl	80004f0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80004ce:	f7ff fef3 	bl	80002b8 <main>

080004d2 <LoopForever>:

LoopForever:
  b LoopForever
 80004d2:	e7fe      	b.n	80004d2 <LoopForever>
  ldr   r0, =_estack
 80004d4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004e0:	08000558 	.word	0x08000558
  ldr r2, =_sbss
 80004e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004e8:	20000024 	.word	0x20000024

080004ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC_IRQHandler>
	...

080004f0 <__libc_init_array>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	4d0d      	ldr	r5, [pc, #52]	@ (8000528 <__libc_init_array+0x38>)
 80004f4:	4c0d      	ldr	r4, [pc, #52]	@ (800052c <__libc_init_array+0x3c>)
 80004f6:	1b64      	subs	r4, r4, r5
 80004f8:	10a4      	asrs	r4, r4, #2
 80004fa:	2600      	movs	r6, #0
 80004fc:	42a6      	cmp	r6, r4
 80004fe:	d109      	bne.n	8000514 <__libc_init_array+0x24>
 8000500:	4d0b      	ldr	r5, [pc, #44]	@ (8000530 <__libc_init_array+0x40>)
 8000502:	4c0c      	ldr	r4, [pc, #48]	@ (8000534 <__libc_init_array+0x44>)
 8000504:	f000 f818 	bl	8000538 <_init>
 8000508:	1b64      	subs	r4, r4, r5
 800050a:	10a4      	asrs	r4, r4, #2
 800050c:	2600      	movs	r6, #0
 800050e:	42a6      	cmp	r6, r4
 8000510:	d105      	bne.n	800051e <__libc_init_array+0x2e>
 8000512:	bd70      	pop	{r4, r5, r6, pc}
 8000514:	f855 3b04 	ldr.w	r3, [r5], #4
 8000518:	4798      	blx	r3
 800051a:	3601      	adds	r6, #1
 800051c:	e7ee      	b.n	80004fc <__libc_init_array+0xc>
 800051e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000522:	4798      	blx	r3
 8000524:	3601      	adds	r6, #1
 8000526:	e7f2      	b.n	800050e <__libc_init_array+0x1e>
 8000528:	08000550 	.word	0x08000550
 800052c:	08000550 	.word	0x08000550
 8000530:	08000550 	.word	0x08000550
 8000534:	08000554 	.word	0x08000554

08000538 <_init>:
 8000538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800053a:	bf00      	nop
 800053c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800053e:	bc08      	pop	{r3}
 8000540:	469e      	mov	lr, r3
 8000542:	4770      	bx	lr

08000544 <_fini>:
 8000544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000546:	bf00      	nop
 8000548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800054a:	bc08      	pop	{r3}
 800054c:	469e      	mov	lr, r3
 800054e:	4770      	bx	lr
