(S (NP (NN Page) (NN switching)) (VP (VBZ is) (NP (NP (DT a) (NN technique)) (SBAR (WHNP (WDT that)) (S (VP (VBZ increases) (NP (NP (DT the) (NN memory)) (PP (IN in) (NP (NNS microcontrollers)))) (PP (IN without) (S (VP (VBG extending) (NP (DT the) (NN address) (NNS buses)))))))))) (. .))
(S (NP (DT This) (NN technique)) (VP (VBZ is) (VP (ADVP (RB widely)) (VBN used) (PP (IN in) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (JJ 8-bit) (NNP MCUs))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT an) (NN algorithm)) (SBAR (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN overhead)) (PP (IN of) (NP (NN page) (NN switching)))))))))) (. .))
(S (S (VP (TO To) (VP (VB pursue) (NP (JJ small) (NN code) (NN size))))) (, ,) (NP (PRP we)) (VP (VBP place) (NP (DT the) (NN emphasis)) (PP (IN on) (NP (NP (NP (DT the) (NN allocation)) (PP (IN of) (NP (NNS functions))) (PP (IN into) (NP (JJ suitable) (NNS pages))) (PP (IN with) (NP (DT a) (JJ heuristic) (NN algorithm)))) (, ,) (ADVP (RB thereby)) (NP (NP (DT the) (JJ cost-effective) (NN placement)) (PP (IN of) (NP (NN page) (NN selection) (NNS instructions))))))) (. .))
(S (NP (PRP$ Our) (JJ experimental) (NNS results)) (VP (VBD showed) (SBAR (S (NP (DT the) (NN optimization)) (VP (VBD achieved) (NP (NP (DT a) (NN reduction)) (PP (IN in) (NP (NN code) (NN size))) (PP (IN of) (NP (CD 13.2) (NN percent)))))))) (. .))
