# -*- Makefile -*-

NAME = school
CC = gcc
SRC = school.c main.c
OBJ = $(SRC:.c=.o)

all: $(NAME)

school: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

