<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p761.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p761.sv</a>
defines: 
time_elapsed: 0.063s
ram usage: 10096 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p761.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p761.sv</a>
module top;
	wire clk = 0;
	generate
		begin : sb_intf
			wire clk;
			wire req;
			reg gnt;
			wire [7:0] addr;
			wire [7:0] data;
			wire [1:0] mode;
			wire start;
			wire rdy;
			task masterRead;
				input reg [7:0] raddr;
				;
			endtask
			task slaveRead;
				
				;
			endtask
		end
		assign sb_intf.clk = clk;
	endgenerate
	generate
		begin : mem
			wire avail;
			always @(posedge top.sb_intf.clk) top.sb_intf.gnt &lt;= top.sb_intf.req &amp; avail;
			always @(top.sb_intf.start)
				top.sb_intf.slaveRead;
		end
	endgenerate
	localparam [31:0] read = 0;
	generate
		begin : cpu
			wire [31:0] instr;
			wire [7:0] raddr;
			always @(posedge top.sb_intf.clk)
				if (instr == read)
					top.sb_intf.masterRead(raddr);
		end
	endgenerate
endmodule

</pre>
</body>