Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 15:52:12 2025
| Host         : PC-630 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7a50ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED16_B relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED16_G relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED16_R relative to clock(s) clk100MHz
Related violations: <none>


