Arunachalam Annamalai , Rance Rodrigues , Israel Koren , Sandip Kundu, An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.298-309, June 04-08, 2005[doi>10.1109/ISCA.2005.36]
Amin Ansari , Shuguang Feng , Shantanu Gupta , Josep Torrellas , Scott Mahlke, Illusionist: Transforming lightweight cores into aggressive cores on demand, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.436-447, February 23-27, 2013[doi>10.1109/HPCA.2013.6522339]
ARM. 2015a. big.LITTLE Technology. Retrieved December 29, 2015, from http://www.arm.com/products/processors/technologies/biglittleprocessing.php.
ARM. 2015b. Cortex-A Series Processors. Retrieved December 29, 2015, from http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.cortexa/index.html.
Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005[doi>10.1109/ISCA.2005.51]
Antonio Barbalace , Marina Sadini , Saif Ansary , Christopher Jelesnianski , Akshay Ravichandran , Cagil Kendir , Alastair Murray , Binoy Ravindran, Popcorn: bridging the programmability gap in heterogeneous-ISA platforms, Proceedings of the Tenth European Conference on Computer Systems, April 21-24, 2015, Bordeaux, France[doi>10.1145/2741948.2741962]
Michela Becchi , Patrick Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128029]
Jeffery A. Brown , Leo Porter , Dean M. Tullsen, Fast thread migration via cache working set prediction, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.193-204, February 12-16, 2011
Ting Cao , Stephen M Blackburn , Tiejun Gao , Kathryn S McKinley, The yin and yang of power and performance for asymmetric hardware and managed software, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Jian Chen and Lizy Kurian John. 2008. Energy-aware application scheduling on a heterogeneous multi-core system. In Proceedings of the International Symposium on Workload Characterization (IISWC’08). 5--13.
Jian Chen , Lizy K. John, Efficient program scheduling for heterogeneous multi-core processors, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630149]
Quan Chen , Minyi Guo, Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-25, February 2014[doi>10.1145/2579674]
Nagabhushan Chitlur , Ganapati Srinivasa , Scott Hahn , P K. Gupta , Dheeraj Reddy , David Koufaty , Paul Brett , Abirami Prabhakaran , Li Zhao , Nelson Ijih , Suchit Subhaschandra , Sabina Grover , Xiaowei Jiang , Ravi Iyer, QuickIA: Exploring heterogeneous architectures on real prototypes, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-8, February 25-29, 2012[doi>10.1109/HPCA.2012.6169046]
Jih-Ching Chiu , Yu-Liang Chou , Po-Kai Chen, Hyperscalar: A Novel Dynamically Reconfigurable Multi-core Architecture, Proceedings of the 2010 39th International Conference on Parallel Processing, p.277-286, September 13-16, 2010[doi>10.1109/ICPP.2010.35]
CNXSoft. 2014. ARM Cortex A15/A17 SoCs Comparison—Nvidia Tegra K1 vs Samsung Exynos 5422 vs Rockchip RK3288 vs AllWinner A80. Retrieved December 29, 2015, from http://www.cnx-software.com/2014/05/21/comparison-nvidia-tegra-k1-samsung-exynos-5422-rockchip-rk3288-allwinner-a80/.
Jason Cong , Bo Yuan, Energy-efficient scheduling on heterogeneous multi-core architectures, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333737]
Matthew DeVuyst , Ashish Venkat , Dean M. Tullsen, Execution migration in a heterogeneous-ISA chip multiprocessor, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2151004]
Stijn Eyerman , Lieven Eeckhout, Modeling critical sections in Amdahl's law and its implications for multicore design, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816011]
Stijn Eyerman , Lieven Eeckhout, The benefit of SMT in the multi-core era: flexibility towards degrees of thread-level parallelism, ACM SIGPLAN Notices, v.49 n.4, April 2014[doi>10.1145/2644865.2541954]
Chris Fallin, Chris Wilkerson, and Onur Mutlu. 2014. The heterogeneous block architecture. In Proceedings of the International Conference on Computer Design (ICCD’14). 386--393.
Andrei Frumusanu and Ryan Smith. 2015. ARM A53/A57/T760 Investigated—Samsung Galaxy Note 4 Exynos Review. Retrieved December 29, 2015, from http://www.anandtech.com/show/8718/the-samsung-galaxy-note-4-exynos-rev iew/6.
Giorgis Georgakoudis , Dimitrios S. Nikolopoulos , Spyros Lalis, Fast dynamic binary rewriting to support thread migration in shared-ISA asymmetric multicores, Proceedings of the First International Workshop on Code OptimiSation for MultI and many Cores, p.1-10, February 24-24, 2013, Shenzhen, China[doi>10.1145/2446920.2446924]
Dan Gibson , David A. Wood, Forwardflow: a scalable core for power-constrained CMPs, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815966]
Lori Gil. 2015. NVIDIAs Tegra X1 Crushes the Competition. Retrieved December 29, 2015, from http://liliputing.com/2015/02/nvidias-tegra-x1-crushes-the-competition.html.
Ryan E. Grant , Ahmad Afsahi, Power-performance efficiency of asymmetric multiprocessors for multi-threaded scientific applications, Proceedings of the 20th international conference on Parallel and distributed processing, p.300-300, April 25-29, 2006, Rhodes Island, Greece
Ed Grochowski , Ronny Ronen , John Shen , Hong Wang, Best of Both Latency and Throughput, Proceedings of the IEEE International Conference on Computer Design, p.236-243, October 11-13, 2004
Michael Gschwind , H. Peter Hofstee , Brian Flachs , Martin Hopkins , Yukio Watanabe , Takeshi Yamazaki, Synergistic Processing in Cell's Multicore Architecture, IEEE Micro, v.26 n.2, p.10-24, March 2006[doi>10.1109/MM.2006.41]
Divya P. Gulati , Changkyu Kim , Simha Sethumadhavan , Stephen W. Keckler , Doug Burger, Multitasking workload scheduling on flexible-core chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454142]
Shantanu Gupta , Shuguang Feng , Amin Ansari , Scott Mahlke, Erasing Core Boundaries for Robust and Configurable Performance, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.325-336, December 04-08, 2010[doi>10.1109/MICRO.2010.30]
Vishal Gupta , Ripal Nathuji, Analyzing performance asymmetric multicore processors for latency sensitive datacenter applications, Proceedings of the 2010 international conference on Power aware computing and systems, p.1-8, October 03, 2010, Vancouver, BC, Canada
Anthony Gutierrez, Ronald G. Dreslinski, and Trevor Mudge. 2014. Evaluating private vs. shared last-level caches for energy efficiency in asymmetric multi-cores. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS’14). 191--198.
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Houman Homayoun , Vasileios Kontorinis , Amirali Shayan , Ta-Wei Lin , Dean M. Tullsen, Dynamically heterogeneous cores through 3D resource pooling, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169037]
Tomas Hruby , Herbert Bos , Andrew S. Tanenbaum, When slower is faster: on heterogeneous multicores for reliable systems, Proceedings of the 2013 USENIX conference on Annual Technical Conference, June 26-28, 2013, San Jose, CA
Ineda. 2015. Ineda Dhanush Wearable Processing Unit.
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Brian Jeff. 2012. Big.LITTLE system architecture from ARM: Saving power through heterogeneous multiprocessing and task context migration. In Proceedings of the ACM Design Automation Conference (DAC’12).
José A. Joao , M. Aater Suleman , Onur Mutlu , Yale N. Patt, Bottleneck identification and scheduling in multithreaded applications, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2151001]
José A. Joao , M. Aater Suleman , Onur Mutlu , Yale N. Patt, Utility-based acceleration of multithreaded applications on asymmetric CMPs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485936]
B.H.H. Juurlink , C. H. Meenderinck, Amdahl's law for predicting the future of multicores considered harmful, ACM SIGARCH Computer Architecture News, v.40 n.2, May 2012[doi>10.1145/2234336.2234338]
Vahid Kazempour , Ali Kamali , Alexandra Fedorova, AASH: an asymmetry-aware scheduler for hypervisors, ACM SIGPLAN Notices, v.45 n.7, July 2010[doi>10.1145/1837854.1736011]
Omer Khan , Sandip Kundu, A self-adaptive scheduler for asymmetric multi-cores, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785573]
Khubaib , M. Aater Suleman , Milad Hashemi , Chris Wilkerson , Yale N. Patt, MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.305-316, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.36]
Changkyu Kim , Simha Sethumadhavan , M. S. Govindan , Nitya Ranganathan , Divya Gulati , Doug Burger , Stephen W. Keckler, Composable Lightweight Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.381-394, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
Jun Kim, Joonwon Lee, and Jinkyu Jeong. 2015. Exploiting asymmetric CPU performance for fast startup of subsystem in mobile smart devices. IEEE Transactions on Consumer Electronics 61, 1, 103--111.
Myungsun Kim , Kibeom Kim , James R. Geraci , Seongsoo Hong, Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Byeong-Moon Ko, Joonwon Lee, and Heeseung Jo. 2012. AMP aware core allocation scheme for mobile devices. In Proceedings of the IEEE Spring Congress on Engineering and Technology (S-CET’12). 1--4.
David Koufaty , Dheeraj Reddy , Scott Hahn, Bias scheduling in heterogeneous multi-core architectures, Proceedings of the 5th European conference on Computer systems, April 13-16, 2010, Paris, France[doi>10.1145/1755913.1755928]
Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
Rakesh Kumar , Norman P. Jouppi , Dean M. Tullsen, Conjoined-Core Chip Multiprocessing, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.195-206, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.12]
Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, ACM SIGARCH Computer Architecture News, v.32 n.2, p.64, March 2004[doi>10.1145/1028176.1006707]
Youngjin Kwon , Changdae Kim , Seungryoul Maeng , Jaehyuk Huh, Virtualizing performance asymmetric multi-core systems, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000071]
Nagesh B. Lakshminarayana and Hyesoon Kim. 2008. Understanding performance, power and energy behavior in asymmetric multiprocessors. In Proceedings of the International Conference on Computer Design (ICCD’08). 471--477.
Nagesh B. Lakshminarayana , Jaekyu Lee , Hyesoon Kim, Age based scheduling for asymmetric multiprocessors, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654085]
Tong Li , Dan Baumberger , David A. Koufaty , Scott Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362694]
Tong Li, Paul Brett, Rob Knauerhase, David Koufaty, Dheeraj Reddy, and Scott Hahn. 2010. Operating system support for overlapping-ISA heterogeneous multi-core architectures. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA’10). 1--12.
Felix Xiaozhu Lin , Zhen Wang , Robert LiKamWa , Lin Zhong, Reflex: using low-power processors in smartphones without knowing them, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2150979]
Felix Xiaozhu Lin , Zhen Wang , Lin Zhong, K2: a mobile operating system for heterogeneous coherence domains, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541975]
Guangshuo Liu, Jinpyo Park, and Diana Marculescu. 2013. Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems. In Proceedings of the International Conference on Computer Design (ICCD’13). 54--61.
Andrew Lukefahr , Shruti Padmanabha , Reetuparna Das , Ronald Dreslinski, Jr. , Thomas F. Wenisch , Scott Mahlke, Heterogeneous microarchitectures trump voltage scaling for low-power cores, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada[doi>10.1145/2628071.2628078]
Andrew Lukefahr , Shruti Padmanabha , Reetuparna Das , Faissal M. Sleiman , Ronald Dreslinski , Thomas F. Wenisch , Scott Mahlke, Composite Cores: Pushing Heterogeneity Into a Core, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.317-328, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.37]
Yangchun Luo , Venkatesan Packirisamy , Wei-Chung Hsu , Antonia Zhai, Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854329]
Daniel Lustig , Caroline Trippel , Michael Pellauer , Margaret Martonosi, ArMOR: defending against memory consistency model mismatches in heterogeneous architectures, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon[doi>10.1145/2749469.2750378]
Felipe Lopes Madruga , Henrique Cota de Freitas , Philippe Olivier Alexandre Navaux, Parallel Shared-Memory Workloads Performance on Asymmetric Multi-core Architectures, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.163-169, February 17-19, 2010[doi>10.1109/PDP.2010.35]
Nikola Markovic , Daniel Nemirovsky , Osman Unsal , Mateo Valero , Adrian Crista, Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core, IEEE Computer Architecture Letters, v.14 n.2, p.160-163, July 2015[doi>10.1109/LCA.2014.2357805]
Sparsh Mittal. 2014a. A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology 6, 4, 440--459.
Sparsh Mittal. 2014b. Power Management Techniques for Data Centers: A Survey. Technical Report ORNL/TM-2014/381. Oak Ridge National Laboratory, Oak Ridge, TN.
Sparsh Mittal, Matthew Poremba, Jeffrey Vetter, and Yuan Xie. 2014. Exploring Design Space of 3D NVM and eDRAM Caches Using DESTINY Tool. Technical Report ORNL/TM-2014/636. Oak Ridge National Laboratory, Oak Ridge, TN.
Sparsh Mittal , Jeffrey S. Vetter, A Survey of CPU-GPU Heterogeneous Computing Techniques, ACM Computing Surveys (CSUR), v.47 n.4, p.1-35, July 2015[doi>10.1145/2788396]
Jeffrey C. Mogul , Jayaram Mudigonda , Nathan Binkert , Parthasarathy Ranganathan , Vanish Talwar, Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems, IEEE Micro, v.28 n.3, p.26-41, May 2008[doi>10.1109/MM.2008.47]
Tomer Y. Morad , Avinoam Kolodny , Uri C. Weiser, Scheduling Multiple Multithreaded Applications on Asymmetric and Symmetric Chip Multiprocessors, Proceedings of the 2010 3rd International Symposium on Parallel Architectures, Algorithms and Programming, p.65-72, December 18-20, 2010[doi>10.1109/PAAP.2010.50]
Tomer Y. Morad , Uri C. Weiser , Avinoam Kolodny , Mateo Valero , Eduard Ayguade, Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors, IEEE Computer Architecture Letters, v.5 n.1, p.4-17, January 2006[doi>10.1109/L-CA.2006.6]
Tobias Mühlbauer , Wolf Rödiger , Robert Seilbeck , Alfons Kemper , Thomas Neumann, Heterogeneity-conscious parallel query execution: getting a better mileage while driving faster!, Proceedings of the Tenth International Workshop on Data Management on New Hardware, June 23-23, 2014, Snowbird, Utah[doi>10.1145/2619228.2619230]
Janani Mukundan , Saugata Ghose , Robert Karmazin , Engin Ípek , José F. Martínez, Overcoming single-thread performance hurdles in the core fusion reconfigurable multicore architecture, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy[doi>10.1145/2304576.2304592]
Thannirmalai Somu Muthukaruppan , Anuj Pathania , Tulika Mitra, Price theory based power management for heterogeneous multi-cores, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541974]
Thannirmalai Somu Muthukaruppan , Mihai Pricopi , Vanchinathan Venkataramani , Tulika Mitra , Sanjay Vishin, Hierarchical power management for asymmetric multi-core in dark silicon era, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488949]
Hashem Hashemi Najaf-abadi , Niket Kumar Choudhary , Eric Rotenberg, Core-Selectability in Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.113-122, September 12-16, 2009[doi>10.1109/PACT.2009.44]
Hashem H. Najaf-Abadi and Eric Rotenberg. 2009. Architectural contesting. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA’09). 189--200.
Sandeep Navada , Niket K. Choudhary , Salil V. Wadhavkar , Eric Rotenberg, A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Rajiv Nishtala , Daniel Mossé , Vinicius Petrucci, Energy-aware thread co-location in heterogeneous multicore processors, Proceedings of the Eleventh ACM International Conference on Embedded Software, p.1-9, September 29-October 04, 2013, Montreal, Quebec, Canada
NVIDIA. 2011. Variable SMP—A Multi-Core CPU Architecture for Low Power and High Performance. Retrieved December 29, 2015, from http://www.nvidia.com/content/PDF/tegra_white_papers/tegra-whitepaper-0 911b.pdf.
Shruti Padmanabha , Andrew Lukefahr , Reetuparna Das , Scott Mahlke, Trace based phase prediction for tightly-coupled heterogeneous cores, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540746]
Sankaralingam Panneerselvam , Michael M. Swift, Chameleon: operating system support for dynamic processors, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2150988]
George Patsilaras , Niket K. Choudhary , James Tuck, Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012[doi>10.1145/2086696.2086707]
Miquel Pericas , Adrian Cristal , Francisco J. Cazorla , Ruben Gonzalez , Daniel A. Jimenez , Mateo Valero, A Flexible Heterogeneous Multi-Core Architecture, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.13-24, September 15-19, 2007[doi>10.1109/PACT.2007.5]
Vinicius Petrucci , Orlando Loques , Daniel Mossé, Lucky scheduling for energy-efficient heterogeneous multi-core systems, Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems, p.7-7, October 07, 2012, Hollywood, CA
Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Mihai Pricopi , Tulika Mitra, Bahurupi: A polymorphic heterogeneous multi-core architecture, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-21, January 2012[doi>10.1145/2086696.2086701]
Mihai Pricopi , Tulika Mitra, Task Scheduling on Adaptive Multi-Core, IEEE Transactions on Computers, v.63 n.10, p.2590-2603, October 2014[doi>10.1109/TC.2013.115]
Mihai Pricopi , Thannirmalai Somu Muthukaruppan , Vanchinathan Venkataramani , Tulika Mitra , Sanjay Vishin, Power-performance modeling on asymmetric multi-cores, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Moo-Ryong Ra , Bodhi Priyantha , Aman Kansal , Jie Liu, Improving energy efficiency of personal sensing applications with heterogeneous multi-processors, Proceedings of the 2012 ACM Conference on Ubiquitous Computing, September 05-08, 2012, Pittsburgh, Pennsylvania[doi>10.1145/2370216.2370218]
M. Mustafa Rafique , Benjamin Rose , Ali R. Butt , Dimitrios S. Nikolopoulos, Supporting MapReduce on large-scale asymmetric multi-core clusters, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531800]
Behnam Robatmili , Dong Li , Hadi Esmaeilzadeh , Sibi Govindan , Aaron Smith , Andrew Putnam , Doug Burger , Stephen W. Keckler, How to implement effective prediction and forwarding for fusable dynamic multicore architectures, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.460-471, February 23-27, 2013[doi>10.1109/HPCA.2013.6522341]
Rance Rodrigues , Arunachalam Annamalai , Israel Koren , Sandip Kundu , Omer Khan, Performance Per Watt Benefits of Dynamic Core Morphing in Asymmetric Multicores, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.121-130, October 10-14, 2011[doi>10.1109/PACT.2011.18]
Rance Rodrigues , Israel Koren , Sandip Kundu, Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core, Proceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, p.204-209, January 05-09, 2014[doi>10.1109/VLSID.2014.42]
Juan Carlos Saez , Alexandra Fedorova , David Koufaty , Manuel Prieto, Leveraging Core Specialization via OS Scheduling to Improve Performance on Asymmetric Multicore Systems, ACM Transactions on Computer Systems (TOCS), v.30 n.2, p.1-38, April 2012[doi>10.1145/2166879.2166880]
Juan Carlos Saez , Alexandra Fedorova , Manuel Prieto , Hugo Vegas, Operating system support for mitigating software scalability bottlenecks on asymmetric multicore processors, Proceedings of the 7th ACM international conference on Computing frontiers, May 17-19, 2010, Bertinoro, Italy[doi>10.1145/1787275.1787281]
Juan Carlos Saez , Adrian Pousa , Fernando Castro , Daniel Chaver , Manuel Prieto-Matias, ACFS: a completely fair scheduler for asymmetric single-isa multicore systems, Proceedings of the 30th Annual ACM Symposium on Applied Computing, April 13-17, 2015, Salamanca, Spain[doi>10.1145/2695664.2695714]
Pierre Salverda and Craig Zilles. 2008. Fundamental performance constraints in horizontal fusion of in-order cores. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA’08). 252--263.
Samsung. 2013. SAMSUNG Highlights Innovations in Mobile Experiences Driven by Components, in CES Keynote. Retrieved December 29, 2015, from http://www.samsung.com/us/news/20353.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Lina Sawalha and Ronald D. Barnes. 2012. Energy-efficient phase-aware scheduling for heterogeneous multicore processors. In Proceedings of the IEEE Green Technologies Conference. 1--6.
Daniel Shelepov , Juan Carlos Saez Alcaide , Stacey Jeffery , Alexandra Fedorova , Nestor Perez , Zhi Feng Huang , Sergey Blagodurov , Viren Kumar, HASS: a scheduler for heterogeneous multicore systems, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531804]
Tyler Sondag , Hridesh Rajan, Phase-guided thread-to-core assignment for improved utilization of performance-asymmetric multi-core processors, Proceedings of the 2009 ICSE Workshop on Multicore Software Engineering, p.73-80, May 18-18, 2009[doi>10.1109/IWMSE.2009.5071386]
Sudarshan Srinivasan, Nithesh Kurella, Israel Koren, and Sandip Kundu. 2015. Exploring heterogeneity within a core for improved power efficiency. IEEE Transactions on Parallel and Distributed Systems PP, 99, 1.
Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren, and Sandip Kundu. 2013. A study on polymorphing superscalar processor dynamically to improve power efficiency. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’13). 46--51.
Sadagopan Srinivasan , Li Zhao , Ramesh Illikkal , Ravishankar Iyer, Efficient interaction between OS and architecture in heterogeneous platforms, ACM SIGOPS Operating Systems Review, v.45 n.1, January 2011[doi>10.1145/1945023.1945032]
Richard Strong , Jayaram Mudigonda , Jeffrey C. Mogul , Nathan Binkert , Dean Tullsen, Fast switching of threads between cores, ACM SIGOPS Operating Systems Review, v.43 n.2, April 2009[doi>10.1145/1531793.1531801]
M. Aater Suleman , Onur Mutlu , José A. Joao , Khubaib , Yale N. Patt, Data marshaling for multi-core architectures, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816020]
M. Aater Suleman , Onur Mutlu , Moinuddin K. Qureshi , Yale N. Patt, Accelerating critical section execution with asymmetric multi-core architectures, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508274]
M. Aater Suleman, Yale N. Patt, Eric Sprangle, Anwar Rohillah, Anwar Ghuloum, and Doug Carmean. 2007. Asymmetric Chip Multiprocessors: Balancing Hardware Efficiency and Programmer Efficiency. TR-HPS-2007-001. University of Texas, Austin, TX.
Hsin-Ching Sun, Bor-Yeh Shen, Wuu Yang, and Jenq-Kuen Lee. 2011. Migrating Java threads with fuzzy control on asymmetric multicore systems for better energy delay product. In Proceedings of the International Conference on Computing and Security.
Tao Sun , Hong An , Tao Wang , Haibo Zhang , Xiufeng Sui, CRQ-based fair scheduling on composable multicore architectures, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy[doi>10.1145/2304576.2304600]
Ibrahim Takouna, Wesam Dawoud, and Christoph Meinel. 2011. Efficient virtual machine scheduling-policy for virtualized heterogeneous multicore systems. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA’11).
David Tarjan , Michael Boyer , Kevin Skadron, Federation: repurposing scalar cores for out-of-order instruction issue, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391666]
Kenzo Van Craeynest , Shoaib Akram , Wim Heirman , Aamer Jaleel , Lieven Eeckhout, Fairness-aware scheduling on single-ISA heterogeneous multi-cores, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Kenzo Van Craeynest , Lieven Eeckhout, Understanding fundamental design choices in single-ISA heterogeneous multicore architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.4, p.1-23, January 2013[doi>10.1145/2400682.2400691]
Kenzo Van Craeynest , Aamer Jaleel , Lieven Eeckhout , Paolo Narvaez , Joel Emer, Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE), Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Ashish Venkat , Dean M. Tullsen, Harnessing ISA diversity: design of a heterogeneous-ISA chip multiprocessor, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Jeffrey Vetter and Sparsh Mittal. 2015. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering 17, 2, 73--82.
Carl A. Waldspurger , William E. Weihl, Lottery scheduling: flexible proportional-share resource management, Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation, p.1-es, November 14-17, 1994, Monterey, California
Yasuko Watanabe , John D. Davis , David A. Wood, WiDGET: Wisconsin decoupled grid execution tiles, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815965]
Ryan Whitwam. 2014. Qualcomm Unveils 64-Bit Snapdragon 808 and 810 SoCs: The Apple A7 Stop-Gap Measures Continue. Retrieved December 29, 2015, from http://goo.gl/v4ywMW.
Youfeng Wu , Shiliang Hu , Edson Borin , Cheng Wang, A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing, Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization, p.236-245, April 02-06, 2011
Ying Zhang, Lide Duan, Bin Li, Lu Peng, and Srinivasan Sadagopan. 2014a. Energy efficient job scheduling in single-ISA heterogeneous chip-multiprocessors. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’14). 660--666.
Ying Zhang, Li Zhao, Ramesh Illikkal, Ravi Iyer, Andrew Herdrich, and Lu Peng. 2014b. QoS management on heterogeneous architecture for parallel applications. In Proceedings of the IEEE International Conference on Computer Design (ICCD’14). 332--339.
Hongtao Zhong , Steven A. Lieberman , Scott A. Mahlke, Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.25-36, February 10-14, 2007[doi>10.1109/HPCA.2007.346182]
Yuhao Zhu , Vijay Janapa Reddi, High-performance and energy-efficient mobile web browsing on big/little systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.13-24, February 23-27, 2013[doi>10.1109/HPCA.2013.6522303]
