
Robot_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b40  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  08009ce0  08009ce0  0000ace0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a278  0800a278  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a278  0800a278  0000b278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a280  0800a280  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a280  0800a280  0000b280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a284  0800a284  0000b284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800a288  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  200001dc  0800a464  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  0800a464  0000c570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012817  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000259a  00000000  00000000  0001ea23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00020fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed4  00000000  00000000  00022290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189e4  00000000  00000000  00023164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b87  00000000  00000000  0003bb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096858  00000000  00000000  0004f6cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5f27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006494  00000000  00000000  000e5f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000ec400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cc8 	.word	0x08009cc8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009cc8 	.word	0x08009cc8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspiX;


void csn_high(void){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	2180      	movs	r1, #128	@ 0x80
 8000f8c:	4802      	ldr	r0, [pc, #8]	@ (8000f98 <csn_high+0x14>)
 8000f8e:	f002 f965 	bl	800325c <HAL_GPIO_WritePin>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40020400 	.word	0x40020400

08000f9c <csn_low>:

void csn_low(void){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2180      	movs	r1, #128	@ 0x80
 8000fa4:	4802      	ldr	r0, [pc, #8]	@ (8000fb0 <csn_low+0x14>)
 8000fa6:	f002 f959 	bl	800325c <HAL_GPIO_WritePin>
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40020400 	.word	0x40020400

08000fb4 <ce_high>:

void ce_high(void){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2140      	movs	r1, #64	@ 0x40
 8000fbc:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <ce_high+0x14>)
 8000fbe:	f002 f94d 	bl	800325c <HAL_GPIO_WritePin>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40020400 	.word	0x40020400

08000fcc <ce_low>:

void ce_low(void){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2140      	movs	r1, #64	@ 0x40
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <ce_low+0x14>)
 8000fd6:	f002 f941 	bl	800325c <HAL_GPIO_WritePin>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40020400 	.word	0x40020400

08000fe4 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000ffe:	f7ff ffcd 	bl	8000f9c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8001002:	f107 010f 	add.w	r1, r7, #15
 8001006:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800100a:	2201      	movs	r2, #1
 800100c:	4808      	ldr	r0, [pc, #32]	@ (8001030 <nrf24_w_reg+0x4c>)
 800100e:	f002 ff64 	bl	8003eda <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	b29a      	uxth	r2, r3
 8001016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101a:	6839      	ldr	r1, [r7, #0]
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <nrf24_w_reg+0x4c>)
 800101e:	f002 ff5c 	bl	8003eda <HAL_SPI_Transmit>

	csn_high();
 8001022:	f7ff ffaf 	bl	8000f84 <csn_high>
}
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000025c 	.word	0x2000025c

08001034 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	73bb      	strb	r3, [r7, #14]

	csn_low();
 800104c:	f7ff ffa6 	bl	8000f9c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8001050:	f107 010f 	add.w	r1, r7, #15
 8001054:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001058:	2201      	movs	r2, #1
 800105a:	4809      	ldr	r0, [pc, #36]	@ (8001080 <nrf24_r_reg+0x4c>)
 800105c:	f002 ff3d 	bl	8003eda <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	b29a      	uxth	r2, r3
 8001064:	f107 010e 	add.w	r1, r7, #14
 8001068:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <nrf24_r_reg+0x4c>)
 800106e:	f003 f878 	bl	8004162 <HAL_SPI_Receive>

	csn_high();
 8001072:	f7ff ff87 	bl	8000f84 <csn_high>

	return data;
 8001076:	7bbb      	ldrb	r3, [r7, #14]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000025c 	.word	0x2000025c

08001084 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800108e:	1df9      	adds	r1, r7, #7
 8001090:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001094:	2201      	movs	r2, #1
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <nrf24_w_spec_cmd+0x20>)
 8001098:	f002 ff1f 	bl	8003eda <HAL_SPI_Transmit>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000025c 	.word	0x2000025c

080010a8 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 80010b2:	2101      	movs	r1, #1
 80010b4:	2000      	movs	r0, #0
 80010b6:	f7ff ffbd 	bl	8001034 <nrf24_r_reg>
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	2201      	movs	r2, #1
 80010cc:	4619      	mov	r1, r3
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff ff88 	bl	8000fe4 <nrf24_w_reg>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 80010ea:	2101      	movs	r1, #1
 80010ec:	2006      	movs	r0, #6
 80010ee:	f7ff ffa1 	bl	8001034 <nrf24_r_reg>
 80010f2:	4603      	mov	r3, r0
 80010f4:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8001100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	b25a      	sxtb	r2, r3
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	b25b      	sxtb	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b25b      	sxtb	r3, r3
 8001110:	b2db      	uxtb	r3, r3
 8001112:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8001114:	f107 030f 	add.w	r3, r7, #15
 8001118:	2201      	movs	r2, #1
 800111a:	4619      	mov	r1, r3
 800111c:	2006      	movs	r0, #6
 800111e:	f7ff ff61 	bl	8000fe4 <nrf24_w_reg>
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 800112a:	b580      	push	{r7, lr}
 800112c:	b084      	sub	sp, #16
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8001138:	2101      	movs	r1, #1
 800113a:	2006      	movs	r0, #6
 800113c:	f7ff ff7a 	bl	8001034 <nrf24_r_reg>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800114a:	b2db      	uxtb	r3, r3
 800114c:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d105      	bne.n	8001160 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	b2db      	uxtb	r3, r3
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	e007      	b.n	8001170 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d104      	bne.n	8001170 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	f043 0320 	orr.w	r3, r3, #32
 800116c:	b2db      	uxtb	r3, r3
 800116e:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8001170:	f107 030f 	add.w	r3, r7, #15
 8001174:	2201      	movs	r2, #1
 8001176:	4619      	mov	r1, r3
 8001178:	2006      	movs	r0, #6
 800117a:	f7ff ff33 	bl	8000fe4 <nrf24_w_reg>
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8001190:	1dfb      	adds	r3, r7, #7
 8001192:	2201      	movs	r2, #1
 8001194:	4619      	mov	r1, r3
 8001196:	2005      	movs	r0, #5
 8001198:	f7ff ff24 	bl	8000fe4 <nrf24_w_reg>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	nrf24_w_reg(TX_ADDR, addr, 5);
 80011ac:	2205      	movs	r2, #5
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	2010      	movs	r0, #16
 80011b2:	f7ff ff17 	bl	8000fe4 <nrf24_w_reg>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	460a      	mov	r2, r1
 80011ca:	71fb      	strb	r3, [r7, #7]
 80011cc:	4613      	mov	r3, r2
 80011ce:	71bb      	strb	r3, [r7, #6]
	if(size > 32){
 80011d0:	79bb      	ldrb	r3, [r7, #6]
 80011d2:	2b20      	cmp	r3, #32
 80011d4:	d901      	bls.n	80011da <nrf24_pipe_pld_size+0x1a>
		size = 32;
 80011d6:	2320      	movs	r3, #32
 80011d8:	71bb      	strb	r3, [r7, #6]
	}

	switch(pipe){
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b05      	cmp	r3, #5
 80011de:	d839      	bhi.n	8001254 <nrf24_pipe_pld_size+0x94>
 80011e0:	a201      	add	r2, pc, #4	@ (adr r2, 80011e8 <nrf24_pipe_pld_size+0x28>)
 80011e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e6:	bf00      	nop
 80011e8:	08001201 	.word	0x08001201
 80011ec:	0800120f 	.word	0x0800120f
 80011f0:	0800121d 	.word	0x0800121d
 80011f4:	0800122b 	.word	0x0800122b
 80011f8:	08001239 	.word	0x08001239
 80011fc:	08001247 	.word	0x08001247
	case 0:
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8001200:	1dbb      	adds	r3, r7, #6
 8001202:	2201      	movs	r2, #1
 8001204:	4619      	mov	r1, r3
 8001206:	2011      	movs	r0, #17
 8001208:	f7ff feec 	bl	8000fe4 <nrf24_w_reg>

		break;
 800120c:	e022      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 1:
		nrf24_w_reg(RX_PW_P1, &size, 1);
 800120e:	1dbb      	adds	r3, r7, #6
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	2012      	movs	r0, #18
 8001216:	f7ff fee5 	bl	8000fe4 <nrf24_w_reg>

		break;
 800121a:	e01b      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 2:
		nrf24_w_reg(RX_PW_P2, &size, 1);
 800121c:	1dbb      	adds	r3, r7, #6
 800121e:	2201      	movs	r2, #1
 8001220:	4619      	mov	r1, r3
 8001222:	2013      	movs	r0, #19
 8001224:	f7ff fede 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001228:	e014      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 3:
		nrf24_w_reg(RX_PW_P3, &size, 1);
 800122a:	1dbb      	adds	r3, r7, #6
 800122c:	2201      	movs	r2, #1
 800122e:	4619      	mov	r1, r3
 8001230:	2014      	movs	r0, #20
 8001232:	f7ff fed7 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001236:	e00d      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8001238:	1dbb      	adds	r3, r7, #6
 800123a:	2201      	movs	r2, #1
 800123c:	4619      	mov	r1, r3
 800123e:	2015      	movs	r0, #21
 8001240:	f7ff fed0 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001244:	e006      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	2016      	movs	r0, #22
 800124e:	f7ff fec9 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001252:	bf00      	nop
	}
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	6039      	str	r1, [r7, #0]
 8001266:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(EN_RXADDR, 1);
 800126c:	2101      	movs	r1, #1
 800126e:	2002      	movs	r0, #2
 8001270:	f7ff fee0 	bl	8001034 <nrf24_r_reg>
 8001274:	4603      	mov	r3, r0
 8001276:	73fb      	strb	r3, [r7, #15]

	switch(pipe){
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b05      	cmp	r3, #5
 800127c:	d850      	bhi.n	8001320 <nrf24_open_rx_pipe+0xc4>
 800127e:	a201      	add	r2, pc, #4	@ (adr r2, 8001284 <nrf24_open_rx_pipe+0x28>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	0800129d 	.word	0x0800129d
 8001288:	080012b3 	.word	0x080012b3
 800128c:	080012c9 	.word	0x080012c9
 8001290:	080012df 	.word	0x080012df
 8001294:	080012f5 	.word	0x080012f5
 8001298:	0800130b 	.word	0x0800130b
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 800129c:	2205      	movs	r2, #5
 800129e:	6839      	ldr	r1, [r7, #0]
 80012a0:	200a      	movs	r0, #10
 80012a2:	f7ff fe9f 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	73fb      	strb	r3, [r7, #15]
		break;
 80012b0:	e036      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 1:
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 80012b2:	2205      	movs	r2, #5
 80012b4:	6839      	ldr	r1, [r7, #0]
 80012b6:	200b      	movs	r0, #11
 80012b8:	f7ff fe94 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P1);
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	f043 0302 	orr.w	r3, r3, #2
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	73fb      	strb	r3, [r7, #15]
		break;
 80012c6:	e02b      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 2:
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 80012c8:	2201      	movs	r2, #1
 80012ca:	6839      	ldr	r1, [r7, #0]
 80012cc:	200c      	movs	r0, #12
 80012ce:	f7ff fe89 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P2);
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	73fb      	strb	r3, [r7, #15]
		break;
 80012dc:	e020      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 3:
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 80012de:	2201      	movs	r2, #1
 80012e0:	6839      	ldr	r1, [r7, #0]
 80012e2:	200d      	movs	r0, #13
 80012e4:	f7ff fe7e 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P3);
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	f043 0308 	orr.w	r3, r3, #8
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	73fb      	strb	r3, [r7, #15]
		break;
 80012f2:	e015      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 4:
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 80012f4:	2201      	movs	r2, #1
 80012f6:	6839      	ldr	r1, [r7, #0]
 80012f8:	200e      	movs	r0, #14
 80012fa:	f7ff fe73 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P4);
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	f043 0310 	orr.w	r3, r3, #16
 8001304:	b2db      	uxtb	r3, r3
 8001306:	73fb      	strb	r3, [r7, #15]
		break;
 8001308:	e00a      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 800130a:	2201      	movs	r2, #1
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	200f      	movs	r0, #15
 8001310:	f7ff fe68 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P5);
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	f043 0320 	orr.w	r3, r3, #32
 800131a:	b2db      	uxtb	r3, r3
 800131c:	73fb      	strb	r3, [r7, #15]
		break;
 800131e:	bf00      	nop
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8001320:	f107 030f 	add.w	r3, r7, #15
 8001324:	2201      	movs	r2, #1
 8001326:	4619      	mov	r1, r3
 8001328:	2002      	movs	r0, #2
 800132a:	f7ff fe5b 	bl	8000fe4 <nrf24_w_reg>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop

08001338 <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	460a      	mov	r2, r1
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	4613      	mov	r3, r2
 8001346:	71bb      	strb	r3, [r7, #6]
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8001348:	2101      	movs	r1, #1
 800134a:	2000      	movs	r0, #0
 800134c:	f7ff fe72 	bl	8001034 <nrf24_r_reg>
 8001350:	4603      	mov	r3, r0
 8001352:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	f023 030c 	bic.w	r3, r3, #12
 800135a:	b2db      	uxtb	r3, r3
 800135c:	73fb      	strb	r3, [r7, #15]

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	b25a      	sxtb	r2, r3
 8001366:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	b25b      	sxtb	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b25a      	sxtb	r2, r3
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	b25b      	sxtb	r3, r3
 8001376:	4313      	orrs	r3, r2
 8001378:	b25b      	sxtb	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(CONFIG, &data, 1);
 800137e:	f107 030f 	add.w	r3, r7, #15
 8001382:	2201      	movs	r2, #1
 8001384:	4619      	mov	r1, r3
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fe2c 	bl	8000fe4 <nrf24_w_reg>
}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	3b02      	subs	r3, #2
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 80013a6:	1dfb      	adds	r3, r7, #7
 80013a8:	2201      	movs	r2, #1
 80013aa:	4619      	mov	r1, r3
 80013ac:	2003      	movs	r0, #3
 80013ae:	f7ff fe19 	bl	8000fe4 <nrf24_w_reg>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
	csn_low();
 80013be:	f7ff fded 	bl	8000f9c <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 80013c2:	20e1      	movs	r0, #225	@ 0xe1
 80013c4:	f7ff fe5e 	bl	8001084 <nrf24_w_spec_cmd>
	csn_high();
 80013c8:	f7ff fddc 	bl	8000f84 <csn_high>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	csn_low();
 80013d4:	f7ff fde2 	bl	8000f9c <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 80013d8:	20e2      	movs	r0, #226	@ 0xe2
 80013da:	f7ff fe53 	bl	8001084 <nrf24_w_spec_cmd>
	csn_high();
 80013de:	f7ff fdd1 	bl	8000f84 <csn_high>
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 80013f2:	23ff      	movs	r3, #255	@ 0xff
 80013f4:	71bb      	strb	r3, [r7, #6]

	csn_low();
 80013f6:	f7ff fdd1 	bl	8000f9c <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 80013fa:	1dfa      	adds	r2, r7, #7
 80013fc:	1db9      	adds	r1, r7, #6
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	2301      	movs	r3, #1
 8001406:	4805      	ldr	r0, [pc, #20]	@ (800141c <nrf24_r_status+0x34>)
 8001408:	f002 ffc4 	bl	8004394 <HAL_SPI_TransmitReceive>
	csn_high();
 800140c:	f7ff fdba 	bl	8000f84 <csn_high>

	return data;
 8001410:	79fb      	ldrb	r3, [r7, #7]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2000025c 	.word	0x2000025c

08001420 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800142a:	f7ff ffdd 	bl	80013e8 <nrf24_r_status>
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001438:	b2db      	uxtb	r3, r3
 800143a:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 800143c:	1dfb      	adds	r3, r7, #7
 800143e:	2201      	movs	r2, #1
 8001440:	4619      	mov	r1, r3
 8001442:	2007      	movs	r0, #7
 8001444:	f7ff fdce 	bl	8000fe4 <nrf24_w_reg>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800145a:	f7ff ffc5 	bl	80013e8 <nrf24_r_status>
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	f043 0320 	orr.w	r3, r3, #32
 8001468:	b2db      	uxtb	r3, r3
 800146a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800146c:	1dfb      	adds	r3, r7, #7
 800146e:	2201      	movs	r2, #1
 8001470:	4619      	mov	r1, r3
 8001472:	2007      	movs	r0, #7
 8001474:	f7ff fdb6 	bl	8000fe4 <nrf24_w_reg>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800148a:	f7ff ffad 	bl	80013e8 <nrf24_r_status>
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f043 0310 	orr.w	r3, r3, #16
 8001498:	b2db      	uxtb	r3, r3
 800149a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800149c:	1dfb      	adds	r3, r7, #7
 800149e:	2201      	movs	r2, #1
 80014a0:	4619      	mov	r1, r3
 80014a2:	2007      	movs	r0, #7
 80014a4:	f7ff fd9e 	bl	8000fe4 <nrf24_w_reg>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 80014ba:	2101      	movs	r1, #1
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff fdb9 	bl	8001034 <nrf24_r_reg>
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PRIM_RX);
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	f043 0301 	orr.w	r3, r3, #1
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80014d0:	1dfb      	adds	r3, r7, #7
 80014d2:	2201      	movs	r2, #1
 80014d4:	4619      	mov	r1, r3
 80014d6:	2000      	movs	r0, #0
 80014d8:	f7ff fd84 	bl	8000fe4 <nrf24_w_reg>

	ce_high();
 80014dc:	f7ff fd6a 	bl	8000fb4 <ce_high>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 80014f2:	2101      	movs	r1, #1
 80014f4:	201d      	movs	r0, #29
 80014f6:	f7ff fd9d 	bl	8001034 <nrf24_r_reg>
 80014fa:	4603      	mov	r3, r0
 80014fc:	73fb      	strb	r3, [r7, #15]

	if(en == enable){
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d105      	bne.n	8001510 <nrf24_dpl+0x28>
		feature |= (1 << EN_DPL);
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	b2db      	uxtb	r3, r3
 800150c:	73fb      	strb	r3, [r7, #15]
 800150e:	e004      	b.n	800151a <nrf24_dpl+0x32>
	}else{
		feature &= ~(1 << EN_DPL);
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	f023 0304 	bic.w	r3, r3, #4
 8001516:	b2db      	uxtb	r3, r3
 8001518:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(FEATURE, &feature, 1);
 800151a:	f107 030f 	add.w	r3, r7, #15
 800151e:	2201      	movs	r2, #1
 8001520:	4619      	mov	r1, r3
 8001522:	201d      	movs	r0, #29
 8001524:	f7ff fd5e 	bl	8000fe4 <nrf24_w_reg>
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 800153a:	2101      	movs	r1, #1
 800153c:	2001      	movs	r0, #1
 800153e:	f7ff fd79 	bl	8001034 <nrf24_r_reg>
 8001542:	4603      	mov	r3, r0
 8001544:	73fb      	strb	r3, [r7, #15]

	if(ack){
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <nrf24_auto_ack_all+0x22>
		enaa = 63;
 800154c:	233f      	movs	r3, #63	@ 0x3f
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e001      	b.n	8001556 <nrf24_auto_ack_all+0x26>
	}else{
		enaa = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
 8001556:	f107 030f 	add.w	r3, r7, #15
 800155a:	2201      	movs	r2, #1
 800155c:	4619      	mov	r1, r3
 800155e:	2001      	movs	r0, #1
 8001560:	f7ff fd40 	bl	8000fe4 <nrf24_w_reg>
}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8001576:	2101      	movs	r1, #1
 8001578:	201d      	movs	r0, #29
 800157a:	f7ff fd5b 	bl	8001034 <nrf24_r_reg>
 800157e:	4603      	mov	r3, r0
 8001580:	73fb      	strb	r3, [r7, #15]

	if(en){
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <nrf24_en_ack_pld+0x28>
		feature |= (1 << EN_ACK_PAY);
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	f043 0302 	orr.w	r3, r3, #2
 800158e:	b2db      	uxtb	r3, r3
 8001590:	73fb      	strb	r3, [r7, #15]
 8001592:	e004      	b.n	800159e <nrf24_en_ack_pld+0x32>
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	f023 0302 	bic.w	r3, r3, #2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(FEATURE, &feature, 1);
 800159e:	f107 030f 	add.w	r3, r7, #15
 80015a2:	2201      	movs	r2, #1
 80015a4:	4619      	mov	r1, r3
 80015a6:	201d      	movs	r0, #29
 80015a8:	f7ff fd1c 	bl	8000fe4 <nrf24_w_reg>
}
 80015ac:	bf00      	nop
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 80015be:	2101      	movs	r1, #1
 80015c0:	2004      	movs	r0, #4
 80015c2:	f7ff fd37 	bl	8001034 <nrf24_r_reg>
 80015c6:	4603      	mov	r3, r0
 80015c8:	73fb      	strb	r3, [r7, #15]

	data &= 15;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	f003 030f 	and.w	r3, r3, #15
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	73fb      	strb	r3, [r7, #15]

	data |= (delay << ARD);
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	b25a      	sxtb	r2, r3
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	4313      	orrs	r3, r2
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 80015e8:	f107 030f 	add.w	r3, r7, #15
 80015ec:	2201      	movs	r2, #1
 80015ee:	4619      	mov	r1, r3
 80015f0:	2004      	movs	r0, #4
 80015f2:	f7ff fcf7 	bl	8000fe4 <nrf24_w_reg>
}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
 8001604:	4603      	mov	r3, r0
 8001606:	71fb      	strb	r3, [r7, #7]
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8001608:	2101      	movs	r1, #1
 800160a:	2004      	movs	r0, #4
 800160c:	f7ff fd12 	bl	8001034 <nrf24_r_reg>
 8001610:	4603      	mov	r3, r0
 8001612:	73fb      	strb	r3, [r7, #15]

	data &= 240;
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	f023 030f 	bic.w	r3, r3, #15
 800161a:	b2db      	uxtb	r3, r3
 800161c:	73fb      	strb	r3, [r7, #15]

	data |= (limit << ARC);
 800161e:	7bfa      	ldrb	r2, [r7, #15]
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4313      	orrs	r3, r2
 8001624:	b2db      	uxtb	r3, r3
 8001626:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 8001628:	f107 030f 	add.w	r3, r7, #15
 800162c:	2201      	movs	r2, #1
 800162e:	4619      	mov	r1, r3
 8001630:	2004      	movs	r0, #4
 8001632:	f7ff fcd7 	bl	8000fe4 <nrf24_w_reg>
}
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 8001644:	2101      	movs	r1, #1
 8001646:	2017      	movs	r0, #23
 8001648:	f7ff fcf4 	bl	8001034 <nrf24_r_reg>
 800164c:	4603      	mov	r3, r0
 800164e:	71fb      	strb	r3, [r7, #7]

	if(!(reg_dt & (1 << RX_EMPTY))){
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <nrf24_data_available+0x20>
		return 1;
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <nrf24_data_available+0x22>
	}

	return 0;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = R_RX_PAYLOAD;
 8001674:	2361      	movs	r3, #97	@ 0x61
 8001676:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8001678:	f7ff fc90 	bl	8000f9c <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800167c:	f107 010f 	add.w	r1, r7, #15
 8001680:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001684:	2201      	movs	r2, #1
 8001686:	4809      	ldr	r0, [pc, #36]	@ (80016ac <nrf24_receive+0x44>)
 8001688:	f002 fc27 	bl	8003eda <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	b29a      	uxth	r2, r3
 8001690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <nrf24_receive+0x44>)
 8001698:	f002 fd63 	bl	8004162 <HAL_SPI_Receive>
	csn_high();
 800169c:	f7ff fc72 	bl	8000f84 <csn_high>

	nrf24_clear_rx_dr();
 80016a0:	f7ff febe 	bl	8001420 <nrf24_clear_rx_dr>
}
 80016a4:	bf00      	nop
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	2000025c 	.word	0x2000025c

080016b0 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 80016b4:	f7ff fcf8 	bl	80010a8 <nrf24_pwr_up>

	nrf24_flush_tx();
 80016b8:	f7ff fe7f 	bl	80013ba <nrf24_flush_tx>
	nrf24_flush_rx();
 80016bc:	f7ff fe88 	bl	80013d0 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 80016c0:	f7ff feae 	bl	8001420 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 80016c4:	f7ff fec4 	bl	8001450 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 80016c8:	f7ff feda 	bl	8001480 <nrf24_clear_max_rt>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM11)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a10      	ldr	r2, [pc, #64]	@ (8001720 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d117      	bne.n	8001712 <HAL_TIM_PeriodElapsedCallback+0x42>
    {
        if (radio_timeout == 0)
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10f      	bne.n	800170c <HAL_TIM_PeriodElapsedCallback+0x3c>
        {
            vx = 0;
 80016ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
            vy = 0;
 80016f4:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
            vang = 0;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
            kicker = 0;
 8001704:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
        else
        {
            radio_timeout = 0; // Sinal de que rdio est funcionando
        }
    }
}
 800170a:	e002      	b.n	8001712 <HAL_TIM_PeriodElapsedCallback+0x42>
            radio_timeout = 0; // Sinal de que rdio est funcionando
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40014800 	.word	0x40014800
 8001724:	20000205 	.word	0x20000205
 8001728:	200001f8 	.word	0x200001f8
 800172c:	200001fc 	.word	0x200001fc
 8001730:	20000200 	.word	0x20000200
 8001734:	20000204 	.word	0x20000204

08001738 <acionar_motor>:

void acionar_motor(int motor, float dutycycle){
 8001738:	b580      	push	{r7, lr}
 800173a:	b096      	sub	sp, #88	@ 0x58
 800173c:	af04      	add	r7, sp, #16
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	ed87 0a00 	vstr	s0, [r7]
	TIM_HandleTypeDef *htim = NULL;
 8001744:	2300      	movs	r3, #0
 8001746:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t channel = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	643b      	str	r3, [r7, #64]	@ 0x40
	GPIO_TypeDef* GPIOx0 = NULL;
 800174c:	2300      	movs	r3, #0
 800174e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint16_t GPIO_Pinx0 = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	877b      	strh	r3, [r7, #58]	@ 0x3a
	GPIO_TypeDef* GPIOx1 = NULL;
 8001754:	2300      	movs	r3, #0
 8001756:	637b      	str	r3, [r7, #52]	@ 0x34
	uint16_t GPIO_Pinx1 = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	867b      	strh	r3, [r7, #50]	@ 0x32


	switch(motor){
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	2b03      	cmp	r3, #3
 8001762:	f200 80da 	bhi.w	800191a <acionar_motor+0x1e2>
 8001766:	a201      	add	r2, pc, #4	@ (adr r2, 800176c <acionar_motor+0x34>)
 8001768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176c:	0800177d 	.word	0x0800177d
 8001770:	0800179b 	.word	0x0800179b
 8001774:	080017b9 	.word	0x080017b9
 8001778:	080017d3 	.word	0x080017d3
	case 1:
		htim = PWM_MOTOR1_TIMER;
 800177c:	4b69      	ldr	r3, [pc, #420]	@ (8001924 <acionar_motor+0x1ec>)
 800177e:	647b      	str	r3, [r7, #68]	@ 0x44
		channel = PWM_MOTOR1_CHANNEL;
 8001780:	2300      	movs	r3, #0
 8001782:	643b      	str	r3, [r7, #64]	@ 0x40
		GPIOx0 = SENTIDO0_MOTOR1_GPIO_Port;
 8001784:	4b68      	ldr	r3, [pc, #416]	@ (8001928 <acionar_motor+0x1f0>)
 8001786:	63fb      	str	r3, [r7, #60]	@ 0x3c
		GPIO_Pinx0 = SENTIDO0_MOTOR1_Pin;
 8001788:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800178c:	877b      	strh	r3, [r7, #58]	@ 0x3a
		GPIOx1 = SENTIDO1_MOTOR1_GPIO_Port;
 800178e:	4b66      	ldr	r3, [pc, #408]	@ (8001928 <acionar_motor+0x1f0>)
 8001790:	637b      	str	r3, [r7, #52]	@ 0x34
		GPIO_Pinx1 = SENTIDO1_MOTOR1_Pin;
 8001792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001796:	867b      	strh	r3, [r7, #50]	@ 0x32
		break;
 8001798:	e029      	b.n	80017ee <acionar_motor+0xb6>
	case 2:
		htim = PWM_MOTOR2_TIMER;
 800179a:	4b64      	ldr	r3, [pc, #400]	@ (800192c <acionar_motor+0x1f4>)
 800179c:	647b      	str	r3, [r7, #68]	@ 0x44
		channel = PWM_MOTOR2_CHANNEL;
 800179e:	2300      	movs	r3, #0
 80017a0:	643b      	str	r3, [r7, #64]	@ 0x40
		GPIOx0 = SENTIDO0_MOTOR2_GPIO_Port;
 80017a2:	4b61      	ldr	r3, [pc, #388]	@ (8001928 <acionar_motor+0x1f0>)
 80017a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
		GPIO_Pinx0 = SENTIDO0_MOTOR2_Pin;
 80017a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017aa:	877b      	strh	r3, [r7, #58]	@ 0x3a
		GPIOx1 = SENTIDO1_MOTOR2_GPIO_Port;
 80017ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001928 <acionar_motor+0x1f0>)
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
		GPIO_Pinx1 = SENTIDO1_MOTOR2_Pin;
 80017b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b4:	867b      	strh	r3, [r7, #50]	@ 0x32
			break;
 80017b6:	e01a      	b.n	80017ee <acionar_motor+0xb6>
	case 3:
		htim = PWM_MOTOR3_TIMER;
 80017b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001930 <acionar_motor+0x1f8>)
 80017ba:	647b      	str	r3, [r7, #68]	@ 0x44
		channel = PWM_MOTOR3_CHANNEL;
 80017bc:	2304      	movs	r3, #4
 80017be:	643b      	str	r3, [r7, #64]	@ 0x40
		GPIOx0 = SENTIDO0_MOTOR3_GPIO_Port;
 80017c0:	4b5c      	ldr	r3, [pc, #368]	@ (8001934 <acionar_motor+0x1fc>)
 80017c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		GPIO_Pinx0 = SENTIDO0_MOTOR3_Pin;
 80017c4:	2301      	movs	r3, #1
 80017c6:	877b      	strh	r3, [r7, #58]	@ 0x3a
		GPIOx1 = SENTIDO1_MOTOR3_GPIO_Port;
 80017c8:	4b5a      	ldr	r3, [pc, #360]	@ (8001934 <acionar_motor+0x1fc>)
 80017ca:	637b      	str	r3, [r7, #52]	@ 0x34
		GPIO_Pinx1 = SENTIDO1_MOTOR3_Pin;
 80017cc:	2302      	movs	r3, #2
 80017ce:	867b      	strh	r3, [r7, #50]	@ 0x32
			break;
 80017d0:	e00d      	b.n	80017ee <acionar_motor+0xb6>
	case 4:
		htim = PWM_MOTOR4_TIMER;
 80017d2:	4b57      	ldr	r3, [pc, #348]	@ (8001930 <acionar_motor+0x1f8>)
 80017d4:	647b      	str	r3, [r7, #68]	@ 0x44
		channel = PWM_MOTOR4_CHANNEL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	643b      	str	r3, [r7, #64]	@ 0x40
		GPIOx0 = SENTIDO0_MOTOR4_GPIO_Port;
 80017da:	4b56      	ldr	r3, [pc, #344]	@ (8001934 <acionar_motor+0x1fc>)
 80017dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
		GPIO_Pinx0 = SENTIDO0_MOTOR4_Pin;
 80017de:	2304      	movs	r3, #4
 80017e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
		GPIOx1 = SENTIDO1_MOTOR4_GPIO_Port;
 80017e2:	4b54      	ldr	r3, [pc, #336]	@ (8001934 <acionar_motor+0x1fc>)
 80017e4:	637b      	str	r3, [r7, #52]	@ 0x34
		GPIO_Pinx1 = SENTIDO1_MOTOR4_Pin;
 80017e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ea:	867b      	strh	r3, [r7, #50]	@ 0x32
			break;
 80017ec:	bf00      	nop
	default:
		return;
	}
	int sentido = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (dutycycle < 0){
 80017f2:	edd7 7a00 	vldr	s15, [r7]
 80017f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	d515      	bpl.n	800182c <acionar_motor+0xf4>
		HAL_GPIO_WritePin(GPIOx0, GPIO_Pinx0, GPIO_PIN_SET);
 8001800:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001802:	2201      	movs	r2, #1
 8001804:	4619      	mov	r1, r3
 8001806:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001808:	f001 fd28 	bl	800325c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOx1, GPIO_Pinx1, GPIO_PIN_RESET);
 800180c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800180e:	2200      	movs	r2, #0
 8001810:	4619      	mov	r1, r3
 8001812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001814:	f001 fd22 	bl	800325c <HAL_GPIO_WritePin>
		dutycycle = -dutycycle;
 8001818:	edd7 7a00 	vldr	s15, [r7]
 800181c:	eef1 7a67 	vneg.f32	s15, s15
 8001820:	edc7 7a00 	vstr	s15, [r7]
		sentido = -1;
 8001824:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800182a:	e00d      	b.n	8001848 <acionar_motor+0x110>
	}
	else {
		HAL_GPIO_WritePin(GPIOx0, GPIO_Pinx0, GPIO_PIN_RESET);
 800182c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001834:	f001 fd12 	bl	800325c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOx1, GPIO_Pinx1, GPIO_PIN_SET);
 8001838:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800183a:	2201      	movs	r2, #1
 800183c:	4619      	mov	r1, r3
 800183e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001840:	f001 fd0c 	bl	800325c <HAL_GPIO_WritePin>
		sentido = 1;
 8001844:	2301      	movs	r3, #1
 8001846:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}
	if (dutycycle == 0){
 8001848:	edd7 7a00 	vldr	s15, [r7]
 800184c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	d10b      	bne.n	800186e <acionar_motor+0x136>
		HAL_GPIO_WritePin(GPIOx0, GPIO_Pinx0, GPIO_PIN_RESET);
 8001856:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001858:	2200      	movs	r2, #0
 800185a:	4619      	mov	r1, r3
 800185c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800185e:	f001 fcfd 	bl	800325c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOx1, GPIO_Pinx1, GPIO_PIN_RESET);
 8001862:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001864:	2200      	movs	r2, #0
 8001866:	4619      	mov	r1, r3
 8001868:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800186a:	f001 fcf7 	bl	800325c <HAL_GPIO_WritePin>
	}

	if (dutycycle > 100.0f){
 800186e:	edd7 7a00 	vldr	s15, [r7]
 8001872:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001938 <acionar_motor+0x200>
 8001876:	eef4 7ac7 	vcmpe.f32	s15, s14
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	dd01      	ble.n	8001884 <acionar_motor+0x14c>
		dutycycle = 100.0f;
 8001880:	4b2e      	ldr	r3, [pc, #184]	@ (800193c <acionar_motor+0x204>)
 8001882:	603b      	str	r3, [r7, #0]
	}

	uint32_t frequencia = (uint32_t)((dutycycle / 100.0f) * (ARR));
 8001884:	edd7 7a00 	vldr	s15, [r7]
 8001888:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001938 <acionar_motor+0x200>
 800188c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001890:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8001940 <acionar_motor+0x208>
 8001894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018a0:	ee17 3a90 	vmov	r3, s15
 80018a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	__HAL_TIM_SET_COMPARE(htim, channel, frequencia);
 80018a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d104      	bne.n	80018b6 <acionar_motor+0x17e>
 80018ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80018b4:	e013      	b.n	80018de <acionar_motor+0x1a6>
 80018b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d104      	bne.n	80018c6 <acionar_motor+0x18e>
 80018bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c2:	6393      	str	r3, [r2, #56]	@ 0x38
 80018c4:	e00b      	b.n	80018de <acionar_motor+0x1a6>
 80018c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d104      	bne.n	80018d6 <acionar_motor+0x19e>
 80018cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80018d4:	e003      	b.n	80018de <acionar_motor+0x1a6>
 80018d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018dc:	6413      	str	r3, [r2, #64]	@ 0x40

	char msg[32];
	snprintf(msg, sizeof(msg), "%d %f %d\r\n", motor, dutycycle, sentido);
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f7fe fe3a 	bl	8000558 <__aeabi_f2d>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	f107 0008 	add.w	r0, r7, #8
 80018ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018ee:	9102      	str	r1, [sp, #8]
 80018f0:	e9cd 2300 	strd	r2, r3, [sp]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a13      	ldr	r2, [pc, #76]	@ (8001944 <acionar_motor+0x20c>)
 80018f8:	2120      	movs	r1, #32
 80018fa:	f005 f825 	bl	8006948 <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80018fe:	f107 0308 	add.w	r3, r7, #8
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fcbc 	bl	8000280 <strlen>
 8001908:	4603      	mov	r3, r0
 800190a:	b29a      	uxth	r2, r3
 800190c:	f107 0108 	add.w	r1, r7, #8
 8001910:	2364      	movs	r3, #100	@ 0x64
 8001912:	480d      	ldr	r0, [pc, #52]	@ (8001948 <acionar_motor+0x210>)
 8001914:	f003 feae 	bl	8005674 <HAL_UART_Transmit>
 8001918:	e000      	b.n	800191c <acionar_motor+0x1e4>
		return;
 800191a:	bf00      	nop
}
 800191c:	3748      	adds	r7, #72	@ 0x48
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200002b4 	.word	0x200002b4
 8001928:	40020000 	.word	0x40020000
 800192c:	200002fc 	.word	0x200002fc
 8001930:	20000344 	.word	0x20000344
 8001934:	40020400 	.word	0x40020400
 8001938:	42c80000 	.word	0x42c80000
 800193c:	42c80000 	.word	0x42c80000
 8001940:	000003e8 	.word	0x000003e8
 8001944:	08009ce0 	.word	0x08009ce0
 8001948:	200003d4 	.word	0x200003d4

0800194c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800194c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001950:	b0b3      	sub	sp, #204	@ 0xcc
 8001952:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001954:	f001 f956 	bl	8002c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001958:	f000 fb1c 	bl	8001f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800195c:	f000 fd7c 	bl	8002458 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001960:	f000 fbae 	bl	80020c0 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001964:	f000 fbe2 	bl	800212c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001968:	f000 fc64 	bl	8002234 <MX_TIM2_Init>
  MX_TIM11_Init();
 800196c:	f000 fd1e 	bl	80023ac <MX_TIM11_Init>
  MX_TIM3_Init();
 8001970:	f000 fcb8 	bl	80022e4 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001974:	f000 fb76 	bl	8002064 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001978:	f000 fd44 	bl	8002404 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800197c:	2100      	movs	r1, #0
 800197e:	48d6      	ldr	r0, [pc, #856]	@ (8001cd8 <main+0x38c>)
 8001980:	f003 f892 	bl	8004aa8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001984:	2100      	movs	r1, #0
 8001986:	48d5      	ldr	r0, [pc, #852]	@ (8001cdc <main+0x390>)
 8001988:	f003 f88e 	bl	8004aa8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800198c:	2100      	movs	r1, #0
 800198e:	48d4      	ldr	r0, [pc, #848]	@ (8001ce0 <main+0x394>)
 8001990:	f003 f88a 	bl	8004aa8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001994:	2104      	movs	r1, #4
 8001996:	48d2      	ldr	r0, [pc, #840]	@ (8001ce0 <main+0x394>)
 8001998:	f003 f886 	bl	8004aa8 <HAL_TIM_PWM_Start>

  //radio configuration
  ce_high();
 800199c:	f7ff fb0a 	bl	8000fb4 <ce_high>
  HAL_Delay(5);
 80019a0:	2005      	movs	r0, #5
 80019a2:	f001 f9a1 	bl	8002ce8 <HAL_Delay>
  ce_low();
 80019a6:	f7ff fb11 	bl	8000fcc <ce_low>

  nrf24_init();
 80019aa:	f7ff fe81 	bl	80016b0 <nrf24_init>

  nrf24_auto_ack_all(auto_ack);
 80019ae:	2001      	movs	r0, #1
 80019b0:	f7ff fdbe 	bl	8001530 <nrf24_auto_ack_all>
  nrf24_en_ack_pld(disable);
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff fdd9 	bl	800156c <nrf24_en_ack_pld>
  nrf24_dpl(disable);
 80019ba:	2000      	movs	r0, #0
 80019bc:	f7ff fd94 	bl	80014e8 <nrf24_dpl>

  nrf24_tx_pwr(_0dbm);
 80019c0:	2003      	movs	r0, #3
 80019c2:	f7ff fb8b 	bl	80010dc <nrf24_tx_pwr>
  nrf24_data_rate(_1mbps);
 80019c6:	2000      	movs	r0, #0
 80019c8:	f7ff fbaf 	bl	800112a <nrf24_data_rate>
  nrf24_set_channel(channel);
 80019cc:	4bc5      	ldr	r3, [pc, #788]	@ (8001ce4 <main+0x398>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fbd8 	bl	8001186 <nrf24_set_channel>
  nrf24_set_addr_width(5);
 80019d6:	2005      	movs	r0, #5
 80019d8:	f7ff fcdc 	bl	8001394 <nrf24_set_addr_width>

  nrf24_pipe_pld_size(0, pld_size);
 80019dc:	4bc2      	ldr	r3, [pc, #776]	@ (8001ce8 <main+0x39c>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	2000      	movs	r0, #0
 80019e4:	f7ff fbec 	bl	80011c0 <nrf24_pipe_pld_size>
  nrf24_set_crc(en_crc, _1byte);
 80019e8:	2100      	movs	r1, #0
 80019ea:	2001      	movs	r0, #1
 80019ec:	f7ff fca4 	bl	8001338 <nrf24_set_crc>

  nrf24_auto_retr_delay(4);
 80019f0:	2004      	movs	r0, #4
 80019f2:	f7ff fddf 	bl	80015b4 <nrf24_auto_retr_delay>
  nrf24_auto_retr_limit(10);
 80019f6:	200a      	movs	r0, #10
 80019f8:	f7ff fe01 	bl	80015fe <nrf24_auto_retr_limit>

  nrf24_open_tx_pipe(addr);
 80019fc:	48bb      	ldr	r0, [pc, #748]	@ (8001cec <main+0x3a0>)
 80019fe:	f7ff fbd1 	bl	80011a4 <nrf24_open_tx_pipe>
  nrf24_open_rx_pipe(0, addr);
 8001a02:	49ba      	ldr	r1, [pc, #744]	@ (8001cec <main+0x3a0>)
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fc29 	bl	800125c <nrf24_open_rx_pipe>

  nrf24_listen();
 8001a0a:	f7ff fd51 	bl	80014b0 <nrf24_listen>

  ce_high();
 8001a0e:	f7ff fad1 	bl	8000fb4 <ce_high>
  HAL_Delay(5);
 8001a12:	2005      	movs	r0, #5
 8001a14:	f001 f968 	bl	8002ce8 <HAL_Delay>

  //UART variables
  char received_char[1];
  received_char[0] = 'a';
 8001a18:	2361      	movs	r3, #97	@ 0x61
 8001a1a:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  char msg[64];

  //Radio variables
  uint8_t rx_buffer[pld_size];
 8001a1e:	4bb2      	ldr	r3, [pc, #712]	@ (8001ce8 <main+0x39c>)
 8001a20:	7819      	ldrb	r1, [r3, #0]
 8001a22:	460b      	mov	r3, r1
 8001a24:	3b01      	subs	r3, #1
 8001a26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001a2a:	b2cb      	uxtb	r3, r1
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4698      	mov	r8, r3
 8001a30:	4691      	mov	r9, r2
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a46:	b2cb      	uxtb	r3, r1
 8001a48:	2200      	movs	r2, #0
 8001a4a:	461c      	mov	r4, r3
 8001a4c:	4615      	mov	r5, r2
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	00eb      	lsls	r3, r5, #3
 8001a58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a5c:	00e2      	lsls	r2, r4, #3
 8001a5e:	460b      	mov	r3, r1
 8001a60:	3307      	adds	r3, #7
 8001a62:	08db      	lsrs	r3, r3, #3
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	ebad 0d03 	sub.w	sp, sp, r3
 8001a6a:	ab08      	add	r3, sp, #32
 8001a6c:	3300      	adds	r3, #0
 8001a6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  Pacote pacote_recebido;

  //cinematics variables

  float J[4][3] = {
  	  	    {-sin(a1), cos(a1), R},
 8001a72:	4b9f      	ldr	r3, [pc, #636]	@ (8001cf0 <main+0x3a4>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fd6f 	bl	8000558 <__aeabi_f2d>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	ec43 2b10 	vmov	d0, r2, r3
 8001a82:	f007 f8fd 	bl	8008c80 <sin>
 8001a86:	ec53 2b10 	vmov	r2, r3, d0
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f7ff f893 	bl	8000bb8 <__aeabi_d2f>
 8001a92:	4603      	mov	r3, r0
  float J[4][3] = {
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eef1 7a67 	vneg.f32	s15, s15
 8001a9c:	edc7 7a04 	vstr	s15, [r7, #16]
  	  	    {-sin(a1), cos(a1), R},
 8001aa0:	4b93      	ldr	r3, [pc, #588]	@ (8001cf0 <main+0x3a4>)
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd58 	bl	8000558 <__aeabi_f2d>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	ec43 2b10 	vmov	d0, r2, r3
 8001ab0:	f007 f892 	bl	8008bd8 <cos>
 8001ab4:	ec53 2b10 	vmov	r2, r3, d0
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f87c 	bl	8000bb8 <__aeabi_d2f>
 8001ac0:	4603      	mov	r3, r0
  float J[4][3] = {
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ac8:	61bb      	str	r3, [r7, #24]
  	  	    {-sin(a2), cos(a2), R},
 8001aca:	4b8a      	ldr	r3, [pc, #552]	@ (8001cf4 <main+0x3a8>)
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd43 	bl	8000558 <__aeabi_f2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	ec43 2b10 	vmov	d0, r2, r3
 8001ada:	f007 f8d1 	bl	8008c80 <sin>
 8001ade:	ec53 2b10 	vmov	r2, r3, d0
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f7ff f867 	bl	8000bb8 <__aeabi_d2f>
 8001aea:	4603      	mov	r3, r0
  float J[4][3] = {
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eef1 7a67 	vneg.f32	s15, s15
 8001af4:	edc7 7a07 	vstr	s15, [r7, #28]
  	  	    {-sin(a2), cos(a2), R},
 8001af8:	4b7e      	ldr	r3, [pc, #504]	@ (8001cf4 <main+0x3a8>)
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd2c 	bl	8000558 <__aeabi_f2d>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	ec43 2b10 	vmov	d0, r2, r3
 8001b08:	f007 f866 	bl	8008bd8 <cos>
 8001b0c:	ec53 2b10 	vmov	r2, r3, d0
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	f7ff f850 	bl	8000bb8 <__aeabi_d2f>
 8001b18:	4603      	mov	r3, r0
  float J[4][3] = {
 8001b1a:	623b      	str	r3, [r7, #32]
 8001b1c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b20:	627b      	str	r3, [r7, #36]	@ 0x24
  	  	    {-sin(a3), cos(a3), R},
 8001b22:	4b75      	ldr	r3, [pc, #468]	@ (8001cf8 <main+0x3ac>)
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd17 	bl	8000558 <__aeabi_f2d>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	ec43 2b10 	vmov	d0, r2, r3
 8001b32:	f007 f8a5 	bl	8008c80 <sin>
 8001b36:	ec53 2b10 	vmov	r2, r3, d0
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f7ff f83b 	bl	8000bb8 <__aeabi_d2f>
 8001b42:	4603      	mov	r3, r0
  float J[4][3] = {
 8001b44:	ee07 3a90 	vmov	s15, r3
 8001b48:	eef1 7a67 	vneg.f32	s15, s15
 8001b4c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  	  	    {-sin(a3), cos(a3), R},
 8001b50:	4b69      	ldr	r3, [pc, #420]	@ (8001cf8 <main+0x3ac>)
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fd00 	bl	8000558 <__aeabi_f2d>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	ec43 2b10 	vmov	d0, r2, r3
 8001b60:	f007 f83a 	bl	8008bd8 <cos>
 8001b64:	ec53 2b10 	vmov	r2, r3, d0
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f7ff f824 	bl	8000bb8 <__aeabi_d2f>
 8001b70:	4603      	mov	r3, r0
  float J[4][3] = {
 8001b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b74:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b78:	633b      	str	r3, [r7, #48]	@ 0x30
  	  	    {-sin(a4), cos(a4), R}
 8001b7a:	4b60      	ldr	r3, [pc, #384]	@ (8001cfc <main+0x3b0>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fceb 	bl	8000558 <__aeabi_f2d>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	ec43 2b10 	vmov	d0, r2, r3
 8001b8a:	f007 f879 	bl	8008c80 <sin>
 8001b8e:	ec53 2b10 	vmov	r2, r3, d0
 8001b92:	4610      	mov	r0, r2
 8001b94:	4619      	mov	r1, r3
 8001b96:	f7ff f80f 	bl	8000bb8 <__aeabi_d2f>
 8001b9a:	4603      	mov	r3, r0
  float J[4][3] = {
 8001b9c:	ee07 3a90 	vmov	s15, r3
 8001ba0:	eef1 7a67 	vneg.f32	s15, s15
 8001ba4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  	  	    {-sin(a4), cos(a4), R}
 8001ba8:	4b54      	ldr	r3, [pc, #336]	@ (8001cfc <main+0x3b0>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fcd4 	bl	8000558 <__aeabi_f2d>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	ec43 2b10 	vmov	d0, r2, r3
 8001bb8:	f007 f80e 	bl	8008bd8 <cos>
 8001bbc:	ec53 2b10 	vmov	r2, r3, d0
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f7fe fff8 	bl	8000bb8 <__aeabi_d2f>
 8001bc8:	4603      	mov	r3, r0
  float J[4][3] = {
 8001bca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bcc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (HAL_UART_Receive(&huart2, received_char, 1, 10) == HAL_OK) {
 8001bd2:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8001bd6:	230a      	movs	r3, #10
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4849      	ldr	r0, [pc, #292]	@ (8001d00 <main+0x3b4>)
 8001bdc:	f003 fdd5 	bl	800578a <HAL_UART_Receive>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d112      	bne.n	8001c0c <main+0x2c0>
	  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)"Eco: ", strlen("Eco: "), 100);
 8001be6:	2364      	movs	r3, #100	@ 0x64
 8001be8:	2205      	movs	r2, #5
 8001bea:	4946      	ldr	r1, [pc, #280]	@ (8001d04 <main+0x3b8>)
 8001bec:	4844      	ldr	r0, [pc, #272]	@ (8001d00 <main+0x3b4>)
 8001bee:	f003 fd41 	bl	8005674 <HAL_UART_Transmit>
	  	  	  HAL_UART_Transmit(&huart2, received_char, 1, 100);
 8001bf2:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8001bf6:	2364      	movs	r3, #100	@ 0x64
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4841      	ldr	r0, [pc, #260]	@ (8001d00 <main+0x3b4>)
 8001bfc:	f003 fd3a 	bl	8005674 <HAL_UART_Transmit>
	  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 100); // Envia nova linha
 8001c00:	2364      	movs	r3, #100	@ 0x64
 8001c02:	2202      	movs	r2, #2
 8001c04:	4940      	ldr	r1, [pc, #256]	@ (8001d08 <main+0x3bc>)
 8001c06:	483e      	ldr	r0, [pc, #248]	@ (8001d00 <main+0x3b4>)
 8001c08:	f003 fd34 	bl	8005674 <HAL_UART_Transmit>
	  	  }

	  if(nrf24_data_available()) {
 8001c0c:	f7ff fd17 	bl	800163e <nrf24_data_available>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f000 808c 	beq.w	8001d30 <main+0x3e4>
		  	  HAL_GPIO_WritePin(LED_AZUL_GPIO_Port, LED_AZUL_Pin, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c1e:	483b      	ldr	r0, [pc, #236]	@ (8001d0c <main+0x3c0>)
 8001c20:	f001 fb1c 	bl	800325c <HAL_GPIO_WritePin>
		  	  nrf24_receive(rx_buffer, pld_size);
 8001c24:	4b30      	ldr	r3, [pc, #192]	@ (8001ce8 <main+0x39c>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001c2e:	f7ff fd1b 	bl	8001668 <nrf24_receive>
		  	  memcpy(&pacote_recebido, rx_buffer, sizeof(Pacote));
 8001c32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001c36:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c3a:	4614      	mov	r4, r2
 8001c3c:	6820      	ldr	r0, [r4, #0]
 8001c3e:	6861      	ldr	r1, [r4, #4]
 8001c40:	68a2      	ldr	r2, [r4, #8]
 8001c42:	c307      	stmia	r3!, {r0, r1, r2}
 8001c44:	89a2      	ldrh	r2, [r4, #12]
 8001c46:	801a      	strh	r2, [r3, #0]
		  	  if(pacote_recebido.id == id){
 8001c48:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d174      	bne.n	8001d3c <main+0x3f0>
		  		  snprintf(msg, sizeof(msg), "%d %.2f %.2f %.2f %d\r\n", pacote_recebido.id, pacote_recebido.Vx, pacote_recebido.Vy,pacote_recebido.Vang,pacote_recebido.kicker);
 8001c52:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001c56:	461e      	mov	r6, r3
 8001c58:	f8d7 3041 	ldr.w	r3, [r7, #65]	@ 0x41
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7fe fc7b 	bl	8000558 <__aeabi_f2d>
 8001c62:	4604      	mov	r4, r0
 8001c64:	460d      	mov	r5, r1
 8001c66:	f8d7 3045 	ldr.w	r3, [r7, #69]	@ 0x45
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fc74 	bl	8000558 <__aeabi_f2d>
 8001c70:	4680      	mov	r8, r0
 8001c72:	4689      	mov	r9, r1
 8001c74:	f8d7 3049 	ldr.w	r3, [r7, #73]	@ 0x49
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7fe fc6d 	bl	8000558 <__aeabi_f2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8001c86:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8001c8a:	9106      	str	r1, [sp, #24]
 8001c8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c90:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001c94:	e9cd 4500 	strd	r4, r5, [sp]
 8001c98:	4633      	mov	r3, r6
 8001c9a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d10 <main+0x3c4>)
 8001c9c:	2140      	movs	r1, #64	@ 0x40
 8001c9e:	f004 fe53 	bl	8006948 <sniprintf>
		  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8001ca2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe faea 	bl	8000280 <strlen>
 8001cac:	4603      	mov	r3, r0
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001cb4:	2364      	movs	r3, #100	@ 0x64
 8001cb6:	4812      	ldr	r0, [pc, #72]	@ (8001d00 <main+0x3b4>)
 8001cb8:	f003 fcdc 	bl	8005674 <HAL_UART_Transmit>
		  	  	  vx = pacote_recebido.Vx;
 8001cbc:	f8d7 3041 	ldr.w	r3, [r7, #65]	@ 0x41
 8001cc0:	4a14      	ldr	r2, [pc, #80]	@ (8001d14 <main+0x3c8>)
 8001cc2:	6013      	str	r3, [r2, #0]
		  	  	  vy = pacote_recebido.Vy;
 8001cc4:	f8d7 3045 	ldr.w	r3, [r7, #69]	@ 0x45
 8001cc8:	4a13      	ldr	r2, [pc, #76]	@ (8001d18 <main+0x3cc>)
 8001cca:	6013      	str	r3, [r2, #0]
		  	  	  vang = pacote_recebido.Vang;
 8001ccc:	f8d7 3049 	ldr.w	r3, [r7, #73]	@ 0x49
 8001cd0:	4a12      	ldr	r2, [pc, #72]	@ (8001d1c <main+0x3d0>)
 8001cd2:	6013      	str	r3, [r2, #0]
 8001cd4:	e024      	b.n	8001d20 <main+0x3d4>
 8001cd6:	bf00      	nop
 8001cd8:	200002b4 	.word	0x200002b4
 8001cdc:	200002fc 	.word	0x200002fc
 8001ce0:	20000344 	.word	0x20000344
 8001ce4:	20000005 	.word	0x20000005
 8001ce8:	20000006 	.word	0x20000006
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	3f490fd8 	.word	0x3f490fd8
 8001cf4:	4016cbd1 	.word	0x4016cbd1
 8001cf8:	407b53ce 	.word	0x407b53ce
 8001cfc:	40afede5 	.word	0x40afede5
 8001d00:	200003d4 	.word	0x200003d4
 8001d04:	08009cec 	.word	0x08009cec
 8001d08:	08009cf4 	.word	0x08009cf4
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	08009cf8 	.word	0x08009cf8
 8001d14:	200001f8 	.word	0x200001f8
 8001d18:	200001fc 	.word	0x200001fc
 8001d1c:	20000200 	.word	0x20000200
		  	  	  kicker = pacote_recebido.kicker;
 8001d20:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8001d24:	4b90      	ldr	r3, [pc, #576]	@ (8001f68 <main+0x61c>)
 8001d26:	701a      	strb	r2, [r3, #0]
		  	  	  radio_timeout = 1;
 8001d28:	4b90      	ldr	r3, [pc, #576]	@ (8001f6c <main+0x620>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	e005      	b.n	8001d3c <main+0x3f0>
		  	  }
	  } else HAL_GPIO_WritePin(LED_AZUL_GPIO_Port, LED_AZUL_Pin, GPIO_PIN_SET);
 8001d30:	2201      	movs	r2, #1
 8001d32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d36:	488e      	ldr	r0, [pc, #568]	@ (8001f70 <main+0x624>)
 8001d38:	f001 fa90 	bl	800325c <HAL_GPIO_WritePin>

	  if(kicker  > 8 && kicker < 12){
 8001d3c:	4b8a      	ldr	r3, [pc, #552]	@ (8001f68 <main+0x61c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d942      	bls.n	8001dcc <main+0x480>
 8001d46:	4b88      	ldr	r3, [pc, #544]	@ (8001f68 <main+0x61c>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b0b      	cmp	r3, #11
 8001d4e:	d83d      	bhi.n	8001dcc <main+0x480>
		  HAL_Delay(4000);
 8001d50:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8001d54:	f000 ffc8 	bl	8002ce8 <HAL_Delay>
		  for(int i = 0; i<4; i++){
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001d5e:	e030      	b.n	8001dc2 <main+0x476>
			  acionar_motor(i+1, 50);
 8001d60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d64:	3301      	adds	r3, #1
 8001d66:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 8001f74 <main+0x628>
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fce4 	bl	8001738 <acionar_motor>
			  HAL_Delay(1000);
 8001d70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d74:	f000 ffb8 	bl	8002ce8 <HAL_Delay>
			  acionar_motor(i+1, 0);
 8001d78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 8001f78 <main+0x62c>
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fcd8 	bl	8001738 <acionar_motor>
			  HAL_Delay(1000);
 8001d88:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d8c:	f000 ffac 	bl	8002ce8 <HAL_Delay>
			  acionar_motor(i+1, -50);
 8001d90:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d94:	3301      	adds	r3, #1
 8001d96:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 8001f7c <main+0x630>
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fccc 	bl	8001738 <acionar_motor>
			  HAL_Delay(1000);
 8001da0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001da4:	f000 ffa0 	bl	8002ce8 <HAL_Delay>
			  acionar_motor(i+1, 0);
 8001da8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001dac:	3301      	adds	r3, #1
 8001dae:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 8001f78 <main+0x62c>
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fcc0 	bl	8001738 <acionar_motor>
		  for(int i = 0; i<4; i++){
 8001db8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001dc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	ddca      	ble.n	8001d60 <main+0x414>
		  }
		  continue;
 8001dca:	e0cc      	b.n	8001f66 <main+0x61a>
	  }
	  if(kicker > 18 && kicker < 22){
 8001dcc:	4b66      	ldr	r3, [pc, #408]	@ (8001f68 <main+0x61c>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b12      	cmp	r3, #18
 8001dd4:	d952      	bls.n	8001e7c <main+0x530>
 8001dd6:	4b64      	ldr	r3, [pc, #400]	@ (8001f68 <main+0x61c>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b15      	cmp	r3, #21
 8001dde:	d84d      	bhi.n	8001e7c <main+0x530>
	  		  for(int i = 0; i<11; i++){
 8001de0:	2300      	movs	r3, #0
 8001de2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001de6:	e044      	b.n	8001e72 <main+0x526>
	  			  acionar_motor(1, i*10);
 8001de8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001dec:	4613      	mov	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	ee07 3a90 	vmov	s15, r3
 8001df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff fc99 	bl	8001738 <acionar_motor>
	  			  acionar_motor(2, i*10);
 8001e06:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	ee07 3a90 	vmov	s15, r3
 8001e16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1e:	2002      	movs	r0, #2
 8001e20:	f7ff fc8a 	bl	8001738 <acionar_motor>
	  			  acionar_motor(3, i*10);
 8001e24:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	ee07 3a90 	vmov	s15, r3
 8001e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e38:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3c:	2003      	movs	r0, #3
 8001e3e:	f7ff fc7b 	bl	8001738 <acionar_motor>
	  			  acionar_motor(4, i*10);
 8001e42:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	ee07 3a90 	vmov	s15, r3
 8001e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e56:	eeb0 0a67 	vmov.f32	s0, s15
 8001e5a:	2004      	movs	r0, #4
 8001e5c:	f7ff fc6c 	bl	8001738 <acionar_motor>
	  			  HAL_Delay(2000);
 8001e60:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e64:	f000 ff40 	bl	8002ce8 <HAL_Delay>
	  		  for(int i = 0; i<11; i++){
 8001e68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001e72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001e76:	2b0a      	cmp	r3, #10
 8001e78:	ddb6      	ble.n	8001de8 <main+0x49c>
	  		  }
	  		  continue;
 8001e7a:	e074      	b.n	8001f66 <main+0x61a>
	  	  }

	  float duty_cycle[4];
	  for (int i = 0; i < 4; i++) {
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001e82:	e050      	b.n	8001f26 <main+0x5da>
	      duty_cycle[i] = 100*((1 / Rr) * (J[i][0] * vx + J[i][1] * vy + J[i][2] * vang))/Velocidade_maxima_motor;
 8001e84:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001e88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e90:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	33a8      	adds	r3, #168	@ 0xa8
 8001e9e:	443b      	add	r3, r7
 8001ea0:	3b98      	subs	r3, #152	@ 0x98
 8001ea2:	edd3 6a00 	vldr	s13, [r3]
 8001ea6:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <main+0x634>)
 8001ea8:	edd3 7a00 	vldr	s15, [r3]
 8001eac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001eb0:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	33a8      	adds	r3, #168	@ 0xa8
 8001ebe:	443b      	add	r3, r7
 8001ec0:	3b94      	subs	r3, #148	@ 0x94
 8001ec2:	ed93 6a00 	vldr	s12, [r3]
 8001ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f84 <main+0x638>)
 8001ec8:	edd3 7a00 	vldr	s15, [r3]
 8001ecc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ed0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ed4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001ed8:	4613      	mov	r3, r2
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	4413      	add	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	33a8      	adds	r3, #168	@ 0xa8
 8001ee2:	443b      	add	r3, r7
 8001ee4:	3b90      	subs	r3, #144	@ 0x90
 8001ee6:	ed93 6a00 	vldr	s12, [r3]
 8001eea:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <main+0x63c>)
 8001eec:	edd3 7a00 	vldr	s15, [r3]
 8001ef0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ef4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001efc:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001f8c <main+0x640>
 8001f00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f04:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001f90 <main+0x644>
 8001f08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	33a8      	adds	r3, #168	@ 0xa8
 8001f14:	443b      	add	r3, r7
 8001f16:	3ba8      	subs	r3, #168	@ 0xa8
 8001f18:	edc3 7a00 	vstr	s15, [r3]
	  for (int i = 0; i < 4; i++) {
 8001f1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f20:	3301      	adds	r3, #1
 8001f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001f26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	ddaa      	ble.n	8001e84 <main+0x538>
	  }
	  acionar_motor(1, duty_cycle[0]);
 8001f2e:	edd7 7a00 	vldr	s15, [r7]
 8001f32:	eeb0 0a67 	vmov.f32	s0, s15
 8001f36:	2001      	movs	r0, #1
 8001f38:	f7ff fbfe 	bl	8001738 <acionar_motor>
	  acionar_motor(2, duty_cycle[1]);
 8001f3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f40:	eeb0 0a67 	vmov.f32	s0, s15
 8001f44:	2002      	movs	r0, #2
 8001f46:	f7ff fbf7 	bl	8001738 <acionar_motor>
	  acionar_motor(3, duty_cycle[2]);
 8001f4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f52:	2003      	movs	r0, #3
 8001f54:	f7ff fbf0 	bl	8001738 <acionar_motor>
	  acionar_motor(4, duty_cycle[3]);
 8001f58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f60:	2004      	movs	r0, #4
 8001f62:	f7ff fbe9 	bl	8001738 <acionar_motor>
  {
 8001f66:	e634      	b.n	8001bd2 <main+0x286>
 8001f68:	20000204 	.word	0x20000204
 8001f6c:	20000205 	.word	0x20000205
 8001f70:	40020800 	.word	0x40020800
 8001f74:	42480000 	.word	0x42480000
 8001f78:	00000000 	.word	0x00000000
 8001f7c:	c2480000 	.word	0xc2480000
 8001f80:	200001f8 	.word	0x200001f8
 8001f84:	200001fc 	.word	0x200001fc
 8001f88:	20000200 	.word	0x20000200
 8001f8c:	42c80000 	.word	0x42c80000
 8001f90:	41ea927e 	.word	0x41ea927e

08001f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b094      	sub	sp, #80	@ 0x50
 8001f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	2230      	movs	r2, #48	@ 0x30
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f004 fd49 	bl	8006a3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa8:	f107 030c 	add.w	r3, r7, #12
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	4b27      	ldr	r3, [pc, #156]	@ (800205c <SystemClock_Config+0xc8>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	4a26      	ldr	r2, [pc, #152]	@ (800205c <SystemClock_Config+0xc8>)
 8001fc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc8:	4b24      	ldr	r3, [pc, #144]	@ (800205c <SystemClock_Config+0xc8>)
 8001fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	607b      	str	r3, [r7, #4]
 8001fd8:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a20      	ldr	r2, [pc, #128]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	4b1e      	ldr	r3, [pc, #120]	@ (8002060 <SystemClock_Config+0xcc>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001fec:	607b      	str	r3, [r7, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ff8:	2310      	movs	r3, #16
 8001ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002000:	2300      	movs	r3, #0
 8002002:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002004:	2308      	movs	r3, #8
 8002006:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002008:	2350      	movs	r3, #80	@ 0x50
 800200a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800200c:	2302      	movs	r3, #2
 800200e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002010:	2304      	movs	r3, #4
 8002012:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002014:	f107 0320 	add.w	r3, r7, #32
 8002018:	4618      	mov	r0, r3
 800201a:	f001 fa7d 	bl	8003518 <HAL_RCC_OscConfig>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002024:	f000 faa6 	bl	8002574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002028:	230f      	movs	r3, #15
 800202a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800202c:	2302      	movs	r3, #2
 800202e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002038:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800203e:	f107 030c 	add.w	r3, r7, #12
 8002042:	2102      	movs	r1, #2
 8002044:	4618      	mov	r0, r3
 8002046:	f001 fcdf 	bl	8003a08 <HAL_RCC_ClockConfig>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002050:	f000 fa90 	bl	8002574 <Error_Handler>
  }
}
 8002054:	bf00      	nop
 8002056:	3750      	adds	r7, #80	@ 0x50
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40023800 	.word	0x40023800
 8002060:	40007000 	.word	0x40007000

08002064 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002068:	4b12      	ldr	r3, [pc, #72]	@ (80020b4 <MX_I2C1_Init+0x50>)
 800206a:	4a13      	ldr	r2, [pc, #76]	@ (80020b8 <MX_I2C1_Init+0x54>)
 800206c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <MX_I2C1_Init+0x50>)
 8002070:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <MX_I2C1_Init+0x58>)
 8002072:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002074:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <MX_I2C1_Init+0x50>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800207a:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <MX_I2C1_Init+0x50>)
 800207c:	2200      	movs	r2, #0
 800207e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <MX_I2C1_Init+0x50>)
 8002082:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002086:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002088:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <MX_I2C1_Init+0x50>)
 800208a:	2200      	movs	r2, #0
 800208c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800208e:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <MX_I2C1_Init+0x50>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002094:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <MX_I2C1_Init+0x50>)
 8002096:	2200      	movs	r2, #0
 8002098:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <MX_I2C1_Init+0x50>)
 800209c:	2200      	movs	r2, #0
 800209e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020a0:	4804      	ldr	r0, [pc, #16]	@ (80020b4 <MX_I2C1_Init+0x50>)
 80020a2:	f001 f8f5 	bl	8003290 <HAL_I2C_Init>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020ac:	f000 fa62 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000208 	.word	0x20000208
 80020b8:	40005400 	.word	0x40005400
 80020bc:	000186a0 	.word	0x000186a0

080020c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020c4:	4b17      	ldr	r3, [pc, #92]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020c6:	4a18      	ldr	r2, [pc, #96]	@ (8002128 <MX_SPI1_Init+0x68>)
 80020c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020ca:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020d2:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020d8:	4b12      	ldr	r3, [pc, #72]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020de:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80020f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020f4:	2218      	movs	r2, #24
 80020f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <MX_SPI1_Init+0x64>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020fe:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <MX_SPI1_Init+0x64>)
 8002100:	2200      	movs	r2, #0
 8002102:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002104:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <MX_SPI1_Init+0x64>)
 8002106:	2200      	movs	r2, #0
 8002108:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800210a:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <MX_SPI1_Init+0x64>)
 800210c:	220a      	movs	r2, #10
 800210e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002110:	4804      	ldr	r0, [pc, #16]	@ (8002124 <MX_SPI1_Init+0x64>)
 8002112:	f001 fe59 	bl	8003dc8 <HAL_SPI_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800211c:	f000 fa2a 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}
 8002124:	2000025c 	.word	0x2000025c
 8002128:	40013000 	.word	0x40013000

0800212c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b092      	sub	sp, #72	@ 0x48
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002132:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800213c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
 800214c:	615a      	str	r2, [r3, #20]
 800214e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002150:	1d3b      	adds	r3, r7, #4
 8002152:	2220      	movs	r2, #32
 8002154:	2100      	movs	r1, #0
 8002156:	4618      	mov	r0, r3
 8002158:	f004 fc6f 	bl	8006a3a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800215c:	4b33      	ldr	r3, [pc, #204]	@ (800222c <MX_TIM1_Init+0x100>)
 800215e:	4a34      	ldr	r2, [pc, #208]	@ (8002230 <MX_TIM1_Init+0x104>)
 8002160:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002162:	4b32      	ldr	r3, [pc, #200]	@ (800222c <MX_TIM1_Init+0x100>)
 8002164:	2200      	movs	r2, #0
 8002166:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b30      	ldr	r3, [pc, #192]	@ (800222c <MX_TIM1_Init+0x100>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800216e:	4b2f      	ldr	r3, [pc, #188]	@ (800222c <MX_TIM1_Init+0x100>)
 8002170:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002174:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002176:	4b2d      	ldr	r3, [pc, #180]	@ (800222c <MX_TIM1_Init+0x100>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800217c:	4b2b      	ldr	r3, [pc, #172]	@ (800222c <MX_TIM1_Init+0x100>)
 800217e:	2200      	movs	r2, #0
 8002180:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002182:	4b2a      	ldr	r3, [pc, #168]	@ (800222c <MX_TIM1_Init+0x100>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002188:	4828      	ldr	r0, [pc, #160]	@ (800222c <MX_TIM1_Init+0x100>)
 800218a:	f002 fc3e 	bl	8004a0a <HAL_TIM_PWM_Init>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002194:	f000 f9ee 	bl	8002574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002198:	2300      	movs	r3, #0
 800219a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800219c:	2300      	movs	r3, #0
 800219e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021a0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80021a4:	4619      	mov	r1, r3
 80021a6:	4821      	ldr	r0, [pc, #132]	@ (800222c <MX_TIM1_Init+0x100>)
 80021a8:	f003 f940 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80021b2:	f000 f9df 	bl	8002574 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021b6:	2360      	movs	r3, #96	@ 0x60
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021be:	2300      	movs	r3, #0
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021c2:	2300      	movs	r3, #0
 80021c4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021c6:	2300      	movs	r3, #0
 80021c8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021ca:	2300      	movs	r3, #0
 80021cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d6:	2200      	movs	r2, #0
 80021d8:	4619      	mov	r1, r3
 80021da:	4814      	ldr	r0, [pc, #80]	@ (800222c <MX_TIM1_Init+0x100>)
 80021dc:	f002 fe04 	bl	8004de8 <HAL_TIM_PWM_ConfigChannel>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80021e6:	f000 f9c5 	bl	8002574 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021ea:	2300      	movs	r3, #0
 80021ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002202:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002204:	2300      	movs	r3, #0
 8002206:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002208:	1d3b      	adds	r3, r7, #4
 800220a:	4619      	mov	r1, r3
 800220c:	4807      	ldr	r0, [pc, #28]	@ (800222c <MX_TIM1_Init+0x100>)
 800220e:	f003 f97b 	bl	8005508 <HAL_TIMEx_ConfigBreakDeadTime>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002218:	f000 f9ac 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800221c:	4803      	ldr	r0, [pc, #12]	@ (800222c <MX_TIM1_Init+0x100>)
 800221e:	f000 fae1 	bl	80027e4 <HAL_TIM_MspPostInit>

}
 8002222:	bf00      	nop
 8002224:	3748      	adds	r7, #72	@ 0x48
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200002b4 	.word	0x200002b4
 8002230:	40010000 	.word	0x40010000

08002234 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800223a:	f107 0320 	add.w	r3, r7, #32
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002244:	1d3b      	adds	r3, r7, #4
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	609a      	str	r2, [r3, #8]
 800224e:	60da      	str	r2, [r3, #12]
 8002250:	611a      	str	r2, [r3, #16]
 8002252:	615a      	str	r2, [r3, #20]
 8002254:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002256:	4b22      	ldr	r3, [pc, #136]	@ (80022e0 <MX_TIM2_Init+0xac>)
 8002258:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800225c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800225e:	4b20      	ldr	r3, [pc, #128]	@ (80022e0 <MX_TIM2_Init+0xac>)
 8002260:	2200      	movs	r2, #0
 8002262:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002264:	4b1e      	ldr	r3, [pc, #120]	@ (80022e0 <MX_TIM2_Init+0xac>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800226a:	4b1d      	ldr	r3, [pc, #116]	@ (80022e0 <MX_TIM2_Init+0xac>)
 800226c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002270:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <MX_TIM2_Init+0xac>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002278:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <MX_TIM2_Init+0xac>)
 800227a:	2200      	movs	r2, #0
 800227c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800227e:	4818      	ldr	r0, [pc, #96]	@ (80022e0 <MX_TIM2_Init+0xac>)
 8002280:	f002 fbc3 	bl	8004a0a <HAL_TIM_PWM_Init>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800228a:	f000 f973 	bl	8002574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800228e:	2300      	movs	r3, #0
 8002290:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002292:	2300      	movs	r3, #0
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002296:	f107 0320 	add.w	r3, r7, #32
 800229a:	4619      	mov	r1, r3
 800229c:	4810      	ldr	r0, [pc, #64]	@ (80022e0 <MX_TIM2_Init+0xac>)
 800229e:	f003 f8c5 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80022a8:	f000 f964 	bl	8002574 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022ac:	2360      	movs	r3, #96	@ 0x60
 80022ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022bc:	1d3b      	adds	r3, r7, #4
 80022be:	2200      	movs	r2, #0
 80022c0:	4619      	mov	r1, r3
 80022c2:	4807      	ldr	r0, [pc, #28]	@ (80022e0 <MX_TIM2_Init+0xac>)
 80022c4:	f002 fd90 	bl	8004de8 <HAL_TIM_PWM_ConfigChannel>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80022ce:	f000 f951 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80022d2:	4803      	ldr	r0, [pc, #12]	@ (80022e0 <MX_TIM2_Init+0xac>)
 80022d4:	f000 fa86 	bl	80027e4 <HAL_TIM_MspPostInit>

}
 80022d8:	bf00      	nop
 80022da:	3728      	adds	r7, #40	@ 0x28
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	200002fc 	.word	0x200002fc

080022e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08a      	sub	sp, #40	@ 0x28
 80022e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ea:	f107 0320 	add.w	r3, r7, #32
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022f4:	1d3b      	adds	r3, r7, #4
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
 80022fe:	60da      	str	r2, [r3, #12]
 8002300:	611a      	str	r2, [r3, #16]
 8002302:	615a      	str	r2, [r3, #20]
 8002304:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002306:	4b27      	ldr	r3, [pc, #156]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002308:	4a27      	ldr	r2, [pc, #156]	@ (80023a8 <MX_TIM3_Init+0xc4>)
 800230a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800230c:	4b25      	ldr	r3, [pc, #148]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 800230e:	2200      	movs	r2, #0
 8002310:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002312:	4b24      	ldr	r3, [pc, #144]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002318:	4b22      	ldr	r3, [pc, #136]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 800231a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800231e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002320:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002322:	2200      	movs	r2, #0
 8002324:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002326:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800232c:	481d      	ldr	r0, [pc, #116]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 800232e:	f002 fb6c 	bl	8004a0a <HAL_TIM_PWM_Init>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002338:	f000 f91c 	bl	8002574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002344:	f107 0320 	add.w	r3, r7, #32
 8002348:	4619      	mov	r1, r3
 800234a:	4816      	ldr	r0, [pc, #88]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 800234c:	f003 f86e 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002356:	f000 f90d 	bl	8002574 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800235a:	2360      	movs	r3, #96	@ 0x60
 800235c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002366:	2300      	movs	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	2200      	movs	r2, #0
 800236e:	4619      	mov	r1, r3
 8002370:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002372:	f002 fd39 	bl	8004de8 <HAL_TIM_PWM_ConfigChannel>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800237c:	f000 f8fa 	bl	8002574 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	2204      	movs	r2, #4
 8002384:	4619      	mov	r1, r3
 8002386:	4807      	ldr	r0, [pc, #28]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002388:	f002 fd2e 	bl	8004de8 <HAL_TIM_PWM_ConfigChannel>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002392:	f000 f8ef 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002396:	4803      	ldr	r0, [pc, #12]	@ (80023a4 <MX_TIM3_Init+0xc0>)
 8002398:	f000 fa24 	bl	80027e4 <HAL_TIM_MspPostInit>

}
 800239c:	bf00      	nop
 800239e:	3728      	adds	r7, #40	@ 0x28
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000344 	.word	0x20000344
 80023a8:	40000400 	.word	0x40000400

080023ac <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80023b0:	4b12      	ldr	r3, [pc, #72]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023b2:	4a13      	ldr	r2, [pc, #76]	@ (8002400 <MX_TIM11_Init+0x54>)
 80023b4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 8399;
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023b8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80023bc:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023be:	4b0f      	ldr	r3, [pc, #60]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1999;
 80023c4:	4b0d      	ldr	r3, [pc, #52]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023c6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80023ca:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80023d8:	4808      	ldr	r0, [pc, #32]	@ (80023fc <MX_TIM11_Init+0x50>)
 80023da:	f002 fac7 	bl	800496c <HAL_TIM_Base_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 80023e4:	f000 f8c6 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80023e8:	2200      	movs	r2, #0
 80023ea:	2100      	movs	r1, #0
 80023ec:	201a      	movs	r0, #26
 80023ee:	f000 fd7a 	bl	8002ee6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80023f2:	201a      	movs	r0, #26
 80023f4:	f000 fd93 	bl	8002f1e <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM11_Init 2 */

}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	2000038c 	.word	0x2000038c
 8002400:	40014800 	.word	0x40014800

08002404 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <MX_USART2_UART_Init+0x50>)
 800240c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 8002410:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002414:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800241c:	4b0c      	ldr	r3, [pc, #48]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002428:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 800242a:	220c      	movs	r2, #12
 800242c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242e:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002434:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800243a:	4805      	ldr	r0, [pc, #20]	@ (8002450 <MX_USART2_UART_Init+0x4c>)
 800243c:	f003 f8ca 	bl	80055d4 <HAL_UART_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002446:	f000 f895 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800244a:	bf00      	nop
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	200003d4 	.word	0x200003d4
 8002454:	40004400 	.word	0x40004400

08002458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	@ 0x28
 800245c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
 800246c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b3c      	ldr	r3, [pc, #240]	@ (8002564 <MX_GPIO_Init+0x10c>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	4a3b      	ldr	r2, [pc, #236]	@ (8002564 <MX_GPIO_Init+0x10c>)
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	6313      	str	r3, [r2, #48]	@ 0x30
 800247e:	4b39      	ldr	r3, [pc, #228]	@ (8002564 <MX_GPIO_Init+0x10c>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	f003 0304 	and.w	r3, r3, #4
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	4b35      	ldr	r3, [pc, #212]	@ (8002564 <MX_GPIO_Init+0x10c>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a34      	ldr	r2, [pc, #208]	@ (8002564 <MX_GPIO_Init+0x10c>)
 8002494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b32      	ldr	r3, [pc, #200]	@ (8002564 <MX_GPIO_Init+0x10c>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	4b27      	ldr	r3, [pc, #156]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a26      	ldr	r2, [pc, #152]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b24      	ldr	r3, [pc, #144]	@ (8002564 <MX_GPIO_Init+0x10c>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_AZUL_GPIO_Port, LED_AZUL_Pin, GPIO_PIN_RESET);
 80024de:	2200      	movs	r2, #0
 80024e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024e4:	4820      	ldr	r0, [pc, #128]	@ (8002568 <MX_GPIO_Init+0x110>)
 80024e6:	f000 feb9 	bl	800325c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENTIDO0_MOTOR3_Pin|SENTIDO1_MOTOR3_Pin|SENTIDO0_MOTOR4_Pin|SENTIDO1_MOTOR4_Pin
 80024ea:	2200      	movs	r2, #0
 80024ec:	f240 41c7 	movw	r1, #1223	@ 0x4c7
 80024f0:	481e      	ldr	r0, [pc, #120]	@ (800256c <MX_GPIO_Init+0x114>)
 80024f2:	f000 feb3 	bl	800325c <HAL_GPIO_WritePin>
                          |CE_Pin|CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENTIDO0_MOTOR1_Pin|SENTIDO1_MOTOR1_Pin|SENTIDO0_MOTOR2_Pin|SENTIDO1_MOTOR2_Pin, GPIO_PIN_RESET);
 80024f6:	2200      	movs	r2, #0
 80024f8:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 80024fc:	481c      	ldr	r0, [pc, #112]	@ (8002570 <MX_GPIO_Init+0x118>)
 80024fe:	f000 fead 	bl	800325c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_AZUL_Pin */
  GPIO_InitStruct.Pin = LED_AZUL_Pin;
 8002502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002508:	2301      	movs	r3, #1
 800250a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	2300      	movs	r3, #0
 8002512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_AZUL_GPIO_Port, &GPIO_InitStruct);
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	4619      	mov	r1, r3
 800251a:	4813      	ldr	r0, [pc, #76]	@ (8002568 <MX_GPIO_Init+0x110>)
 800251c:	f000 fd1a 	bl	8002f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENTIDO0_MOTOR3_Pin SENTIDO1_MOTOR3_Pin SENTIDO0_MOTOR4_Pin SENTIDO1_MOTOR4_Pin
                           CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = SENTIDO0_MOTOR3_Pin|SENTIDO1_MOTOR3_Pin|SENTIDO0_MOTOR4_Pin|SENTIDO1_MOTOR4_Pin
 8002520:	f240 43c7 	movw	r3, #1223	@ 0x4c7
 8002524:	617b      	str	r3, [r7, #20]
                          |CE_Pin|CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002526:	2301      	movs	r3, #1
 8002528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252e:	2300      	movs	r3, #0
 8002530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	480c      	ldr	r0, [pc, #48]	@ (800256c <MX_GPIO_Init+0x114>)
 800253a:	f000 fd0b 	bl	8002f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENTIDO0_MOTOR1_Pin SENTIDO1_MOTOR1_Pin SENTIDO0_MOTOR2_Pin SENTIDO1_MOTOR2_Pin */
  GPIO_InitStruct.Pin = SENTIDO0_MOTOR1_Pin|SENTIDO1_MOTOR1_Pin|SENTIDO0_MOTOR2_Pin|SENTIDO1_MOTOR2_Pin;
 800253e:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002544:	2301      	movs	r3, #1
 8002546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4619      	mov	r1, r3
 8002556:	4806      	ldr	r0, [pc, #24]	@ (8002570 <MX_GPIO_Init+0x118>)
 8002558:	f000 fcfc 	bl	8002f54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800255c:	bf00      	nop
 800255e:	3728      	adds	r7, #40	@ 0x28
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40023800 	.word	0x40023800
 8002568:	40020800 	.word	0x40020800
 800256c:	40020400 	.word	0x40020400
 8002570:	40020000 	.word	0x40020000

08002574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002578:	b672      	cpsid	i
}
 800257a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800257c:	bf00      	nop
 800257e:	e7fd      	b.n	800257c <Error_Handler+0x8>

08002580 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	607b      	str	r3, [r7, #4]
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <HAL_MspInit+0x4c>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258e:	4a0f      	ldr	r2, [pc, #60]	@ (80025cc <HAL_MspInit+0x4c>)
 8002590:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002594:	6453      	str	r3, [r2, #68]	@ 0x44
 8002596:	4b0d      	ldr	r3, [pc, #52]	@ (80025cc <HAL_MspInit+0x4c>)
 8002598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800259e:	607b      	str	r3, [r7, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	603b      	str	r3, [r7, #0]
 80025a6:	4b09      	ldr	r3, [pc, #36]	@ (80025cc <HAL_MspInit+0x4c>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	4a08      	ldr	r2, [pc, #32]	@ (80025cc <HAL_MspInit+0x4c>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_MspInit+0x4c>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ba:	603b      	str	r3, [r7, #0]
 80025bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	40023800 	.word	0x40023800

080025d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	@ 0x28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a19      	ldr	r2, [pc, #100]	@ (8002654 <HAL_I2C_MspInit+0x84>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d12c      	bne.n	800264c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	4a17      	ldr	r2, [pc, #92]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	6313      	str	r3, [r2, #48]	@ 0x30
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800260e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002614:	2312      	movs	r3, #18
 8002616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261c:	2303      	movs	r3, #3
 800261e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002620:	2304      	movs	r3, #4
 8002622:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	4619      	mov	r1, r3
 800262a:	480c      	ldr	r0, [pc, #48]	@ (800265c <HAL_I2C_MspInit+0x8c>)
 800262c:	f000 fc92 	bl	8002f54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002630:	2300      	movs	r3, #0
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	4b08      	ldr	r3, [pc, #32]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002638:	4a07      	ldr	r2, [pc, #28]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 800263a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800263e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002640:	4b05      	ldr	r3, [pc, #20]	@ (8002658 <HAL_I2C_MspInit+0x88>)
 8002642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	@ 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40005400 	.word	0x40005400
 8002658:	40023800 	.word	0x40023800
 800265c:	40020400 	.word	0x40020400

08002660 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	@ 0x28
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a19      	ldr	r2, [pc, #100]	@ (80026e4 <HAL_SPI_MspInit+0x84>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d12b      	bne.n	80026da <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268a:	4a17      	ldr	r2, [pc, #92]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 800268c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002690:	6453      	str	r3, [r2, #68]	@ 0x44
 8002692:	4b15      	ldr	r3, [pc, #84]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a10      	ldr	r2, [pc, #64]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ae:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <HAL_SPI_MspInit+0x88>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80026ba:	23e0      	movs	r3, #224	@ 0xe0
 80026bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026be:	2302      	movs	r3, #2
 80026c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026ca:	2305      	movs	r3, #5
 80026cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ce:	f107 0314 	add.w	r3, r7, #20
 80026d2:	4619      	mov	r1, r3
 80026d4:	4805      	ldr	r0, [pc, #20]	@ (80026ec <HAL_SPI_MspInit+0x8c>)
 80026d6:	f000 fc3d 	bl	8002f54 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80026da:	bf00      	nop
 80026dc:	3728      	adds	r7, #40	@ 0x28
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40013000 	.word	0x40013000
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40020000 	.word	0x40020000

080026f0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a22      	ldr	r2, [pc, #136]	@ (8002788 <HAL_TIM_PWM_MspInit+0x98>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d116      	bne.n	8002730 <HAL_TIM_PWM_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	4b21      	ldr	r3, [pc, #132]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270a:	4a20      	ldr	r2, [pc, #128]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	6453      	str	r3, [r2, #68]	@ 0x44
 8002712:	4b1e      	ldr	r3, [pc, #120]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	617b      	str	r3, [r7, #20]
 800271c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800271e:	2200      	movs	r2, #0
 8002720:	2100      	movs	r1, #0
 8002722:	201a      	movs	r0, #26
 8002724:	f000 fbdf 	bl	8002ee6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002728:	201a      	movs	r0, #26
 800272a:	f000 fbf8 	bl	8002f1e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800272e:	e026      	b.n	800277e <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002738:	d10e      	bne.n	8002758 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	4b13      	ldr	r3, [pc, #76]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a12      	ldr	r2, [pc, #72]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b10      	ldr	r3, [pc, #64]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]
}
 8002756:	e012      	b.n	800277e <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0c      	ldr	r2, [pc, #48]	@ (8002790 <HAL_TIM_PWM_MspInit+0xa0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d10d      	bne.n	800277e <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	4b09      	ldr	r3, [pc, #36]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	4a08      	ldr	r2, [pc, #32]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	6413      	str	r3, [r2, #64]	@ 0x40
 8002772:	4b06      	ldr	r3, [pc, #24]	@ (800278c <HAL_TIM_PWM_MspInit+0x9c>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
}
 800277e:	bf00      	nop
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40010000 	.word	0x40010000
 800278c:	40023800 	.word	0x40023800
 8002790:	40000400 	.word	0x40000400

08002794 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a0e      	ldr	r2, [pc, #56]	@ (80027dc <HAL_TIM_Base_MspInit+0x48>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d115      	bne.n	80027d2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <HAL_TIM_Base_MspInit+0x4c>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	4a0c      	ldr	r2, [pc, #48]	@ (80027e0 <HAL_TIM_Base_MspInit+0x4c>)
 80027b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b6:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <HAL_TIM_Base_MspInit+0x4c>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80027c2:	2200      	movs	r2, #0
 80027c4:	2100      	movs	r1, #0
 80027c6:	201a      	movs	r0, #26
 80027c8:	f000 fb8d 	bl	8002ee6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80027cc:	201a      	movs	r0, #26
 80027ce:	f000 fba6 	bl	8002f1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 80027d2:	bf00      	nop
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40014800 	.word	0x40014800
 80027e0:	40023800 	.word	0x40023800

080027e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08a      	sub	sp, #40	@ 0x28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
 80027fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a37      	ldr	r2, [pc, #220]	@ (80028e0 <HAL_TIM_MspPostInit+0xfc>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d11f      	bne.n	8002846 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
 800280a:	4b36      	ldr	r3, [pc, #216]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	4a35      	ldr	r2, [pc, #212]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6313      	str	r3, [r2, #48]	@ 0x30
 8002816:	4b33      	ldr	r3, [pc, #204]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_MOTOR1_Pin;
 8002822:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002828:	2302      	movs	r3, #2
 800282a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002830:	2300      	movs	r3, #0
 8002832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002834:	2301      	movs	r3, #1
 8002836:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MOTOR1_GPIO_Port, &GPIO_InitStruct);
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	4619      	mov	r1, r3
 800283e:	482a      	ldr	r0, [pc, #168]	@ (80028e8 <HAL_TIM_MspPostInit+0x104>)
 8002840:	f000 fb88 	bl	8002f54 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002844:	e047      	b.n	80028d6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284e:	d11f      	bne.n	8002890 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	4b23      	ldr	r3, [pc, #140]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	4a22      	ldr	r2, [pc, #136]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002860:	4b20      	ldr	r3, [pc, #128]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 8002862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_MOTOR2_Pin;
 800286c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	2302      	movs	r3, #2
 8002874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287a:	2300      	movs	r3, #0
 800287c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800287e:	2301      	movs	r3, #1
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MOTOR2_GPIO_Port, &GPIO_InitStruct);
 8002882:	f107 0314 	add.w	r3, r7, #20
 8002886:	4619      	mov	r1, r3
 8002888:	4817      	ldr	r0, [pc, #92]	@ (80028e8 <HAL_TIM_MspPostInit+0x104>)
 800288a:	f000 fb63 	bl	8002f54 <HAL_GPIO_Init>
}
 800288e:	e022      	b.n	80028d6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a15      	ldr	r2, [pc, #84]	@ (80028ec <HAL_TIM_MspPostInit+0x108>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d11d      	bne.n	80028d6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	4b11      	ldr	r3, [pc, #68]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a10      	ldr	r2, [pc, #64]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 80028a4:	f043 0302 	orr.w	r3, r3, #2
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b0e      	ldr	r3, [pc, #56]	@ (80028e4 <HAL_TIM_MspPostInit+0x100>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_MOTOR4_Pin|PWM_MOTOR3_Pin;
 80028b6:	2330      	movs	r3, #48	@ 0x30
 80028b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028c6:	2302      	movs	r3, #2
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	4619      	mov	r1, r3
 80028d0:	4807      	ldr	r0, [pc, #28]	@ (80028f0 <HAL_TIM_MspPostInit+0x10c>)
 80028d2:	f000 fb3f 	bl	8002f54 <HAL_GPIO_Init>
}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	@ 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40010000 	.word	0x40010000
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40020400 	.word	0x40020400

080028f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	@ 0x28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 0314 	add.w	r3, r7, #20
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a19      	ldr	r2, [pc, #100]	@ (8002978 <HAL_UART_MspInit+0x84>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d12b      	bne.n	800296e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	4b18      	ldr	r3, [pc, #96]	@ (800297c <HAL_UART_MspInit+0x88>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	4a17      	ldr	r2, [pc, #92]	@ (800297c <HAL_UART_MspInit+0x88>)
 8002920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002924:	6413      	str	r3, [r2, #64]	@ 0x40
 8002926:	4b15      	ldr	r3, [pc, #84]	@ (800297c <HAL_UART_MspInit+0x88>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	4b11      	ldr	r3, [pc, #68]	@ (800297c <HAL_UART_MspInit+0x88>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	4a10      	ldr	r2, [pc, #64]	@ (800297c <HAL_UART_MspInit+0x88>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6313      	str	r3, [r2, #48]	@ 0x30
 8002942:	4b0e      	ldr	r3, [pc, #56]	@ (800297c <HAL_UART_MspInit+0x88>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800294e:	230c      	movs	r3, #12
 8002950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002952:	2302      	movs	r3, #2
 8002954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295a:	2303      	movs	r3, #3
 800295c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800295e:	2307      	movs	r3, #7
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002962:	f107 0314 	add.w	r3, r7, #20
 8002966:	4619      	mov	r1, r3
 8002968:	4805      	ldr	r0, [pc, #20]	@ (8002980 <HAL_UART_MspInit+0x8c>)
 800296a:	f000 faf3 	bl	8002f54 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800296e:	bf00      	nop
 8002970:	3728      	adds	r7, #40	@ 0x28
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40004400 	.word	0x40004400
 800297c:	40023800 	.word	0x40023800
 8002980:	40020000 	.word	0x40020000

08002984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <NMI_Handler+0x4>

0800298c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002990:	bf00      	nop
 8002992:	e7fd      	b.n	8002990 <HardFault_Handler+0x4>

08002994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002998:	bf00      	nop
 800299a:	e7fd      	b.n	8002998 <MemManage_Handler+0x4>

0800299c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <BusFault_Handler+0x4>

080029a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <UsageFault_Handler+0x4>

080029ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029da:	f000 f965 	bl	8002ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029e8:	4803      	ldr	r0, [pc, #12]	@ (80029f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80029ea:	f002 f90d 	bl	8004c08 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80029ee:	4803      	ldr	r0, [pc, #12]	@ (80029fc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80029f0:	f002 f90a 	bl	8004c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200002b4 	.word	0x200002b4
 80029fc:	2000038c 	.word	0x2000038c

08002a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return 1;
 8002a04:	2301      	movs	r3, #1
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <_kill>:

int _kill(int pid, int sig)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a1a:	f004 f861 	bl	8006ae0 <__errno>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2216      	movs	r2, #22
 8002a22:	601a      	str	r2, [r3, #0]
  return -1;
 8002a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <_exit>:

void _exit (int status)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ffe7 	bl	8002a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a42:	bf00      	nop
 8002a44:	e7fd      	b.n	8002a42 <_exit+0x12>

08002a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b086      	sub	sp, #24
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
 8002a56:	e00a      	b.n	8002a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a58:	f3af 8000 	nop.w
 8002a5c:	4601      	mov	r1, r0
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	60ba      	str	r2, [r7, #8]
 8002a64:	b2ca      	uxtb	r2, r1
 8002a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	dbf0      	blt.n	8002a58 <_read+0x12>
  }

  return len;
 8002a76:	687b      	ldr	r3, [r7, #4]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	e009      	b.n	8002aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	1c5a      	adds	r2, r3, #1
 8002a96:	60ba      	str	r2, [r7, #8]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	dbf1      	blt.n	8002a92 <_write+0x12>
  }
  return len;
 8002aae:	687b      	ldr	r3, [r7, #4]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <_close>:

int _close(int file)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <_isatty>:

int _isatty(int file)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002af8:	2301      	movs	r3, #1
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b28:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <_sbrk+0x5c>)
 8002b2a:	4b15      	ldr	r3, [pc, #84]	@ (8002b80 <_sbrk+0x60>)
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b34:	4b13      	ldr	r3, [pc, #76]	@ (8002b84 <_sbrk+0x64>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d102      	bne.n	8002b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <_sbrk+0x64>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	@ (8002b88 <_sbrk+0x68>)
 8002b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b42:	4b10      	ldr	r3, [pc, #64]	@ (8002b84 <_sbrk+0x64>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d207      	bcs.n	8002b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b50:	f003 ffc6 	bl	8006ae0 <__errno>
 8002b54:	4603      	mov	r3, r0
 8002b56:	220c      	movs	r2, #12
 8002b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b5e:	e009      	b.n	8002b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b60:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <_sbrk+0x64>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b66:	4b07      	ldr	r3, [pc, #28]	@ (8002b84 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <_sbrk+0x64>)
 8002b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b72:	68fb      	ldr	r3, [r7, #12]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	20020000 	.word	0x20020000
 8002b80:	00000400 	.word	0x00000400
 8002b84:	2000041c 	.word	0x2000041c
 8002b88:	20000570 	.word	0x20000570

08002b8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b90:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <SystemInit+0x20>)
 8002b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b96:	4a05      	ldr	r2, [pc, #20]	@ (8002bac <SystemInit+0x20>)
 8002b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	e000ed00 	.word	0xe000ed00

08002bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002be8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bb4:	f7ff ffea 	bl	8002b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bb8:	480c      	ldr	r0, [pc, #48]	@ (8002bec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bba:	490d      	ldr	r1, [pc, #52]	@ (8002bf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc0:	e002      	b.n	8002bc8 <LoopCopyDataInit>

08002bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc6:	3304      	adds	r3, #4

08002bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bcc:	d3f9      	bcc.n	8002bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002bfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd4:	e001      	b.n	8002bda <LoopFillZerobss>

08002bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd8:	3204      	adds	r2, #4

08002bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bdc:	d3fb      	bcc.n	8002bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bde:	f003 ff85 	bl	8006aec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002be2:	f7fe feb3 	bl	800194c <main>
  bx  lr    
 8002be6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002be8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002bf4:	0800a288 	.word	0x0800a288
  ldr r2, =_sbss
 8002bf8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002bfc:	20000570 	.word	0x20000570

08002c00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c00:	e7fe      	b.n	8002c00 <ADC_IRQHandler>
	...

08002c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c08:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <HAL_Init+0x40>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c44 <HAL_Init+0x40>)
 8002c0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c14:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <HAL_Init+0x40>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0a      	ldr	r2, [pc, #40]	@ (8002c44 <HAL_Init+0x40>)
 8002c1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c20:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <HAL_Init+0x40>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a07      	ldr	r2, [pc, #28]	@ (8002c44 <HAL_Init+0x40>)
 8002c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c2c:	2003      	movs	r0, #3
 8002c2e:	f000 f94f 	bl	8002ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c32:	200f      	movs	r0, #15
 8002c34:	f000 f808 	bl	8002c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c38:	f7ff fca2 	bl	8002580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023c00 	.word	0x40023c00

08002c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c50:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <HAL_InitTick+0x54>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <HAL_InitTick+0x58>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 f967 	bl	8002f3a <HAL_SYSTICK_Config>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e00e      	b.n	8002c94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b0f      	cmp	r3, #15
 8002c7a:	d80a      	bhi.n	8002c92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c84:	f000 f92f 	bl	8002ee6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c88:	4a06      	ldr	r2, [pc, #24]	@ (8002ca4 <HAL_InitTick+0x5c>)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	e000      	b.n	8002c94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20000008 	.word	0x20000008
 8002ca0:	20000010 	.word	0x20000010
 8002ca4:	2000000c 	.word	0x2000000c

08002ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cac:	4b06      	ldr	r3, [pc, #24]	@ (8002cc8 <HAL_IncTick+0x20>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <HAL_IncTick+0x24>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	4a04      	ldr	r2, [pc, #16]	@ (8002ccc <HAL_IncTick+0x24>)
 8002cba:	6013      	str	r3, [r2, #0]
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	20000010 	.word	0x20000010
 8002ccc:	20000420 	.word	0x20000420

08002cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd4:	4b03      	ldr	r3, [pc, #12]	@ (8002ce4 <HAL_GetTick+0x14>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000420 	.word	0x20000420

08002ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf0:	f7ff ffee 	bl	8002cd0 <HAL_GetTick>
 8002cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d00:	d005      	beq.n	8002d0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d02:	4b0a      	ldr	r3, [pc, #40]	@ (8002d2c <HAL_Delay+0x44>)
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d0e:	bf00      	nop
 8002d10:	f7ff ffde 	bl	8002cd0 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d8f7      	bhi.n	8002d10 <HAL_Delay+0x28>
  {
  }
}
 8002d20:	bf00      	nop
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20000010 	.word	0x20000010

08002d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d40:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <__NVIC_SetPriorityGrouping+0x44>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d62:	4a04      	ldr	r2, [pc, #16]	@ (8002d74 <__NVIC_SetPriorityGrouping+0x44>)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	60d3      	str	r3, [r2, #12]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	e000ed00 	.word	0xe000ed00

08002d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d7c:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <__NVIC_GetPriorityGrouping+0x18>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	0a1b      	lsrs	r3, r3, #8
 8002d82:	f003 0307 	and.w	r3, r3, #7
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	db0b      	blt.n	8002dbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	f003 021f 	and.w	r2, r3, #31
 8002dac:	4907      	ldr	r1, [pc, #28]	@ (8002dcc <__NVIC_EnableIRQ+0x38>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	095b      	lsrs	r3, r3, #5
 8002db4:	2001      	movs	r0, #1
 8002db6:	fa00 f202 	lsl.w	r2, r0, r2
 8002dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	e000e100 	.word	0xe000e100

08002dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	db0a      	blt.n	8002dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	490c      	ldr	r1, [pc, #48]	@ (8002e1c <__NVIC_SetPriority+0x4c>)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	0112      	lsls	r2, r2, #4
 8002df0:	b2d2      	uxtb	r2, r2
 8002df2:	440b      	add	r3, r1
 8002df4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002df8:	e00a      	b.n	8002e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	4908      	ldr	r1, [pc, #32]	@ (8002e20 <__NVIC_SetPriority+0x50>)
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	3b04      	subs	r3, #4
 8002e08:	0112      	lsls	r2, r2, #4
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	761a      	strb	r2, [r3, #24]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	e000e100 	.word	0xe000e100
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b089      	sub	sp, #36	@ 0x24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f1c3 0307 	rsb	r3, r3, #7
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	bf28      	it	cs
 8002e42:	2304      	movcs	r3, #4
 8002e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	2b06      	cmp	r3, #6
 8002e4c:	d902      	bls.n	8002e54 <NVIC_EncodePriority+0x30>
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	3b03      	subs	r3, #3
 8002e52:	e000      	b.n	8002e56 <NVIC_EncodePriority+0x32>
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43da      	mvns	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	401a      	ands	r2, r3
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	fa01 f303 	lsl.w	r3, r1, r3
 8002e76:	43d9      	mvns	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	4313      	orrs	r3, r2
         );
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3724      	adds	r7, #36	@ 0x24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e9c:	d301      	bcc.n	8002ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e00f      	b.n	8002ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ecc <SysTick_Config+0x40>)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eaa:	210f      	movs	r1, #15
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002eb0:	f7ff ff8e 	bl	8002dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <SysTick_Config+0x40>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eba:	4b04      	ldr	r3, [pc, #16]	@ (8002ecc <SysTick_Config+0x40>)
 8002ebc:	2207      	movs	r2, #7
 8002ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	e000e010 	.word	0xe000e010

08002ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff ff29 	bl	8002d30 <__NVIC_SetPriorityGrouping>
}
 8002ede:	bf00      	nop
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b086      	sub	sp, #24
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	60b9      	str	r1, [r7, #8]
 8002ef0:	607a      	str	r2, [r7, #4]
 8002ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ef8:	f7ff ff3e 	bl	8002d78 <__NVIC_GetPriorityGrouping>
 8002efc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	68b9      	ldr	r1, [r7, #8]
 8002f02:	6978      	ldr	r0, [r7, #20]
 8002f04:	f7ff ff8e 	bl	8002e24 <NVIC_EncodePriority>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff ff5d 	bl	8002dd0 <__NVIC_SetPriority>
}
 8002f16:	bf00      	nop
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	4603      	mov	r3, r0
 8002f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7ff ff31 	bl	8002d94 <__NVIC_EnableIRQ>
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b082      	sub	sp, #8
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff ffa2 	bl	8002e8c <SysTick_Config>
 8002f48:	4603      	mov	r3, r0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	@ 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
 8002f6e:	e159      	b.n	8003224 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f70:	2201      	movs	r2, #1
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4013      	ands	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	f040 8148 	bne.w	800321e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d005      	beq.n	8002fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d130      	bne.n	8003008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fdc:	2201      	movs	r2, #1
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	091b      	lsrs	r3, r3, #4
 8002ff2:	f003 0201 	and.w	r2, r3, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b03      	cmp	r3, #3
 8003012:	d017      	beq.n	8003044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d123      	bne.n	8003098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	08da      	lsrs	r2, r3, #3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3208      	adds	r2, #8
 8003058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800305c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	220f      	movs	r2, #15
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	08da      	lsrs	r2, r3, #3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3208      	adds	r2, #8
 8003092:	69b9      	ldr	r1, [r7, #24]
 8003094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	2203      	movs	r2, #3
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 0203 	and.w	r2, r3, #3
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80a2 	beq.w	800321e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	4b57      	ldr	r3, [pc, #348]	@ (800323c <HAL_GPIO_Init+0x2e8>)
 80030e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e2:	4a56      	ldr	r2, [pc, #344]	@ (800323c <HAL_GPIO_Init+0x2e8>)
 80030e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ea:	4b54      	ldr	r3, [pc, #336]	@ (800323c <HAL_GPIO_Init+0x2e8>)
 80030ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030f6:	4a52      	ldr	r2, [pc, #328]	@ (8003240 <HAL_GPIO_Init+0x2ec>)
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	089b      	lsrs	r3, r3, #2
 80030fc:	3302      	adds	r3, #2
 80030fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f003 0303 	and.w	r3, r3, #3
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	220f      	movs	r2, #15
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43db      	mvns	r3, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4013      	ands	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a49      	ldr	r2, [pc, #292]	@ (8003244 <HAL_GPIO_Init+0x2f0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d019      	beq.n	8003156 <HAL_GPIO_Init+0x202>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a48      	ldr	r2, [pc, #288]	@ (8003248 <HAL_GPIO_Init+0x2f4>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d013      	beq.n	8003152 <HAL_GPIO_Init+0x1fe>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a47      	ldr	r2, [pc, #284]	@ (800324c <HAL_GPIO_Init+0x2f8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d00d      	beq.n	800314e <HAL_GPIO_Init+0x1fa>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a46      	ldr	r2, [pc, #280]	@ (8003250 <HAL_GPIO_Init+0x2fc>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d007      	beq.n	800314a <HAL_GPIO_Init+0x1f6>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a45      	ldr	r2, [pc, #276]	@ (8003254 <HAL_GPIO_Init+0x300>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d101      	bne.n	8003146 <HAL_GPIO_Init+0x1f2>
 8003142:	2304      	movs	r3, #4
 8003144:	e008      	b.n	8003158 <HAL_GPIO_Init+0x204>
 8003146:	2307      	movs	r3, #7
 8003148:	e006      	b.n	8003158 <HAL_GPIO_Init+0x204>
 800314a:	2303      	movs	r3, #3
 800314c:	e004      	b.n	8003158 <HAL_GPIO_Init+0x204>
 800314e:	2302      	movs	r3, #2
 8003150:	e002      	b.n	8003158 <HAL_GPIO_Init+0x204>
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <HAL_GPIO_Init+0x204>
 8003156:	2300      	movs	r3, #0
 8003158:	69fa      	ldr	r2, [r7, #28]
 800315a:	f002 0203 	and.w	r2, r2, #3
 800315e:	0092      	lsls	r2, r2, #2
 8003160:	4093      	lsls	r3, r2
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003168:	4935      	ldr	r1, [pc, #212]	@ (8003240 <HAL_GPIO_Init+0x2ec>)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	089b      	lsrs	r3, r3, #2
 800316e:	3302      	adds	r3, #2
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003176:	4b38      	ldr	r3, [pc, #224]	@ (8003258 <HAL_GPIO_Init+0x304>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	43db      	mvns	r3, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4013      	ands	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	4313      	orrs	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800319a:	4a2f      	ldr	r2, [pc, #188]	@ (8003258 <HAL_GPIO_Init+0x304>)
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003258 <HAL_GPIO_Init+0x304>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031c4:	4a24      	ldr	r2, [pc, #144]	@ (8003258 <HAL_GPIO_Init+0x304>)
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031ca:	4b23      	ldr	r3, [pc, #140]	@ (8003258 <HAL_GPIO_Init+0x304>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003258 <HAL_GPIO_Init+0x304>)
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031f4:	4b18      	ldr	r3, [pc, #96]	@ (8003258 <HAL_GPIO_Init+0x304>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	4013      	ands	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	4313      	orrs	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003218:	4a0f      	ldr	r2, [pc, #60]	@ (8003258 <HAL_GPIO_Init+0x304>)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	3301      	adds	r3, #1
 8003222:	61fb      	str	r3, [r7, #28]
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	2b0f      	cmp	r3, #15
 8003228:	f67f aea2 	bls.w	8002f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800322c:	bf00      	nop
 800322e:	bf00      	nop
 8003230:	3724      	adds	r7, #36	@ 0x24
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40023800 	.word	0x40023800
 8003240:	40013800 	.word	0x40013800
 8003244:	40020000 	.word	0x40020000
 8003248:	40020400 	.word	0x40020400
 800324c:	40020800 	.word	0x40020800
 8003250:	40020c00 	.word	0x40020c00
 8003254:	40021000 	.word	0x40021000
 8003258:	40013c00 	.word	0x40013c00

0800325c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	807b      	strh	r3, [r7, #2]
 8003268:	4613      	mov	r3, r2
 800326a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800326c:	787b      	ldrb	r3, [r7, #1]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003272:	887a      	ldrh	r2, [r7, #2]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003278:	e003      	b.n	8003282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800327a:	887b      	ldrh	r3, [r7, #2]
 800327c:	041a      	lsls	r2, r3, #16
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	619a      	str	r2, [r3, #24]
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e12b      	b.n	80034fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d106      	bne.n	80032bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff f98a 	bl	80025d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2224      	movs	r2, #36	@ 0x24
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032f4:	f000 fd40 	bl	8003d78 <HAL_RCC_GetPCLK1Freq>
 80032f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	4a81      	ldr	r2, [pc, #516]	@ (8003504 <HAL_I2C_Init+0x274>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d807      	bhi.n	8003314 <HAL_I2C_Init+0x84>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4a80      	ldr	r2, [pc, #512]	@ (8003508 <HAL_I2C_Init+0x278>)
 8003308:	4293      	cmp	r3, r2
 800330a:	bf94      	ite	ls
 800330c:	2301      	movls	r3, #1
 800330e:	2300      	movhi	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	e006      	b.n	8003322 <HAL_I2C_Init+0x92>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4a7d      	ldr	r2, [pc, #500]	@ (800350c <HAL_I2C_Init+0x27c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	bf94      	ite	ls
 800331c:	2301      	movls	r3, #1
 800331e:	2300      	movhi	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e0e7      	b.n	80034fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4a78      	ldr	r2, [pc, #480]	@ (8003510 <HAL_I2C_Init+0x280>)
 800332e:	fba2 2303 	umull	r2, r3, r2, r3
 8003332:	0c9b      	lsrs	r3, r3, #18
 8003334:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	4a6a      	ldr	r2, [pc, #424]	@ (8003504 <HAL_I2C_Init+0x274>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d802      	bhi.n	8003364 <HAL_I2C_Init+0xd4>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	3301      	adds	r3, #1
 8003362:	e009      	b.n	8003378 <HAL_I2C_Init+0xe8>
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800336a:	fb02 f303 	mul.w	r3, r2, r3
 800336e:	4a69      	ldr	r2, [pc, #420]	@ (8003514 <HAL_I2C_Init+0x284>)
 8003370:	fba2 2303 	umull	r2, r3, r2, r3
 8003374:	099b      	lsrs	r3, r3, #6
 8003376:	3301      	adds	r3, #1
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	6812      	ldr	r2, [r2, #0]
 800337c:	430b      	orrs	r3, r1
 800337e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800338a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	495c      	ldr	r1, [pc, #368]	@ (8003504 <HAL_I2C_Init+0x274>)
 8003394:	428b      	cmp	r3, r1
 8003396:	d819      	bhi.n	80033cc <HAL_I2C_Init+0x13c>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	1e59      	subs	r1, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80033a6:	1c59      	adds	r1, r3, #1
 80033a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033ac:	400b      	ands	r3, r1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <HAL_I2C_Init+0x138>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	1e59      	subs	r1, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80033c0:	3301      	adds	r3, #1
 80033c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c6:	e051      	b.n	800346c <HAL_I2C_Init+0x1dc>
 80033c8:	2304      	movs	r3, #4
 80033ca:	e04f      	b.n	800346c <HAL_I2C_Init+0x1dc>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d111      	bne.n	80033f8 <HAL_I2C_Init+0x168>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1e58      	subs	r0, r3, #1
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6859      	ldr	r1, [r3, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	440b      	add	r3, r1
 80033e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	bf0c      	ite	eq
 80033f0:	2301      	moveq	r3, #1
 80033f2:	2300      	movne	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	e012      	b.n	800341e <HAL_I2C_Init+0x18e>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1e58      	subs	r0, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	0099      	lsls	r1, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	fbb0 f3f3 	udiv	r3, r0, r3
 800340e:	3301      	adds	r3, #1
 8003410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_I2C_Init+0x196>
 8003422:	2301      	movs	r3, #1
 8003424:	e022      	b.n	800346c <HAL_I2C_Init+0x1dc>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10e      	bne.n	800344c <HAL_I2C_Init+0x1bc>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1e58      	subs	r0, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6859      	ldr	r1, [r3, #4]
 8003436:	460b      	mov	r3, r1
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	440b      	add	r3, r1
 800343c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003440:	3301      	adds	r3, #1
 8003442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003446:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800344a:	e00f      	b.n	800346c <HAL_I2C_Init+0x1dc>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	1e58      	subs	r0, r3, #1
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6859      	ldr	r1, [r3, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	0099      	lsls	r1, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003468:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	6809      	ldr	r1, [r1, #0]
 8003470:	4313      	orrs	r3, r2
 8003472:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	69da      	ldr	r2, [r3, #28]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800349a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6911      	ldr	r1, [r2, #16]
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	68d2      	ldr	r2, [r2, #12]
 80034a6:	4311      	orrs	r1, r2
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	430b      	orrs	r3, r1
 80034ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695a      	ldr	r2, [r3, #20]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	431a      	orrs	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 0201 	orr.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2220      	movs	r2, #32
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	000186a0 	.word	0x000186a0
 8003508:	001e847f 	.word	0x001e847f
 800350c:	003d08ff 	.word	0x003d08ff
 8003510:	431bde83 	.word	0x431bde83
 8003514:	10624dd3 	.word	0x10624dd3

08003518 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e267      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d075      	beq.n	8003622 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003536:	4b88      	ldr	r3, [pc, #544]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	2b04      	cmp	r3, #4
 8003540:	d00c      	beq.n	800355c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003542:	4b85      	ldr	r3, [pc, #532]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800354a:	2b08      	cmp	r3, #8
 800354c:	d112      	bne.n	8003574 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800354e:	4b82      	ldr	r3, [pc, #520]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003556:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800355a:	d10b      	bne.n	8003574 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	4b7e      	ldr	r3, [pc, #504]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d05b      	beq.n	8003620 <HAL_RCC_OscConfig+0x108>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d157      	bne.n	8003620 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e242      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800357c:	d106      	bne.n	800358c <HAL_RCC_OscConfig+0x74>
 800357e:	4b76      	ldr	r3, [pc, #472]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a75      	ldr	r2, [pc, #468]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	e01d      	b.n	80035c8 <HAL_RCC_OscConfig+0xb0>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003594:	d10c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x98>
 8003596:	4b70      	ldr	r3, [pc, #448]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a6f      	ldr	r2, [pc, #444]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800359c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a6c      	ldr	r2, [pc, #432]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	e00b      	b.n	80035c8 <HAL_RCC_OscConfig+0xb0>
 80035b0:	4b69      	ldr	r3, [pc, #420]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a68      	ldr	r2, [pc, #416]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035ba:	6013      	str	r3, [r2, #0]
 80035bc:	4b66      	ldr	r3, [pc, #408]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a65      	ldr	r2, [pc, #404]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d013      	beq.n	80035f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d0:	f7ff fb7e 	bl	8002cd0 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d8:	f7ff fb7a 	bl	8002cd0 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b64      	cmp	r3, #100	@ 0x64
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e207      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ea:	4b5b      	ldr	r3, [pc, #364]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCC_OscConfig+0xc0>
 80035f6:	e014      	b.n	8003622 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f8:	f7ff fb6a 	bl	8002cd0 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003600:	f7ff fb66 	bl	8002cd0 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b64      	cmp	r3, #100	@ 0x64
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e1f3      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003612:	4b51      	ldr	r3, [pc, #324]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f0      	bne.n	8003600 <HAL_RCC_OscConfig+0xe8>
 800361e:	e000      	b.n	8003622 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d063      	beq.n	80036f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800362e:	4b4a      	ldr	r3, [pc, #296]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 030c 	and.w	r3, r3, #12
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00b      	beq.n	8003652 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800363a:	4b47      	ldr	r3, [pc, #284]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003642:	2b08      	cmp	r3, #8
 8003644:	d11c      	bne.n	8003680 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003646:	4b44      	ldr	r3, [pc, #272]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d116      	bne.n	8003680 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003652:	4b41      	ldr	r3, [pc, #260]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d005      	beq.n	800366a <HAL_RCC_OscConfig+0x152>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d001      	beq.n	800366a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e1c7      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800366a:	4b3b      	ldr	r3, [pc, #236]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	4937      	ldr	r1, [pc, #220]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800367a:	4313      	orrs	r3, r2
 800367c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800367e:	e03a      	b.n	80036f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d020      	beq.n	80036ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003688:	4b34      	ldr	r3, [pc, #208]	@ (800375c <HAL_RCC_OscConfig+0x244>)
 800368a:	2201      	movs	r2, #1
 800368c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368e:	f7ff fb1f 	bl	8002cd0 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003696:	f7ff fb1b 	bl	8002cd0 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e1a8      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b4:	4b28      	ldr	r3, [pc, #160]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	4925      	ldr	r1, [pc, #148]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	600b      	str	r3, [r1, #0]
 80036c8:	e015      	b.n	80036f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036ca:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCC_OscConfig+0x244>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7ff fafe 	bl	8002cd0 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d8:	f7ff fafa 	bl	8002cd0 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e187      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d036      	beq.n	8003770 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d016      	beq.n	8003738 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800370a:	4b15      	ldr	r3, [pc, #84]	@ (8003760 <HAL_RCC_OscConfig+0x248>)
 800370c:	2201      	movs	r2, #1
 800370e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003710:	f7ff fade 	bl	8002cd0 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003718:	f7ff fada 	bl	8002cd0 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e167      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372a:	4b0b      	ldr	r3, [pc, #44]	@ (8003758 <HAL_RCC_OscConfig+0x240>)
 800372c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f0      	beq.n	8003718 <HAL_RCC_OscConfig+0x200>
 8003736:	e01b      	b.n	8003770 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003738:	4b09      	ldr	r3, [pc, #36]	@ (8003760 <HAL_RCC_OscConfig+0x248>)
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373e:	f7ff fac7 	bl	8002cd0 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003744:	e00e      	b.n	8003764 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003746:	f7ff fac3 	bl	8002cd0 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d907      	bls.n	8003764 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e150      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
 8003758:	40023800 	.word	0x40023800
 800375c:	42470000 	.word	0x42470000
 8003760:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003764:	4b88      	ldr	r3, [pc, #544]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1ea      	bne.n	8003746 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 8097 	beq.w	80038ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003782:	4b81      	ldr	r3, [pc, #516]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10f      	bne.n	80037ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	4b7d      	ldr	r3, [pc, #500]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003796:	4a7c      	ldr	r2, [pc, #496]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800379c:	6413      	str	r3, [r2, #64]	@ 0x40
 800379e:	4b7a      	ldr	r3, [pc, #488]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037aa:	2301      	movs	r3, #1
 80037ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ae:	4b77      	ldr	r3, [pc, #476]	@ (800398c <HAL_RCC_OscConfig+0x474>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d118      	bne.n	80037ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037ba:	4b74      	ldr	r3, [pc, #464]	@ (800398c <HAL_RCC_OscConfig+0x474>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a73      	ldr	r2, [pc, #460]	@ (800398c <HAL_RCC_OscConfig+0x474>)
 80037c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c6:	f7ff fa83 	bl	8002cd0 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ce:	f7ff fa7f 	bl	8002cd0 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e10c      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e0:	4b6a      	ldr	r3, [pc, #424]	@ (800398c <HAL_RCC_OscConfig+0x474>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0f0      	beq.n	80037ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d106      	bne.n	8003802 <HAL_RCC_OscConfig+0x2ea>
 80037f4:	4b64      	ldr	r3, [pc, #400]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80037f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f8:	4a63      	ldr	r2, [pc, #396]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003800:	e01c      	b.n	800383c <HAL_RCC_OscConfig+0x324>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	2b05      	cmp	r3, #5
 8003808:	d10c      	bne.n	8003824 <HAL_RCC_OscConfig+0x30c>
 800380a:	4b5f      	ldr	r3, [pc, #380]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 800380c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380e:	4a5e      	ldr	r2, [pc, #376]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003810:	f043 0304 	orr.w	r3, r3, #4
 8003814:	6713      	str	r3, [r2, #112]	@ 0x70
 8003816:	4b5c      	ldr	r3, [pc, #368]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800381a:	4a5b      	ldr	r2, [pc, #364]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	6713      	str	r3, [r2, #112]	@ 0x70
 8003822:	e00b      	b.n	800383c <HAL_RCC_OscConfig+0x324>
 8003824:	4b58      	ldr	r3, [pc, #352]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003828:	4a57      	ldr	r2, [pc, #348]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003830:	4b55      	ldr	r3, [pc, #340]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003834:	4a54      	ldr	r2, [pc, #336]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003836:	f023 0304 	bic.w	r3, r3, #4
 800383a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d015      	beq.n	8003870 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003844:	f7ff fa44 	bl	8002cd0 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800384a:	e00a      	b.n	8003862 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384c:	f7ff fa40 	bl	8002cd0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385a:	4293      	cmp	r3, r2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e0cb      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003862:	4b49      	ldr	r3, [pc, #292]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0ee      	beq.n	800384c <HAL_RCC_OscConfig+0x334>
 800386e:	e014      	b.n	800389a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003870:	f7ff fa2e 	bl	8002cd0 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003876:	e00a      	b.n	800388e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003878:	f7ff fa2a 	bl	8002cd0 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e0b5      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800388e:	4b3e      	ldr	r3, [pc, #248]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1ee      	bne.n	8003878 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800389a:	7dfb      	ldrb	r3, [r7, #23]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d105      	bne.n	80038ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a0:	4b39      	ldr	r3, [pc, #228]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80038a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a4:	4a38      	ldr	r2, [pc, #224]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80038a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 80a1 	beq.w	80039f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038b6:	4b34      	ldr	r3, [pc, #208]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	2b08      	cmp	r3, #8
 80038c0:	d05c      	beq.n	800397c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d141      	bne.n	800394e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ca:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <HAL_RCC_OscConfig+0x478>)
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7ff f9fe 	bl	8002cd0 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7ff f9fa 	bl	8002cd0 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e087      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ea:	4b27      	ldr	r3, [pc, #156]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1f0      	bne.n	80038d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69da      	ldr	r2, [r3, #28]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	019b      	lsls	r3, r3, #6
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390c:	085b      	lsrs	r3, r3, #1
 800390e:	3b01      	subs	r3, #1
 8003910:	041b      	lsls	r3, r3, #16
 8003912:	431a      	orrs	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003918:	061b      	lsls	r3, r3, #24
 800391a:	491b      	ldr	r1, [pc, #108]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 800391c:	4313      	orrs	r3, r2
 800391e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003920:	4b1b      	ldr	r3, [pc, #108]	@ (8003990 <HAL_RCC_OscConfig+0x478>)
 8003922:	2201      	movs	r2, #1
 8003924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003926:	f7ff f9d3 	bl	8002cd0 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392e:	f7ff f9cf 	bl	8002cd0 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e05c      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003940:	4b11      	ldr	r3, [pc, #68]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0f0      	beq.n	800392e <HAL_RCC_OscConfig+0x416>
 800394c:	e054      	b.n	80039f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394e:	4b10      	ldr	r3, [pc, #64]	@ (8003990 <HAL_RCC_OscConfig+0x478>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7ff f9bc 	bl	8002cd0 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395c:	f7ff f9b8 	bl	8002cd0 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b02      	cmp	r3, #2
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e045      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396e:	4b06      	ldr	r3, [pc, #24]	@ (8003988 <HAL_RCC_OscConfig+0x470>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x444>
 800397a:	e03d      	b.n	80039f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d107      	bne.n	8003994 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e038      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
 8003988:	40023800 	.word	0x40023800
 800398c:	40007000 	.word	0x40007000
 8003990:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003994:	4b1b      	ldr	r3, [pc, #108]	@ (8003a04 <HAL_RCC_OscConfig+0x4ec>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d028      	beq.n	80039f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d121      	bne.n	80039f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d11a      	bne.n	80039f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039c4:	4013      	ands	r3, r2
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d111      	bne.n	80039f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039da:	085b      	lsrs	r3, r3, #1
 80039dc:	3b01      	subs	r3, #1
 80039de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d107      	bne.n	80039f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40023800 	.word	0x40023800

08003a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0cc      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a1c:	4b68      	ldr	r3, [pc, #416]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d90c      	bls.n	8003a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2a:	4b65      	ldr	r3, [pc, #404]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a32:	4b63      	ldr	r3, [pc, #396]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0b8      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d020      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a5c:	4b59      	ldr	r3, [pc, #356]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4a58      	ldr	r2, [pc, #352]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0308 	and.w	r3, r3, #8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a74:	4b53      	ldr	r3, [pc, #332]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4a52      	ldr	r2, [pc, #328]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b50      	ldr	r3, [pc, #320]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	494d      	ldr	r1, [pc, #308]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d044      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa6:	4b47      	ldr	r3, [pc, #284]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d119      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e07f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d003      	beq.n	8003ac6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	d107      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e06f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e067      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ae6:	4b37      	ldr	r3, [pc, #220]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f023 0203 	bic.w	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4934      	ldr	r1, [pc, #208]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003af8:	f7ff f8ea 	bl	8002cd0 <HAL_GetTick>
 8003afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b00:	f7ff f8e6 	bl	8002cd0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e04f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b16:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 020c 	and.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d1eb      	bne.n	8003b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b28:	4b25      	ldr	r3, [pc, #148]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d20c      	bcs.n	8003b50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b36:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3e:	4b20      	ldr	r3, [pc, #128]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e032      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d008      	beq.n	8003b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b5c:	4b19      	ldr	r3, [pc, #100]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	4916      	ldr	r1, [pc, #88]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d009      	beq.n	8003b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b7a:	4b12      	ldr	r3, [pc, #72]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	490e      	ldr	r1, [pc, #56]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b8e:	f000 f821 	bl	8003bd4 <HAL_RCC_GetSysClockFreq>
 8003b92:	4602      	mov	r2, r0
 8003b94:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	091b      	lsrs	r3, r3, #4
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	490a      	ldr	r1, [pc, #40]	@ (8003bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	5ccb      	ldrb	r3, [r1, r3]
 8003ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba6:	4a09      	ldr	r2, [pc, #36]	@ (8003bcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003baa:	4b09      	ldr	r3, [pc, #36]	@ (8003bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff f84a 	bl	8002c48 <HAL_InitTick>

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40023c00 	.word	0x40023c00
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	08009d10 	.word	0x08009d10
 8003bcc:	20000008 	.word	0x20000008
 8003bd0:	2000000c 	.word	0x2000000c

08003bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd8:	b090      	sub	sp, #64	@ 0x40
 8003bda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bec:	4b59      	ldr	r3, [pc, #356]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 030c 	and.w	r3, r3, #12
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d00d      	beq.n	8003c14 <HAL_RCC_GetSysClockFreq+0x40>
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	f200 80a1 	bhi.w	8003d40 <HAL_RCC_GetSysClockFreq+0x16c>
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0x34>
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d003      	beq.n	8003c0e <HAL_RCC_GetSysClockFreq+0x3a>
 8003c06:	e09b      	b.n	8003d40 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c08:	4b53      	ldr	r3, [pc, #332]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c0c:	e09b      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c0e:	4b53      	ldr	r3, [pc, #332]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c12:	e098      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c14:	4b4f      	ldr	r3, [pc, #316]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c1c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d028      	beq.n	8003c7c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	099b      	lsrs	r3, r3, #6
 8003c30:	2200      	movs	r2, #0
 8003c32:	623b      	str	r3, [r7, #32]
 8003c34:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c36:	6a3b      	ldr	r3, [r7, #32]
 8003c38:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	4b47      	ldr	r3, [pc, #284]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c40:	fb03 f201 	mul.w	r2, r3, r1
 8003c44:	2300      	movs	r3, #0
 8003c46:	fb00 f303 	mul.w	r3, r0, r3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	4a43      	ldr	r2, [pc, #268]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c4e:	fba0 1202 	umull	r1, r2, r0, r2
 8003c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c54:	460a      	mov	r2, r1
 8003c56:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c5a:	4413      	add	r3, r2
 8003c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c60:	2200      	movs	r2, #0
 8003c62:	61bb      	str	r3, [r7, #24]
 8003c64:	61fa      	str	r2, [r7, #28]
 8003c66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c6a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003c6e:	f7fc fff3 	bl	8000c58 <__aeabi_uldivmod>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4613      	mov	r3, r2
 8003c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c7a:	e053      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c7c:	4b35      	ldr	r3, [pc, #212]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	099b      	lsrs	r3, r3, #6
 8003c82:	2200      	movs	r2, #0
 8003c84:	613b      	str	r3, [r7, #16]
 8003c86:	617a      	str	r2, [r7, #20]
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003c8e:	f04f 0b00 	mov.w	fp, #0
 8003c92:	4652      	mov	r2, sl
 8003c94:	465b      	mov	r3, fp
 8003c96:	f04f 0000 	mov.w	r0, #0
 8003c9a:	f04f 0100 	mov.w	r1, #0
 8003c9e:	0159      	lsls	r1, r3, #5
 8003ca0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ca4:	0150      	lsls	r0, r2, #5
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	ebb2 080a 	subs.w	r8, r2, sl
 8003cae:	eb63 090b 	sbc.w	r9, r3, fp
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003cbe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003cc2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003cc6:	ebb2 0408 	subs.w	r4, r2, r8
 8003cca:	eb63 0509 	sbc.w	r5, r3, r9
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	00eb      	lsls	r3, r5, #3
 8003cd8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cdc:	00e2      	lsls	r2, r4, #3
 8003cde:	4614      	mov	r4, r2
 8003ce0:	461d      	mov	r5, r3
 8003ce2:	eb14 030a 	adds.w	r3, r4, sl
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	eb45 030b 	adc.w	r3, r5, fp
 8003cec:	607b      	str	r3, [r7, #4]
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	028b      	lsls	r3, r1, #10
 8003cfe:	4621      	mov	r1, r4
 8003d00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d04:	4621      	mov	r1, r4
 8003d06:	028a      	lsls	r2, r1, #10
 8003d08:	4610      	mov	r0, r2
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0e:	2200      	movs	r2, #0
 8003d10:	60bb      	str	r3, [r7, #8]
 8003d12:	60fa      	str	r2, [r7, #12]
 8003d14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d18:	f7fc ff9e 	bl	8000c58 <__aeabi_uldivmod>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4613      	mov	r3, r2
 8003d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d24:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	0c1b      	lsrs	r3, r3, #16
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003d34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d3e:	e002      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d40:	4b05      	ldr	r3, [pc, #20]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3740      	adds	r7, #64	@ 0x40
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d52:	bf00      	nop
 8003d54:	40023800 	.word	0x40023800
 8003d58:	00f42400 	.word	0x00f42400
 8003d5c:	017d7840 	.word	0x017d7840

08003d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d64:	4b03      	ldr	r3, [pc, #12]	@ (8003d74 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d66:	681b      	ldr	r3, [r3, #0]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	20000008 	.word	0x20000008

08003d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d7c:	f7ff fff0 	bl	8003d60 <HAL_RCC_GetHCLKFreq>
 8003d80:	4602      	mov	r2, r0
 8003d82:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	0a9b      	lsrs	r3, r3, #10
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	4903      	ldr	r1, [pc, #12]	@ (8003d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d8e:	5ccb      	ldrb	r3, [r1, r3]
 8003d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	40023800 	.word	0x40023800
 8003d9c:	08009d20 	.word	0x08009d20

08003da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003da4:	f7ff ffdc 	bl	8003d60 <HAL_RCC_GetHCLKFreq>
 8003da8:	4602      	mov	r2, r0
 8003daa:	4b05      	ldr	r3, [pc, #20]	@ (8003dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	0b5b      	lsrs	r3, r3, #13
 8003db0:	f003 0307 	and.w	r3, r3, #7
 8003db4:	4903      	ldr	r1, [pc, #12]	@ (8003dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003db6:	5ccb      	ldrb	r3, [r1, r3]
 8003db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	08009d20 	.word	0x08009d20

08003dc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e07b      	b.n	8003ed2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d108      	bne.n	8003df4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dea:	d009      	beq.n	8003e00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	61da      	str	r2, [r3, #28]
 8003df2:	e005      	b.n	8003e00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fe fc20 	bl	8002660 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e48:	431a      	orrs	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e70:	431a      	orrs	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e84:	ea42 0103 	orr.w	r1, r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	0c1b      	lsrs	r3, r3, #16
 8003e9e:	f003 0104 	and.w	r1, r3, #4
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	f003 0210 	and.w	r2, r3, #16
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	69da      	ldr	r2, [r3, #28]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ec0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b088      	sub	sp, #32
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	60f8      	str	r0, [r7, #12]
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	603b      	str	r3, [r7, #0]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003eea:	f7fe fef1 	bl	8002cd0 <HAL_GetTick>
 8003eee:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d001      	beq.n	8003f04 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f00:	2302      	movs	r3, #2
 8003f02:	e12a      	b.n	800415a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d002      	beq.n	8003f10 <HAL_SPI_Transmit+0x36>
 8003f0a:	88fb      	ldrh	r3, [r7, #6]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e122      	b.n	800415a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_SPI_Transmit+0x48>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e11b      	b.n	800415a <HAL_SPI_Transmit+0x280>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	88fa      	ldrh	r2, [r7, #6]
 8003f42:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	88fa      	ldrh	r2, [r7, #6]
 8003f48:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f70:	d10f      	bne.n	8003f92 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f9c:	2b40      	cmp	r3, #64	@ 0x40
 8003f9e:	d007      	beq.n	8003fb0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fb8:	d152      	bne.n	8004060 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <HAL_SPI_Transmit+0xee>
 8003fc2:	8b7b      	ldrh	r3, [r7, #26]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d145      	bne.n	8004054 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fcc:	881a      	ldrh	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd8:	1c9a      	adds	r2, r3, #2
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fec:	e032      	b.n	8004054 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d112      	bne.n	8004022 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004000:	881a      	ldrh	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400c:	1c9a      	adds	r2, r3, #2
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004016:	b29b      	uxth	r3, r3
 8004018:	3b01      	subs	r3, #1
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004020:	e018      	b.n	8004054 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004022:	f7fe fe55 	bl	8002cd0 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d803      	bhi.n	800403a <HAL_SPI_Transmit+0x160>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004038:	d102      	bne.n	8004040 <HAL_SPI_Transmit+0x166>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d109      	bne.n	8004054 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e082      	b.n	800415a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1c7      	bne.n	8003fee <HAL_SPI_Transmit+0x114>
 800405e:	e053      	b.n	8004108 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_SPI_Transmit+0x194>
 8004068:	8b7b      	ldrh	r3, [r7, #26]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d147      	bne.n	80040fe <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	330c      	adds	r3, #12
 8004078:	7812      	ldrb	r2, [r2, #0]
 800407a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004094:	e033      	b.n	80040fe <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d113      	bne.n	80040cc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	7812      	ldrb	r2, [r2, #0]
 80040b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	3b01      	subs	r3, #1
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80040ca:	e018      	b.n	80040fe <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040cc:	f7fe fe00 	bl	8002cd0 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d803      	bhi.n	80040e4 <HAL_SPI_Transmit+0x20a>
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040e2:	d102      	bne.n	80040ea <HAL_SPI_Transmit+0x210>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d109      	bne.n	80040fe <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e02d      	b.n	800415a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004102:	b29b      	uxth	r3, r3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1c6      	bne.n	8004096 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	6839      	ldr	r1, [r7, #0]
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 fbd9 	bl	80048c4 <SPI_EndRxTxTransaction>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2220      	movs	r2, #32
 800411c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10a      	bne.n	800413c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004126:	2300      	movs	r3, #0
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	617b      	str	r3, [r7, #20]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e000      	b.n	800415a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004158:	2300      	movs	r3, #0
  }
}
 800415a:	4618      	mov	r0, r3
 800415c:	3720      	adds	r7, #32
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b088      	sub	sp, #32
 8004166:	af02      	add	r7, sp, #8
 8004168:	60f8      	str	r0, [r7, #12]
 800416a:	60b9      	str	r1, [r7, #8]
 800416c:	603b      	str	r3, [r7, #0]
 800416e:	4613      	mov	r3, r2
 8004170:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d001      	beq.n	8004182 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800417e:	2302      	movs	r3, #2
 8004180:	e104      	b.n	800438c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d002      	beq.n	800418e <HAL_SPI_Receive+0x2c>
 8004188:	88fb      	ldrh	r3, [r7, #6]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e0fc      	b.n	800438c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800419a:	d112      	bne.n	80041c2 <HAL_SPI_Receive+0x60>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10e      	bne.n	80041c2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2204      	movs	r2, #4
 80041a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80041ac:	88fa      	ldrh	r2, [r7, #6]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	4613      	mov	r3, r2
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	68b9      	ldr	r1, [r7, #8]
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 f8eb 	bl	8004394 <HAL_SPI_TransmitReceive>
 80041be:	4603      	mov	r3, r0
 80041c0:	e0e4      	b.n	800438c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041c2:	f7fe fd85 	bl	8002cd0 <HAL_GetTick>
 80041c6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <HAL_SPI_Receive+0x74>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e0da      	b.n	800438c <HAL_SPI_Receive+0x22a>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2204      	movs	r2, #4
 80041e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	88fa      	ldrh	r2, [r7, #6]
 80041f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	88fa      	ldrh	r2, [r7, #6]
 80041fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004224:	d10f      	bne.n	8004246 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004234:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004244:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004250:	2b40      	cmp	r3, #64	@ 0x40
 8004252:	d007      	beq.n	8004264 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004262:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d170      	bne.n	800434e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800426c:	e035      	b.n	80042da <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b01      	cmp	r3, #1
 800427a:	d115      	bne.n	80042a8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f103 020c 	add.w	r2, r3, #12
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	7812      	ldrb	r2, [r2, #0]
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429c:	b29b      	uxth	r3, r3
 800429e:	3b01      	subs	r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042a6:	e018      	b.n	80042da <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042a8:	f7fe fd12 	bl	8002cd0 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d803      	bhi.n	80042c0 <HAL_SPI_Receive+0x15e>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042be:	d102      	bne.n	80042c6 <HAL_SPI_Receive+0x164>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d109      	bne.n	80042da <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e058      	b.n	800438c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1c4      	bne.n	800426e <HAL_SPI_Receive+0x10c>
 80042e4:	e038      	b.n	8004358 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d113      	bne.n	800431c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fe:	b292      	uxth	r2, r2
 8004300:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004306:	1c9a      	adds	r2, r3, #2
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004310:	b29b      	uxth	r3, r3
 8004312:	3b01      	subs	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800431a:	e018      	b.n	800434e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800431c:	f7fe fcd8 	bl	8002cd0 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d803      	bhi.n	8004334 <HAL_SPI_Receive+0x1d2>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004332:	d102      	bne.n	800433a <HAL_SPI_Receive+0x1d8>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e01e      	b.n	800438c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004352:	b29b      	uxth	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1c6      	bne.n	80042e6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	6839      	ldr	r1, [r7, #0]
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 fa4b 	bl	80047f8 <SPI_EndRxTransaction>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2220      	movs	r2, #32
 800436c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e000      	b.n	800438c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800438a:	2300      	movs	r3, #0
  }
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	@ 0x28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043a2:	2301      	movs	r3, #1
 80043a4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043a6:	f7fe fc93 	bl	8002cd0 <HAL_GetTick>
 80043aa:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043b2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043ba:	887b      	ldrh	r3, [r7, #2]
 80043bc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043be:	7ffb      	ldrb	r3, [r7, #31]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d00c      	beq.n	80043de <HAL_SPI_TransmitReceive+0x4a>
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043ca:	d106      	bne.n	80043da <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_SPI_TransmitReceive+0x46>
 80043d4:	7ffb      	ldrb	r3, [r7, #31]
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d001      	beq.n	80043de <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043da:	2302      	movs	r3, #2
 80043dc:	e17f      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d005      	beq.n	80043f0 <HAL_SPI_TransmitReceive+0x5c>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <HAL_SPI_TransmitReceive+0x5c>
 80043ea:	887b      	ldrh	r3, [r7, #2]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e174      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_SPI_TransmitReceive+0x6e>
 80043fe:	2302      	movs	r3, #2
 8004400:	e16d      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b04      	cmp	r3, #4
 8004414:	d003      	beq.n	800441e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2205      	movs	r2, #5
 800441a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	887a      	ldrh	r2, [r7, #2]
 800442e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	887a      	ldrh	r2, [r7, #2]
 8004434:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	887a      	ldrh	r2, [r7, #2]
 8004440:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	887a      	ldrh	r2, [r7, #2]
 8004446:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800445e:	2b40      	cmp	r3, #64	@ 0x40
 8004460:	d007      	beq.n	8004472 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004470:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447a:	d17e      	bne.n	800457a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d002      	beq.n	800448a <HAL_SPI_TransmitReceive+0xf6>
 8004484:	8afb      	ldrh	r3, [r7, #22]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d16c      	bne.n	8004564 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448e:	881a      	ldrh	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800449a:	1c9a      	adds	r2, r3, #2
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044ae:	e059      	b.n	8004564 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d11b      	bne.n	80044f6 <HAL_SPI_TransmitReceive+0x162>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d016      	beq.n	80044f6 <HAL_SPI_TransmitReceive+0x162>
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d113      	bne.n	80044f6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d2:	881a      	ldrh	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	1c9a      	adds	r2, r3, #2
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b01      	cmp	r3, #1
 8004502:	d119      	bne.n	8004538 <HAL_SPI_TransmitReceive+0x1a4>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d014      	beq.n	8004538 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68da      	ldr	r2, [r3, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004518:	b292      	uxth	r2, r2
 800451a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	1c9a      	adds	r2, r3, #2
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004534:	2301      	movs	r3, #1
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004538:	f7fe fbca 	bl	8002cd0 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004544:	429a      	cmp	r2, r3
 8004546:	d80d      	bhi.n	8004564 <HAL_SPI_TransmitReceive+0x1d0>
 8004548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800454e:	d009      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e0bc      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004568:	b29b      	uxth	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1a0      	bne.n	80044b0 <HAL_SPI_TransmitReceive+0x11c>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d19b      	bne.n	80044b0 <HAL_SPI_TransmitReceive+0x11c>
 8004578:	e082      	b.n	8004680 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d002      	beq.n	8004588 <HAL_SPI_TransmitReceive+0x1f4>
 8004582:	8afb      	ldrh	r3, [r7, #22]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d171      	bne.n	800466c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	330c      	adds	r3, #12
 8004592:	7812      	ldrb	r2, [r2, #0]
 8004594:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ae:	e05d      	b.n	800466c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d11c      	bne.n	80045f8 <HAL_SPI_TransmitReceive+0x264>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d017      	beq.n	80045f8 <HAL_SPI_TransmitReceive+0x264>
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d114      	bne.n	80045f8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	330c      	adds	r3, #12
 80045d8:	7812      	ldrb	r2, [r2, #0]
 80045da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b01      	cmp	r3, #1
 8004604:	d119      	bne.n	800463a <HAL_SPI_TransmitReceive+0x2a6>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800460a:	b29b      	uxth	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d014      	beq.n	800463a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	b2d2      	uxtb	r2, r2
 800461c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004636:	2301      	movs	r3, #1
 8004638:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800463a:	f7fe fb49 	bl	8002cd0 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004646:	429a      	cmp	r2, r3
 8004648:	d803      	bhi.n	8004652 <HAL_SPI_TransmitReceive+0x2be>
 800464a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004650:	d102      	bne.n	8004658 <HAL_SPI_TransmitReceive+0x2c4>
 8004652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004654:	2b00      	cmp	r3, #0
 8004656:	d109      	bne.n	800466c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e038      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d19c      	bne.n	80045b0 <HAL_SPI_TransmitReceive+0x21c>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800467a:	b29b      	uxth	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	d197      	bne.n	80045b0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004680:	6a3a      	ldr	r2, [r7, #32]
 8004682:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f000 f91d 	bl	80048c4 <SPI_EndRxTxTransaction>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e01d      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
  }
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3728      	adds	r7, #40	@ 0x28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b088      	sub	sp, #32
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046f8:	f7fe faea 	bl	8002cd0 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	4413      	add	r3, r2
 8004706:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004708:	f7fe fae2 	bl	8002cd0 <HAL_GetTick>
 800470c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800470e:	4b39      	ldr	r3, [pc, #228]	@ (80047f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	015b      	lsls	r3, r3, #5
 8004714:	0d1b      	lsrs	r3, r3, #20
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	fb02 f303 	mul.w	r3, r2, r3
 800471c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800471e:	e055      	b.n	80047cc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004726:	d051      	beq.n	80047cc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004728:	f7fe fad2 	bl	8002cd0 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	429a      	cmp	r2, r3
 8004736:	d902      	bls.n	800473e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d13d      	bne.n	80047ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800474c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004756:	d111      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004760:	d004      	beq.n	800476c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476a:	d107      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800477a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004784:	d10f      	bne.n	80047a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e018      	b.n	80047ec <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61fb      	str	r3, [r7, #28]
 80047c4:	e002      	b.n	80047cc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	4013      	ands	r3, r2
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	429a      	cmp	r2, r3
 80047da:	bf0c      	ite	eq
 80047dc:	2301      	moveq	r3, #1
 80047de:	2300      	movne	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	461a      	mov	r2, r3
 80047e4:	79fb      	ldrb	r3, [r7, #7]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d19a      	bne.n	8004720 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3720      	adds	r7, #32
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	20000008 	.word	0x20000008

080047f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800480c:	d111      	bne.n	8004832 <SPI_EndRxTransaction+0x3a>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004816:	d004      	beq.n	8004822 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004820:	d107      	bne.n	8004832 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004830:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800483a:	d12a      	bne.n	8004892 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004844:	d012      	beq.n	800486c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	2200      	movs	r2, #0
 800484e:	2180      	movs	r1, #128	@ 0x80
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f7ff ff49 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d02d      	beq.n	80048b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004860:	f043 0220 	orr.w	r2, r3, #32
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e026      	b.n	80048ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2200      	movs	r2, #0
 8004874:	2101      	movs	r1, #1
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7ff ff36 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d01a      	beq.n	80048b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004886:	f043 0220 	orr.w	r2, r3, #32
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e013      	b.n	80048ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	2200      	movs	r2, #0
 800489a:	2101      	movs	r1, #1
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f7ff ff23 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d007      	beq.n	80048b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ac:	f043 0220 	orr.w	r2, r3, #32
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e000      	b.n	80048ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2201      	movs	r2, #1
 80048d8:	2102      	movs	r1, #2
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f7ff ff04 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ea:	f043 0220 	orr.w	r2, r3, #32
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e032      	b.n	800495c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80048f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <SPI_EndRxTxTransaction+0xa0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004968 <SPI_EndRxTxTransaction+0xa4>)
 80048fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004900:	0d5b      	lsrs	r3, r3, #21
 8004902:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004906:	fb02 f303 	mul.w	r3, r2, r3
 800490a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004914:	d112      	bne.n	800493c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2200      	movs	r2, #0
 800491e:	2180      	movs	r1, #128	@ 0x80
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7ff fee1 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d016      	beq.n	800495a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004930:	f043 0220 	orr.w	r2, r3, #32
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e00f      	b.n	800495c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00a      	beq.n	8004958 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	3b01      	subs	r3, #1
 8004946:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004952:	2b80      	cmp	r3, #128	@ 0x80
 8004954:	d0f2      	beq.n	800493c <SPI_EndRxTxTransaction+0x78>
 8004956:	e000      	b.n	800495a <SPI_EndRxTxTransaction+0x96>
        break;
 8004958:	bf00      	nop
  }

  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20000008 	.word	0x20000008
 8004968:	165e9f81 	.word	0x165e9f81

0800496c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e041      	b.n	8004a02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d106      	bne.n	8004998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7fd fefe 	bl	8002794 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	3304      	adds	r3, #4
 80049a8:	4619      	mov	r1, r3
 80049aa:	4610      	mov	r0, r2
 80049ac:	f000 fb06 	bl	8004fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e041      	b.n	8004aa0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d106      	bne.n	8004a36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f7fd fe5d 	bl	80026f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2202      	movs	r2, #2
 8004a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	3304      	adds	r3, #4
 8004a46:	4619      	mov	r1, r3
 8004a48:	4610      	mov	r0, r2
 8004a4a:	f000 fab7 	bl	8004fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d109      	bne.n	8004acc <HAL_TIM_PWM_Start+0x24>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	bf14      	ite	ne
 8004ac4:	2301      	movne	r3, #1
 8004ac6:	2300      	moveq	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	e022      	b.n	8004b12 <HAL_TIM_PWM_Start+0x6a>
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	d109      	bne.n	8004ae6 <HAL_TIM_PWM_Start+0x3e>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	bf14      	ite	ne
 8004ade:	2301      	movne	r3, #1
 8004ae0:	2300      	moveq	r3, #0
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	e015      	b.n	8004b12 <HAL_TIM_PWM_Start+0x6a>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d109      	bne.n	8004b00 <HAL_TIM_PWM_Start+0x58>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	bf14      	ite	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	2300      	moveq	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	e008      	b.n	8004b12 <HAL_TIM_PWM_Start+0x6a>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	bf14      	ite	ne
 8004b0c:	2301      	movne	r3, #1
 8004b0e:	2300      	moveq	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e068      	b.n	8004bec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d104      	bne.n	8004b2a <HAL_TIM_PWM_Start+0x82>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b28:	e013      	b.n	8004b52 <HAL_TIM_PWM_Start+0xaa>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	2b04      	cmp	r3, #4
 8004b2e:	d104      	bne.n	8004b3a <HAL_TIM_PWM_Start+0x92>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2202      	movs	r2, #2
 8004b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b38:	e00b      	b.n	8004b52 <HAL_TIM_PWM_Start+0xaa>
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d104      	bne.n	8004b4a <HAL_TIM_PWM_Start+0xa2>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b48:	e003      	b.n	8004b52 <HAL_TIM_PWM_Start+0xaa>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2201      	movs	r2, #1
 8004b58:	6839      	ldr	r1, [r7, #0]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fc40 	bl	80053e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a23      	ldr	r2, [pc, #140]	@ (8004bf4 <HAL_TIM_PWM_Start+0x14c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d107      	bne.n	8004b7a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf4 <HAL_TIM_PWM_Start+0x14c>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d018      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x10e>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b8c:	d013      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x10e>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a19      	ldr	r2, [pc, #100]	@ (8004bf8 <HAL_TIM_PWM_Start+0x150>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d00e      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x10e>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a17      	ldr	r2, [pc, #92]	@ (8004bfc <HAL_TIM_PWM_Start+0x154>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d009      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x10e>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a16      	ldr	r2, [pc, #88]	@ (8004c00 <HAL_TIM_PWM_Start+0x158>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d004      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x10e>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a14      	ldr	r2, [pc, #80]	@ (8004c04 <HAL_TIM_PWM_Start+0x15c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d111      	bne.n	8004bda <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2b06      	cmp	r3, #6
 8004bc6:	d010      	beq.n	8004bea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd8:	e007      	b.n	8004bea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	40000400 	.word	0x40000400
 8004bfc:	40000800 	.word	0x40000800
 8004c00:	40000c00 	.word	0x40000c00
 8004c04:	40014000 	.word	0x40014000

08004c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d020      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d01b      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0202 	mvn.w	r2, #2
 8004c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f994 	bl	8004f80 <HAL_TIM_IC_CaptureCallback>
 8004c58:	e005      	b.n	8004c66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f986 	bl	8004f6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 f997 	bl	8004f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d020      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01b      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0204 	mvn.w	r2, #4
 8004c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f96e 	bl	8004f80 <HAL_TIM_IC_CaptureCallback>
 8004ca4:	e005      	b.n	8004cb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f960 	bl	8004f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f971 	bl	8004f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 0308 	and.w	r3, r3, #8
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d020      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 0308 	and.w	r3, r3, #8
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01b      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0208 	mvn.w	r2, #8
 8004cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2204      	movs	r2, #4
 8004cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f948 	bl	8004f80 <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f93a 	bl	8004f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f94b 	bl	8004f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 0310 	and.w	r3, r3, #16
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d020      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01b      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0210 	mvn.w	r2, #16
 8004d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2208      	movs	r2, #8
 8004d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f922 	bl	8004f80 <HAL_TIM_IC_CaptureCallback>
 8004d3c:	e005      	b.n	8004d4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f914 	bl	8004f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f925 	bl	8004f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00c      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d007      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0201 	mvn.w	r2, #1
 8004d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fc fcae 	bl	80016d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fc14 	bl	80055c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00c      	beq.n	8004dbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d007      	beq.n	8004dbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f8f6 	bl	8004fa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f003 0320 	and.w	r3, r3, #32
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00c      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f003 0320 	and.w	r3, r3, #32
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d007      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f06f 0220 	mvn.w	r2, #32
 8004dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fbe6 	bl	80055ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004de0:	bf00      	nop
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004df4:	2300      	movs	r3, #0
 8004df6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d101      	bne.n	8004e06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e02:	2302      	movs	r3, #2
 8004e04:	e0ae      	b.n	8004f64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2b0c      	cmp	r3, #12
 8004e12:	f200 809f 	bhi.w	8004f54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e16:	a201      	add	r2, pc, #4	@ (adr r2, 8004e1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e1c:	08004e51 	.word	0x08004e51
 8004e20:	08004f55 	.word	0x08004f55
 8004e24:	08004f55 	.word	0x08004f55
 8004e28:	08004f55 	.word	0x08004f55
 8004e2c:	08004e91 	.word	0x08004e91
 8004e30:	08004f55 	.word	0x08004f55
 8004e34:	08004f55 	.word	0x08004f55
 8004e38:	08004f55 	.word	0x08004f55
 8004e3c:	08004ed3 	.word	0x08004ed3
 8004e40:	08004f55 	.word	0x08004f55
 8004e44:	08004f55 	.word	0x08004f55
 8004e48:	08004f55 	.word	0x08004f55
 8004e4c:	08004f13 	.word	0x08004f13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68b9      	ldr	r1, [r7, #8]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 f936 	bl	80050c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699a      	ldr	r2, [r3, #24]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0208 	orr.w	r2, r2, #8
 8004e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699a      	ldr	r2, [r3, #24]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f022 0204 	bic.w	r2, r2, #4
 8004e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6999      	ldr	r1, [r3, #24]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	619a      	str	r2, [r3, #24]
      break;
 8004e8e:	e064      	b.n	8004f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f97c 	bl	8005194 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699a      	ldr	r2, [r3, #24]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004eaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6999      	ldr	r1, [r3, #24]
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	021a      	lsls	r2, r3, #8
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	430a      	orrs	r2, r1
 8004ece:	619a      	str	r2, [r3, #24]
      break;
 8004ed0:	e043      	b.n	8004f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 f9c7 	bl	800526c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	69da      	ldr	r2, [r3, #28]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f042 0208 	orr.w	r2, r2, #8
 8004eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	69da      	ldr	r2, [r3, #28]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 0204 	bic.w	r2, r2, #4
 8004efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69d9      	ldr	r1, [r3, #28]
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	691a      	ldr	r2, [r3, #16]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	61da      	str	r2, [r3, #28]
      break;
 8004f10:	e023      	b.n	8004f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68b9      	ldr	r1, [r7, #8]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 fa11 	bl	8005340 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	69da      	ldr	r2, [r3, #28]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69d9      	ldr	r1, [r3, #28]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	021a      	lsls	r2, r3, #8
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	61da      	str	r2, [r3, #28]
      break;
 8004f52:	e002      	b.n	8004f5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	75fb      	strb	r3, [r7, #23]
      break;
 8004f58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a37      	ldr	r2, [pc, #220]	@ (80050ac <TIM_Base_SetConfig+0xf0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00f      	beq.n	8004ff4 <TIM_Base_SetConfig+0x38>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fda:	d00b      	beq.n	8004ff4 <TIM_Base_SetConfig+0x38>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a34      	ldr	r2, [pc, #208]	@ (80050b0 <TIM_Base_SetConfig+0xf4>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d007      	beq.n	8004ff4 <TIM_Base_SetConfig+0x38>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a33      	ldr	r2, [pc, #204]	@ (80050b4 <TIM_Base_SetConfig+0xf8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d003      	beq.n	8004ff4 <TIM_Base_SetConfig+0x38>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a32      	ldr	r2, [pc, #200]	@ (80050b8 <TIM_Base_SetConfig+0xfc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d108      	bne.n	8005006 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	4313      	orrs	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a28      	ldr	r2, [pc, #160]	@ (80050ac <TIM_Base_SetConfig+0xf0>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d01b      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005014:	d017      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a25      	ldr	r2, [pc, #148]	@ (80050b0 <TIM_Base_SetConfig+0xf4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d013      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a24      	ldr	r2, [pc, #144]	@ (80050b4 <TIM_Base_SetConfig+0xf8>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d00f      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a23      	ldr	r2, [pc, #140]	@ (80050b8 <TIM_Base_SetConfig+0xfc>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00b      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a22      	ldr	r2, [pc, #136]	@ (80050bc <TIM_Base_SetConfig+0x100>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d007      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a21      	ldr	r2, [pc, #132]	@ (80050c0 <TIM_Base_SetConfig+0x104>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d003      	beq.n	8005046 <TIM_Base_SetConfig+0x8a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a20      	ldr	r2, [pc, #128]	@ (80050c4 <TIM_Base_SetConfig+0x108>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d108      	bne.n	8005058 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800504c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	4313      	orrs	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a0c      	ldr	r2, [pc, #48]	@ (80050ac <TIM_Base_SetConfig+0xf0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d103      	bne.n	8005086 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	691a      	ldr	r2, [r3, #16]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f043 0204 	orr.w	r2, r3, #4
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	601a      	str	r2, [r3, #0]
}
 800509e:	bf00      	nop
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40014000 	.word	0x40014000
 80050c0:	40014400 	.word	0x40014400
 80050c4:	40014800 	.word	0x40014800

080050c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	f023 0201 	bic.w	r2, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f023 0303 	bic.w	r3, r3, #3
 80050fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	4313      	orrs	r3, r2
 8005108:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f023 0302 	bic.w	r3, r3, #2
 8005110:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4313      	orrs	r3, r2
 800511a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a1c      	ldr	r2, [pc, #112]	@ (8005190 <TIM_OC1_SetConfig+0xc8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d10c      	bne.n	800513e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f023 0308 	bic.w	r3, r3, #8
 800512a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f023 0304 	bic.w	r3, r3, #4
 800513c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a13      	ldr	r2, [pc, #76]	@ (8005190 <TIM_OC1_SetConfig+0xc8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d111      	bne.n	800516a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800514c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	621a      	str	r2, [r3, #32]
}
 8005184:	bf00      	nop
 8005186:	371c      	adds	r7, #28
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	40010000 	.word	0x40010000

08005194 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005194:	b480      	push	{r7}
 8005196:	b087      	sub	sp, #28
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f023 0210 	bic.w	r2, r3, #16
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f023 0320 	bic.w	r3, r3, #32
 80051de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005268 <TIM_OC2_SetConfig+0xd4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d10d      	bne.n	8005210 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	011b      	lsls	r3, r3, #4
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800520e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a15      	ldr	r2, [pc, #84]	@ (8005268 <TIM_OC2_SetConfig+0xd4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d113      	bne.n	8005240 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800521e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005226:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	695b      	ldr	r3, [r3, #20]
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	4313      	orrs	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	621a      	str	r2, [r3, #32]
}
 800525a:	bf00      	nop
 800525c:	371c      	adds	r7, #28
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	40010000 	.word	0x40010000

0800526c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0303 	bic.w	r3, r3, #3
 80052a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	021b      	lsls	r3, r3, #8
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	4313      	orrs	r3, r2
 80052c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a1d      	ldr	r2, [pc, #116]	@ (800533c <TIM_OC3_SetConfig+0xd0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d10d      	bne.n	80052e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	021b      	lsls	r3, r3, #8
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	4313      	orrs	r3, r2
 80052dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a14      	ldr	r2, [pc, #80]	@ (800533c <TIM_OC3_SetConfig+0xd0>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d113      	bne.n	8005316 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4313      	orrs	r3, r2
 8005308:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	4313      	orrs	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	621a      	str	r2, [r3, #32]
}
 8005330:	bf00      	nop
 8005332:	371c      	adds	r7, #28
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr
 800533c:	40010000 	.word	0x40010000

08005340 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005340:	b480      	push	{r7}
 8005342:	b087      	sub	sp, #28
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800536e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	021b      	lsls	r3, r3, #8
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800538a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	031b      	lsls	r3, r3, #12
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a10      	ldr	r2, [pc, #64]	@ (80053dc <TIM_OC4_SetConfig+0x9c>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d109      	bne.n	80053b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	019b      	lsls	r3, r3, #6
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	621a      	str	r2, [r3, #32]
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010000 	.word	0x40010000

080053e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f003 031f 	and.w	r3, r3, #31
 80053f2:	2201      	movs	r2, #1
 80053f4:	fa02 f303 	lsl.w	r3, r2, r3
 80053f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a1a      	ldr	r2, [r3, #32]
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	43db      	mvns	r3, r3
 8005402:	401a      	ands	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 031f 	and.w	r3, r3, #31
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	fa01 f303 	lsl.w	r3, r1, r3
 8005418:	431a      	orrs	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]
}
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
	...

0800542c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800543c:	2b01      	cmp	r3, #1
 800543e:	d101      	bne.n	8005444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005440:	2302      	movs	r3, #2
 8005442:	e050      	b.n	80054e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800546a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	4313      	orrs	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a1c      	ldr	r2, [pc, #112]	@ (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d018      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005490:	d013      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a18      	ldr	r2, [pc, #96]	@ (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00e      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a16      	ldr	r2, [pc, #88]	@ (80054fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d009      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a15      	ldr	r2, [pc, #84]	@ (8005500 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d004      	beq.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a13      	ldr	r2, [pc, #76]	@ (8005504 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d10c      	bne.n	80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	40010000 	.word	0x40010000
 80054f8:	40000400 	.word	0x40000400
 80054fc:	40000800 	.word	0x40000800
 8005500:	40000c00 	.word	0x40000c00
 8005504:	40014000 	.word	0x40014000

08005508 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005512:	2300      	movs	r3, #0
 8005514:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800551c:	2b01      	cmp	r3, #1
 800551e:	d101      	bne.n	8005524 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005520:	2302      	movs	r3, #2
 8005522:	e03d      	b.n	80055a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	4313      	orrs	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4313      	orrs	r3, r2
 8005562:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	695b      	ldr	r3, [r3, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	69db      	ldr	r3, [r3, #28]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e042      	b.n	800566c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d106      	bne.n	8005600 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fd f97a 	bl	80028f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2224      	movs	r2, #36	@ 0x24
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005616:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fa09 	bl	8005a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800562c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	695a      	ldr	r2, [r3, #20]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800563c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800564c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b08a      	sub	sp, #40	@ 0x28
 8005678:	af02      	add	r7, sp, #8
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	4613      	mov	r3, r2
 8005682:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b20      	cmp	r3, #32
 8005692:	d175      	bne.n	8005780 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_UART_Transmit+0x2c>
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e06e      	b.n	8005782 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2221      	movs	r2, #33	@ 0x21
 80056ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056b2:	f7fd fb0d 	bl	8002cd0 <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	88fa      	ldrh	r2, [r7, #6]
 80056bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056cc:	d108      	bne.n	80056e0 <HAL_UART_Transmit+0x6c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d104      	bne.n	80056e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056d6:	2300      	movs	r3, #0
 80056d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	61bb      	str	r3, [r7, #24]
 80056de:	e003      	b.n	80056e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056e4:	2300      	movs	r3, #0
 80056e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056e8:	e02e      	b.n	8005748 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	2180      	movs	r1, #128	@ 0x80
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 f8df 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e03a      	b.n	8005782 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10b      	bne.n	800572a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	461a      	mov	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005720:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	3302      	adds	r3, #2
 8005726:	61bb      	str	r3, [r7, #24]
 8005728:	e007      	b.n	800573a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	781a      	ldrb	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	3301      	adds	r3, #1
 8005738:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1cb      	bne.n	80056ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2200      	movs	r2, #0
 800575a:	2140      	movs	r1, #64	@ 0x40
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 f8ab 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e006      	b.n	8005782 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	e000      	b.n	8005782 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005780:	2302      	movs	r3, #2
  }
}
 8005782:	4618      	mov	r0, r3
 8005784:	3720      	adds	r7, #32
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b08a      	sub	sp, #40	@ 0x28
 800578e:	af02      	add	r7, sp, #8
 8005790:	60f8      	str	r0, [r7, #12]
 8005792:	60b9      	str	r1, [r7, #8]
 8005794:	603b      	str	r3, [r7, #0]
 8005796:	4613      	mov	r3, r2
 8005798:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b20      	cmp	r3, #32
 80057a8:	f040 8081 	bne.w	80058ae <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_UART_Receive+0x2e>
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e079      	b.n	80058b0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2222      	movs	r2, #34	@ 0x22
 80057c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057d0:	f7fd fa7e 	bl	8002cd0 <HAL_GetTick>
 80057d4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	88fa      	ldrh	r2, [r7, #6]
 80057da:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	88fa      	ldrh	r2, [r7, #6]
 80057e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ea:	d108      	bne.n	80057fe <HAL_UART_Receive+0x74>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d104      	bne.n	80057fe <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	61bb      	str	r3, [r7, #24]
 80057fc:	e003      	b.n	8005806 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005802:	2300      	movs	r3, #0
 8005804:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005806:	e047      	b.n	8005898 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2200      	movs	r2, #0
 8005810:	2120      	movs	r1, #32
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f850 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d005      	beq.n	800582a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e042      	b.n	80058b0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10c      	bne.n	800584a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	b29b      	uxth	r3, r3
 8005838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800583c:	b29a      	uxth	r2, r3
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	3302      	adds	r3, #2
 8005846:	61bb      	str	r3, [r7, #24]
 8005848:	e01f      	b.n	800588a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005852:	d007      	beq.n	8005864 <HAL_UART_Receive+0xda>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10a      	bne.n	8005872 <HAL_UART_Receive+0xe8>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d106      	bne.n	8005872 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	b2da      	uxtb	r2, r3
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	701a      	strb	r2, [r3, #0]
 8005870:	e008      	b.n	8005884 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800587e:	b2da      	uxtb	r2, r3
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	3301      	adds	r3, #1
 8005888:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800588e:	b29b      	uxth	r3, r3
 8005890:	3b01      	subs	r3, #1
 8005892:	b29a      	uxth	r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1b2      	bne.n	8005808 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e000      	b.n	80058b0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80058ae:	2302      	movs	r3, #2
  }
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3720      	adds	r7, #32
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c8:	e03b      	b.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058d0:	d037      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d2:	f7fd f9fd 	bl	8002cd0 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	6a3a      	ldr	r2, [r7, #32]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d302      	bcc.n	80058e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e03a      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d023      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2b80      	cmp	r3, #128	@ 0x80
 80058fe:	d020      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b40      	cmp	r3, #64	@ 0x40
 8005904:	d01d      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b08      	cmp	r3, #8
 8005912:	d116      	bne.n	8005942 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005914:	2300      	movs	r3, #0
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	617b      	str	r3, [r7, #20]
 8005928:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f000 f81d 	bl	800596a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2208      	movs	r2, #8
 8005934:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e00f      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	4013      	ands	r3, r2
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	429a      	cmp	r2, r3
 8005950:	bf0c      	ite	eq
 8005952:	2301      	moveq	r3, #1
 8005954:	2300      	movne	r3, #0
 8005956:	b2db      	uxtb	r3, r3
 8005958:	461a      	mov	r2, r3
 800595a:	79fb      	ldrb	r3, [r7, #7]
 800595c:	429a      	cmp	r2, r3
 800595e:	d0b4      	beq.n	80058ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800596a:	b480      	push	{r7}
 800596c:	b095      	sub	sp, #84	@ 0x54
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	330c      	adds	r3, #12
 8005978:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597c:	e853 3f00 	ldrex	r3, [r3]
 8005980:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005984:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005988:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	330c      	adds	r3, #12
 8005990:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005992:	643a      	str	r2, [r7, #64]	@ 0x40
 8005994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005996:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005998:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800599a:	e841 2300 	strex	r3, r2, [r1]
 800599e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1e5      	bne.n	8005972 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3314      	adds	r3, #20
 80059ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	6a3b      	ldr	r3, [r7, #32]
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f023 0301 	bic.w	r3, r3, #1
 80059bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3314      	adds	r3, #20
 80059c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e5      	bne.n	80059a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d119      	bne.n	8005a16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	330c      	adds	r3, #12
 80059e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f023 0310 	bic.w	r3, r3, #16
 80059f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	330c      	adds	r3, #12
 8005a00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a02:	61ba      	str	r2, [r7, #24]
 8005a04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	6979      	ldr	r1, [r7, #20]
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	e841 2300 	strex	r3, r2, [r1]
 8005a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e5      	bne.n	80059e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a24:	bf00      	nop
 8005a26:	3754      	adds	r7, #84	@ 0x54
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a34:	b0c0      	sub	sp, #256	@ 0x100
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4c:	68d9      	ldr	r1, [r3, #12]
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	ea40 0301 	orr.w	r3, r0, r1
 8005a58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a88:	f021 010c 	bic.w	r1, r1, #12
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a96:	430b      	orrs	r3, r1
 8005a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aaa:	6999      	ldr	r1, [r3, #24]
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	ea40 0301 	orr.w	r3, r0, r1
 8005ab6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	4b8f      	ldr	r3, [pc, #572]	@ (8005cfc <UART_SetConfig+0x2cc>)
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d005      	beq.n	8005ad0 <UART_SetConfig+0xa0>
 8005ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	4b8d      	ldr	r3, [pc, #564]	@ (8005d00 <UART_SetConfig+0x2d0>)
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d104      	bne.n	8005ada <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ad0:	f7fe f966 	bl	8003da0 <HAL_RCC_GetPCLK2Freq>
 8005ad4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ad8:	e003      	b.n	8005ae2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ada:	f7fe f94d 	bl	8003d78 <HAL_RCC_GetPCLK1Freq>
 8005ade:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae6:	69db      	ldr	r3, [r3, #28]
 8005ae8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aec:	f040 810c 	bne.w	8005d08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005af4:	2200      	movs	r2, #0
 8005af6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005afa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005afe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b02:	4622      	mov	r2, r4
 8005b04:	462b      	mov	r3, r5
 8005b06:	1891      	adds	r1, r2, r2
 8005b08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b0a:	415b      	adcs	r3, r3
 8005b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b12:	4621      	mov	r1, r4
 8005b14:	eb12 0801 	adds.w	r8, r2, r1
 8005b18:	4629      	mov	r1, r5
 8005b1a:	eb43 0901 	adc.w	r9, r3, r1
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	f04f 0300 	mov.w	r3, #0
 8005b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b32:	4690      	mov	r8, r2
 8005b34:	4699      	mov	r9, r3
 8005b36:	4623      	mov	r3, r4
 8005b38:	eb18 0303 	adds.w	r3, r8, r3
 8005b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b40:	462b      	mov	r3, r5
 8005b42:	eb49 0303 	adc.w	r3, r9, r3
 8005b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b5e:	460b      	mov	r3, r1
 8005b60:	18db      	adds	r3, r3, r3
 8005b62:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b64:	4613      	mov	r3, r2
 8005b66:	eb42 0303 	adc.w	r3, r2, r3
 8005b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b74:	f7fb f870 	bl	8000c58 <__aeabi_uldivmod>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	4b61      	ldr	r3, [pc, #388]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b82:	095b      	lsrs	r3, r3, #5
 8005b84:	011c      	lsls	r4, r3, #4
 8005b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b98:	4642      	mov	r2, r8
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	1891      	adds	r1, r2, r2
 8005b9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ba0:	415b      	adcs	r3, r3
 8005ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ba8:	4641      	mov	r1, r8
 8005baa:	eb12 0a01 	adds.w	sl, r2, r1
 8005bae:	4649      	mov	r1, r9
 8005bb0:	eb43 0b01 	adc.w	fp, r3, r1
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bc8:	4692      	mov	sl, r2
 8005bca:	469b      	mov	fp, r3
 8005bcc:	4643      	mov	r3, r8
 8005bce:	eb1a 0303 	adds.w	r3, sl, r3
 8005bd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	eb4b 0303 	adc.w	r3, fp, r3
 8005bdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	18db      	adds	r3, r3, r3
 8005bf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	eb42 0303 	adc.w	r3, r2, r3
 8005c00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c0a:	f7fb f825 	bl	8000c58 <__aeabi_uldivmod>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	4b3b      	ldr	r3, [pc, #236]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005c16:	fba3 2301 	umull	r2, r3, r3, r1
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	2264      	movs	r2, #100	@ 0x64
 8005c1e:	fb02 f303 	mul.w	r3, r2, r3
 8005c22:	1acb      	subs	r3, r1, r3
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c2a:	4b36      	ldr	r3, [pc, #216]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005c2c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c30:	095b      	lsrs	r3, r3, #5
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c38:	441c      	add	r4, r3
 8005c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c4c:	4642      	mov	r2, r8
 8005c4e:	464b      	mov	r3, r9
 8005c50:	1891      	adds	r1, r2, r2
 8005c52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c54:	415b      	adcs	r3, r3
 8005c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c5c:	4641      	mov	r1, r8
 8005c5e:	1851      	adds	r1, r2, r1
 8005c60:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c62:	4649      	mov	r1, r9
 8005c64:	414b      	adcs	r3, r1
 8005c66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c68:	f04f 0200 	mov.w	r2, #0
 8005c6c:	f04f 0300 	mov.w	r3, #0
 8005c70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c74:	4659      	mov	r1, fp
 8005c76:	00cb      	lsls	r3, r1, #3
 8005c78:	4651      	mov	r1, sl
 8005c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c7e:	4651      	mov	r1, sl
 8005c80:	00ca      	lsls	r2, r1, #3
 8005c82:	4610      	mov	r0, r2
 8005c84:	4619      	mov	r1, r3
 8005c86:	4603      	mov	r3, r0
 8005c88:	4642      	mov	r2, r8
 8005c8a:	189b      	adds	r3, r3, r2
 8005c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c90:	464b      	mov	r3, r9
 8005c92:	460a      	mov	r2, r1
 8005c94:	eb42 0303 	adc.w	r3, r2, r3
 8005c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ca8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	18db      	adds	r3, r3, r3
 8005cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	eb42 0303 	adc.w	r3, r2, r3
 8005cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cc6:	f7fa ffc7 	bl	8000c58 <__aeabi_uldivmod>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4b0d      	ldr	r3, [pc, #52]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8005cd4:	095b      	lsrs	r3, r3, #5
 8005cd6:	2164      	movs	r1, #100	@ 0x64
 8005cd8:	fb01 f303 	mul.w	r3, r1, r3
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	00db      	lsls	r3, r3, #3
 8005ce0:	3332      	adds	r3, #50	@ 0x32
 8005ce2:	4a08      	ldr	r2, [pc, #32]	@ (8005d04 <UART_SetConfig+0x2d4>)
 8005ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ce8:	095b      	lsrs	r3, r3, #5
 8005cea:	f003 0207 	and.w	r2, r3, #7
 8005cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4422      	add	r2, r4
 8005cf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cf8:	e106      	b.n	8005f08 <UART_SetConfig+0x4d8>
 8005cfa:	bf00      	nop
 8005cfc:	40011000 	.word	0x40011000
 8005d00:	40011400 	.word	0x40011400
 8005d04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d1a:	4642      	mov	r2, r8
 8005d1c:	464b      	mov	r3, r9
 8005d1e:	1891      	adds	r1, r2, r2
 8005d20:	6239      	str	r1, [r7, #32]
 8005d22:	415b      	adcs	r3, r3
 8005d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d2a:	4641      	mov	r1, r8
 8005d2c:	1854      	adds	r4, r2, r1
 8005d2e:	4649      	mov	r1, r9
 8005d30:	eb43 0501 	adc.w	r5, r3, r1
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	f04f 0300 	mov.w	r3, #0
 8005d3c:	00eb      	lsls	r3, r5, #3
 8005d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d42:	00e2      	lsls	r2, r4, #3
 8005d44:	4614      	mov	r4, r2
 8005d46:	461d      	mov	r5, r3
 8005d48:	4643      	mov	r3, r8
 8005d4a:	18e3      	adds	r3, r4, r3
 8005d4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d50:	464b      	mov	r3, r9
 8005d52:	eb45 0303 	adc.w	r3, r5, r3
 8005d56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d6a:	f04f 0200 	mov.w	r2, #0
 8005d6e:	f04f 0300 	mov.w	r3, #0
 8005d72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d76:	4629      	mov	r1, r5
 8005d78:	008b      	lsls	r3, r1, #2
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d80:	4621      	mov	r1, r4
 8005d82:	008a      	lsls	r2, r1, #2
 8005d84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d88:	f7fa ff66 	bl	8000c58 <__aeabi_uldivmod>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4b60      	ldr	r3, [pc, #384]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005d92:	fba3 2302 	umull	r2, r3, r3, r2
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	011c      	lsls	r4, r3, #4
 8005d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005da4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005da8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005dac:	4642      	mov	r2, r8
 8005dae:	464b      	mov	r3, r9
 8005db0:	1891      	adds	r1, r2, r2
 8005db2:	61b9      	str	r1, [r7, #24]
 8005db4:	415b      	adcs	r3, r3
 8005db6:	61fb      	str	r3, [r7, #28]
 8005db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	1851      	adds	r1, r2, r1
 8005dc0:	6139      	str	r1, [r7, #16]
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	414b      	adcs	r3, r1
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	f04f 0200 	mov.w	r2, #0
 8005dcc:	f04f 0300 	mov.w	r3, #0
 8005dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dd4:	4659      	mov	r1, fp
 8005dd6:	00cb      	lsls	r3, r1, #3
 8005dd8:	4651      	mov	r1, sl
 8005dda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dde:	4651      	mov	r1, sl
 8005de0:	00ca      	lsls	r2, r1, #3
 8005de2:	4610      	mov	r0, r2
 8005de4:	4619      	mov	r1, r3
 8005de6:	4603      	mov	r3, r0
 8005de8:	4642      	mov	r2, r8
 8005dea:	189b      	adds	r3, r3, r2
 8005dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005df0:	464b      	mov	r3, r9
 8005df2:	460a      	mov	r2, r1
 8005df4:	eb42 0303 	adc.w	r3, r2, r3
 8005df8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e14:	4649      	mov	r1, r9
 8005e16:	008b      	lsls	r3, r1, #2
 8005e18:	4641      	mov	r1, r8
 8005e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e1e:	4641      	mov	r1, r8
 8005e20:	008a      	lsls	r2, r1, #2
 8005e22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e26:	f7fa ff17 	bl	8000c58 <__aeabi_uldivmod>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4b38      	ldr	r3, [pc, #224]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005e32:	fba3 2301 	umull	r2, r3, r3, r1
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2264      	movs	r2, #100	@ 0x64
 8005e3a:	fb02 f303 	mul.w	r3, r2, r3
 8005e3e:	1acb      	subs	r3, r1, r3
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	3332      	adds	r3, #50	@ 0x32
 8005e44:	4a33      	ldr	r2, [pc, #204]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e50:	441c      	add	r4, r3
 8005e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e56:	2200      	movs	r2, #0
 8005e58:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	1891      	adds	r1, r2, r2
 8005e66:	60b9      	str	r1, [r7, #8]
 8005e68:	415b      	adcs	r3, r3
 8005e6a:	60fb      	str	r3, [r7, #12]
 8005e6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e70:	4641      	mov	r1, r8
 8005e72:	1851      	adds	r1, r2, r1
 8005e74:	6039      	str	r1, [r7, #0]
 8005e76:	4649      	mov	r1, r9
 8005e78:	414b      	adcs	r3, r1
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e88:	4659      	mov	r1, fp
 8005e8a:	00cb      	lsls	r3, r1, #3
 8005e8c:	4651      	mov	r1, sl
 8005e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e92:	4651      	mov	r1, sl
 8005e94:	00ca      	lsls	r2, r1, #3
 8005e96:	4610      	mov	r0, r2
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	4642      	mov	r2, r8
 8005e9e:	189b      	adds	r3, r3, r2
 8005ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	460a      	mov	r2, r1
 8005ea6:	eb42 0303 	adc.w	r3, r2, r3
 8005eaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005eb8:	f04f 0200 	mov.w	r2, #0
 8005ebc:	f04f 0300 	mov.w	r3, #0
 8005ec0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	008b      	lsls	r3, r1, #2
 8005ec8:	4641      	mov	r1, r8
 8005eca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ece:	4641      	mov	r1, r8
 8005ed0:	008a      	lsls	r2, r1, #2
 8005ed2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ed6:	f7fa febf 	bl	8000c58 <__aeabi_uldivmod>
 8005eda:	4602      	mov	r2, r0
 8005edc:	460b      	mov	r3, r1
 8005ede:	4b0d      	ldr	r3, [pc, #52]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	2164      	movs	r1, #100	@ 0x64
 8005ee8:	fb01 f303 	mul.w	r3, r1, r3
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	011b      	lsls	r3, r3, #4
 8005ef0:	3332      	adds	r3, #50	@ 0x32
 8005ef2:	4a08      	ldr	r2, [pc, #32]	@ (8005f14 <UART_SetConfig+0x4e4>)
 8005ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef8:	095b      	lsrs	r3, r3, #5
 8005efa:	f003 020f 	and.w	r2, r3, #15
 8005efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4422      	add	r2, r4
 8005f06:	609a      	str	r2, [r3, #8]
}
 8005f08:	bf00      	nop
 8005f0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f14:	51eb851f 	.word	0x51eb851f

08005f18 <__cvt>:
 8005f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1c:	ec57 6b10 	vmov	r6, r7, d0
 8005f20:	2f00      	cmp	r7, #0
 8005f22:	460c      	mov	r4, r1
 8005f24:	4619      	mov	r1, r3
 8005f26:	463b      	mov	r3, r7
 8005f28:	bfbb      	ittet	lt
 8005f2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f2e:	461f      	movlt	r7, r3
 8005f30:	2300      	movge	r3, #0
 8005f32:	232d      	movlt	r3, #45	@ 0x2d
 8005f34:	700b      	strb	r3, [r1, #0]
 8005f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f3c:	4691      	mov	r9, r2
 8005f3e:	f023 0820 	bic.w	r8, r3, #32
 8005f42:	bfbc      	itt	lt
 8005f44:	4632      	movlt	r2, r6
 8005f46:	4616      	movlt	r6, r2
 8005f48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f4c:	d005      	beq.n	8005f5a <__cvt+0x42>
 8005f4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f52:	d100      	bne.n	8005f56 <__cvt+0x3e>
 8005f54:	3401      	adds	r4, #1
 8005f56:	2102      	movs	r1, #2
 8005f58:	e000      	b.n	8005f5c <__cvt+0x44>
 8005f5a:	2103      	movs	r1, #3
 8005f5c:	ab03      	add	r3, sp, #12
 8005f5e:	9301      	str	r3, [sp, #4]
 8005f60:	ab02      	add	r3, sp, #8
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	ec47 6b10 	vmov	d0, r6, r7
 8005f68:	4653      	mov	r3, sl
 8005f6a:	4622      	mov	r2, r4
 8005f6c:	f000 fe70 	bl	8006c50 <_dtoa_r>
 8005f70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f74:	4605      	mov	r5, r0
 8005f76:	d119      	bne.n	8005fac <__cvt+0x94>
 8005f78:	f019 0f01 	tst.w	r9, #1
 8005f7c:	d00e      	beq.n	8005f9c <__cvt+0x84>
 8005f7e:	eb00 0904 	add.w	r9, r0, r4
 8005f82:	2200      	movs	r2, #0
 8005f84:	2300      	movs	r3, #0
 8005f86:	4630      	mov	r0, r6
 8005f88:	4639      	mov	r1, r7
 8005f8a:	f7fa fda5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f8e:	b108      	cbz	r0, 8005f94 <__cvt+0x7c>
 8005f90:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f94:	2230      	movs	r2, #48	@ 0x30
 8005f96:	9b03      	ldr	r3, [sp, #12]
 8005f98:	454b      	cmp	r3, r9
 8005f9a:	d31e      	bcc.n	8005fda <__cvt+0xc2>
 8005f9c:	9b03      	ldr	r3, [sp, #12]
 8005f9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fa0:	1b5b      	subs	r3, r3, r5
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	b004      	add	sp, #16
 8005fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fb0:	eb00 0904 	add.w	r9, r0, r4
 8005fb4:	d1e5      	bne.n	8005f82 <__cvt+0x6a>
 8005fb6:	7803      	ldrb	r3, [r0, #0]
 8005fb8:	2b30      	cmp	r3, #48	@ 0x30
 8005fba:	d10a      	bne.n	8005fd2 <__cvt+0xba>
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	4639      	mov	r1, r7
 8005fc4:	f7fa fd88 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fc8:	b918      	cbnz	r0, 8005fd2 <__cvt+0xba>
 8005fca:	f1c4 0401 	rsb	r4, r4, #1
 8005fce:	f8ca 4000 	str.w	r4, [sl]
 8005fd2:	f8da 3000 	ldr.w	r3, [sl]
 8005fd6:	4499      	add	r9, r3
 8005fd8:	e7d3      	b.n	8005f82 <__cvt+0x6a>
 8005fda:	1c59      	adds	r1, r3, #1
 8005fdc:	9103      	str	r1, [sp, #12]
 8005fde:	701a      	strb	r2, [r3, #0]
 8005fe0:	e7d9      	b.n	8005f96 <__cvt+0x7e>

08005fe2 <__exponent>:
 8005fe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	bfba      	itte	lt
 8005fe8:	4249      	neglt	r1, r1
 8005fea:	232d      	movlt	r3, #45	@ 0x2d
 8005fec:	232b      	movge	r3, #43	@ 0x2b
 8005fee:	2909      	cmp	r1, #9
 8005ff0:	7002      	strb	r2, [r0, #0]
 8005ff2:	7043      	strb	r3, [r0, #1]
 8005ff4:	dd29      	ble.n	800604a <__exponent+0x68>
 8005ff6:	f10d 0307 	add.w	r3, sp, #7
 8005ffa:	461d      	mov	r5, r3
 8005ffc:	270a      	movs	r7, #10
 8005ffe:	461a      	mov	r2, r3
 8006000:	fbb1 f6f7 	udiv	r6, r1, r7
 8006004:	fb07 1416 	mls	r4, r7, r6, r1
 8006008:	3430      	adds	r4, #48	@ 0x30
 800600a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800600e:	460c      	mov	r4, r1
 8006010:	2c63      	cmp	r4, #99	@ 0x63
 8006012:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006016:	4631      	mov	r1, r6
 8006018:	dcf1      	bgt.n	8005ffe <__exponent+0x1c>
 800601a:	3130      	adds	r1, #48	@ 0x30
 800601c:	1e94      	subs	r4, r2, #2
 800601e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006022:	1c41      	adds	r1, r0, #1
 8006024:	4623      	mov	r3, r4
 8006026:	42ab      	cmp	r3, r5
 8006028:	d30a      	bcc.n	8006040 <__exponent+0x5e>
 800602a:	f10d 0309 	add.w	r3, sp, #9
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	42ac      	cmp	r4, r5
 8006032:	bf88      	it	hi
 8006034:	2300      	movhi	r3, #0
 8006036:	3302      	adds	r3, #2
 8006038:	4403      	add	r3, r0
 800603a:	1a18      	subs	r0, r3, r0
 800603c:	b003      	add	sp, #12
 800603e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006040:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006044:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006048:	e7ed      	b.n	8006026 <__exponent+0x44>
 800604a:	2330      	movs	r3, #48	@ 0x30
 800604c:	3130      	adds	r1, #48	@ 0x30
 800604e:	7083      	strb	r3, [r0, #2]
 8006050:	70c1      	strb	r1, [r0, #3]
 8006052:	1d03      	adds	r3, r0, #4
 8006054:	e7f1      	b.n	800603a <__exponent+0x58>
	...

08006058 <_printf_float>:
 8006058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	b08d      	sub	sp, #52	@ 0x34
 800605e:	460c      	mov	r4, r1
 8006060:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006064:	4616      	mov	r6, r2
 8006066:	461f      	mov	r7, r3
 8006068:	4605      	mov	r5, r0
 800606a:	f000 fcef 	bl	8006a4c <_localeconv_r>
 800606e:	6803      	ldr	r3, [r0, #0]
 8006070:	9304      	str	r3, [sp, #16]
 8006072:	4618      	mov	r0, r3
 8006074:	f7fa f904 	bl	8000280 <strlen>
 8006078:	2300      	movs	r3, #0
 800607a:	930a      	str	r3, [sp, #40]	@ 0x28
 800607c:	f8d8 3000 	ldr.w	r3, [r8]
 8006080:	9005      	str	r0, [sp, #20]
 8006082:	3307      	adds	r3, #7
 8006084:	f023 0307 	bic.w	r3, r3, #7
 8006088:	f103 0208 	add.w	r2, r3, #8
 800608c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006090:	f8d4 b000 	ldr.w	fp, [r4]
 8006094:	f8c8 2000 	str.w	r2, [r8]
 8006098:	e9d3 8900 	ldrd	r8, r9, [r3]
 800609c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060a0:	9307      	str	r3, [sp, #28]
 80060a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80060a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060ae:	4b9c      	ldr	r3, [pc, #624]	@ (8006320 <_printf_float+0x2c8>)
 80060b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060b4:	f7fa fd42 	bl	8000b3c <__aeabi_dcmpun>
 80060b8:	bb70      	cbnz	r0, 8006118 <_printf_float+0xc0>
 80060ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060be:	4b98      	ldr	r3, [pc, #608]	@ (8006320 <_printf_float+0x2c8>)
 80060c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060c4:	f7fa fd1c 	bl	8000b00 <__aeabi_dcmple>
 80060c8:	bb30      	cbnz	r0, 8006118 <_printf_float+0xc0>
 80060ca:	2200      	movs	r2, #0
 80060cc:	2300      	movs	r3, #0
 80060ce:	4640      	mov	r0, r8
 80060d0:	4649      	mov	r1, r9
 80060d2:	f7fa fd0b 	bl	8000aec <__aeabi_dcmplt>
 80060d6:	b110      	cbz	r0, 80060de <_printf_float+0x86>
 80060d8:	232d      	movs	r3, #45	@ 0x2d
 80060da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060de:	4a91      	ldr	r2, [pc, #580]	@ (8006324 <_printf_float+0x2cc>)
 80060e0:	4b91      	ldr	r3, [pc, #580]	@ (8006328 <_printf_float+0x2d0>)
 80060e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060e6:	bf8c      	ite	hi
 80060e8:	4690      	movhi	r8, r2
 80060ea:	4698      	movls	r8, r3
 80060ec:	2303      	movs	r3, #3
 80060ee:	6123      	str	r3, [r4, #16]
 80060f0:	f02b 0304 	bic.w	r3, fp, #4
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	f04f 0900 	mov.w	r9, #0
 80060fa:	9700      	str	r7, [sp, #0]
 80060fc:	4633      	mov	r3, r6
 80060fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006100:	4621      	mov	r1, r4
 8006102:	4628      	mov	r0, r5
 8006104:	f000 f9d2 	bl	80064ac <_printf_common>
 8006108:	3001      	adds	r0, #1
 800610a:	f040 808d 	bne.w	8006228 <_printf_float+0x1d0>
 800610e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006112:	b00d      	add	sp, #52	@ 0x34
 8006114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006118:	4642      	mov	r2, r8
 800611a:	464b      	mov	r3, r9
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa fd0c 	bl	8000b3c <__aeabi_dcmpun>
 8006124:	b140      	cbz	r0, 8006138 <_printf_float+0xe0>
 8006126:	464b      	mov	r3, r9
 8006128:	2b00      	cmp	r3, #0
 800612a:	bfbc      	itt	lt
 800612c:	232d      	movlt	r3, #45	@ 0x2d
 800612e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006132:	4a7e      	ldr	r2, [pc, #504]	@ (800632c <_printf_float+0x2d4>)
 8006134:	4b7e      	ldr	r3, [pc, #504]	@ (8006330 <_printf_float+0x2d8>)
 8006136:	e7d4      	b.n	80060e2 <_printf_float+0x8a>
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800613e:	9206      	str	r2, [sp, #24]
 8006140:	1c5a      	adds	r2, r3, #1
 8006142:	d13b      	bne.n	80061bc <_printf_float+0x164>
 8006144:	2306      	movs	r3, #6
 8006146:	6063      	str	r3, [r4, #4]
 8006148:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800614c:	2300      	movs	r3, #0
 800614e:	6022      	str	r2, [r4, #0]
 8006150:	9303      	str	r3, [sp, #12]
 8006152:	ab0a      	add	r3, sp, #40	@ 0x28
 8006154:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006158:	ab09      	add	r3, sp, #36	@ 0x24
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	6861      	ldr	r1, [r4, #4]
 800615e:	ec49 8b10 	vmov	d0, r8, r9
 8006162:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006166:	4628      	mov	r0, r5
 8006168:	f7ff fed6 	bl	8005f18 <__cvt>
 800616c:	9b06      	ldr	r3, [sp, #24]
 800616e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006170:	2b47      	cmp	r3, #71	@ 0x47
 8006172:	4680      	mov	r8, r0
 8006174:	d129      	bne.n	80061ca <_printf_float+0x172>
 8006176:	1cc8      	adds	r0, r1, #3
 8006178:	db02      	blt.n	8006180 <_printf_float+0x128>
 800617a:	6863      	ldr	r3, [r4, #4]
 800617c:	4299      	cmp	r1, r3
 800617e:	dd41      	ble.n	8006204 <_printf_float+0x1ac>
 8006180:	f1aa 0a02 	sub.w	sl, sl, #2
 8006184:	fa5f fa8a 	uxtb.w	sl, sl
 8006188:	3901      	subs	r1, #1
 800618a:	4652      	mov	r2, sl
 800618c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006190:	9109      	str	r1, [sp, #36]	@ 0x24
 8006192:	f7ff ff26 	bl	8005fe2 <__exponent>
 8006196:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006198:	1813      	adds	r3, r2, r0
 800619a:	2a01      	cmp	r2, #1
 800619c:	4681      	mov	r9, r0
 800619e:	6123      	str	r3, [r4, #16]
 80061a0:	dc02      	bgt.n	80061a8 <_printf_float+0x150>
 80061a2:	6822      	ldr	r2, [r4, #0]
 80061a4:	07d2      	lsls	r2, r2, #31
 80061a6:	d501      	bpl.n	80061ac <_printf_float+0x154>
 80061a8:	3301      	adds	r3, #1
 80061aa:	6123      	str	r3, [r4, #16]
 80061ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d0a2      	beq.n	80060fa <_printf_float+0xa2>
 80061b4:	232d      	movs	r3, #45	@ 0x2d
 80061b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061ba:	e79e      	b.n	80060fa <_printf_float+0xa2>
 80061bc:	9a06      	ldr	r2, [sp, #24]
 80061be:	2a47      	cmp	r2, #71	@ 0x47
 80061c0:	d1c2      	bne.n	8006148 <_printf_float+0xf0>
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1c0      	bne.n	8006148 <_printf_float+0xf0>
 80061c6:	2301      	movs	r3, #1
 80061c8:	e7bd      	b.n	8006146 <_printf_float+0xee>
 80061ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061ce:	d9db      	bls.n	8006188 <_printf_float+0x130>
 80061d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80061d4:	d118      	bne.n	8006208 <_printf_float+0x1b0>
 80061d6:	2900      	cmp	r1, #0
 80061d8:	6863      	ldr	r3, [r4, #4]
 80061da:	dd0b      	ble.n	80061f4 <_printf_float+0x19c>
 80061dc:	6121      	str	r1, [r4, #16]
 80061de:	b913      	cbnz	r3, 80061e6 <_printf_float+0x18e>
 80061e0:	6822      	ldr	r2, [r4, #0]
 80061e2:	07d0      	lsls	r0, r2, #31
 80061e4:	d502      	bpl.n	80061ec <_printf_float+0x194>
 80061e6:	3301      	adds	r3, #1
 80061e8:	440b      	add	r3, r1
 80061ea:	6123      	str	r3, [r4, #16]
 80061ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80061ee:	f04f 0900 	mov.w	r9, #0
 80061f2:	e7db      	b.n	80061ac <_printf_float+0x154>
 80061f4:	b913      	cbnz	r3, 80061fc <_printf_float+0x1a4>
 80061f6:	6822      	ldr	r2, [r4, #0]
 80061f8:	07d2      	lsls	r2, r2, #31
 80061fa:	d501      	bpl.n	8006200 <_printf_float+0x1a8>
 80061fc:	3302      	adds	r3, #2
 80061fe:	e7f4      	b.n	80061ea <_printf_float+0x192>
 8006200:	2301      	movs	r3, #1
 8006202:	e7f2      	b.n	80061ea <_printf_float+0x192>
 8006204:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800620a:	4299      	cmp	r1, r3
 800620c:	db05      	blt.n	800621a <_printf_float+0x1c2>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	6121      	str	r1, [r4, #16]
 8006212:	07d8      	lsls	r0, r3, #31
 8006214:	d5ea      	bpl.n	80061ec <_printf_float+0x194>
 8006216:	1c4b      	adds	r3, r1, #1
 8006218:	e7e7      	b.n	80061ea <_printf_float+0x192>
 800621a:	2900      	cmp	r1, #0
 800621c:	bfd4      	ite	le
 800621e:	f1c1 0202 	rsble	r2, r1, #2
 8006222:	2201      	movgt	r2, #1
 8006224:	4413      	add	r3, r2
 8006226:	e7e0      	b.n	80061ea <_printf_float+0x192>
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	055a      	lsls	r2, r3, #21
 800622c:	d407      	bmi.n	800623e <_printf_float+0x1e6>
 800622e:	6923      	ldr	r3, [r4, #16]
 8006230:	4642      	mov	r2, r8
 8006232:	4631      	mov	r1, r6
 8006234:	4628      	mov	r0, r5
 8006236:	47b8      	blx	r7
 8006238:	3001      	adds	r0, #1
 800623a:	d12b      	bne.n	8006294 <_printf_float+0x23c>
 800623c:	e767      	b.n	800610e <_printf_float+0xb6>
 800623e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006242:	f240 80dd 	bls.w	8006400 <_printf_float+0x3a8>
 8006246:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800624a:	2200      	movs	r2, #0
 800624c:	2300      	movs	r3, #0
 800624e:	f7fa fc43 	bl	8000ad8 <__aeabi_dcmpeq>
 8006252:	2800      	cmp	r0, #0
 8006254:	d033      	beq.n	80062be <_printf_float+0x266>
 8006256:	4a37      	ldr	r2, [pc, #220]	@ (8006334 <_printf_float+0x2dc>)
 8006258:	2301      	movs	r3, #1
 800625a:	4631      	mov	r1, r6
 800625c:	4628      	mov	r0, r5
 800625e:	47b8      	blx	r7
 8006260:	3001      	adds	r0, #1
 8006262:	f43f af54 	beq.w	800610e <_printf_float+0xb6>
 8006266:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800626a:	4543      	cmp	r3, r8
 800626c:	db02      	blt.n	8006274 <_printf_float+0x21c>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	07d8      	lsls	r0, r3, #31
 8006272:	d50f      	bpl.n	8006294 <_printf_float+0x23c>
 8006274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	47b8      	blx	r7
 800627e:	3001      	adds	r0, #1
 8006280:	f43f af45 	beq.w	800610e <_printf_float+0xb6>
 8006284:	f04f 0900 	mov.w	r9, #0
 8006288:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800628c:	f104 0a1a 	add.w	sl, r4, #26
 8006290:	45c8      	cmp	r8, r9
 8006292:	dc09      	bgt.n	80062a8 <_printf_float+0x250>
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	079b      	lsls	r3, r3, #30
 8006298:	f100 8103 	bmi.w	80064a2 <_printf_float+0x44a>
 800629c:	68e0      	ldr	r0, [r4, #12]
 800629e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062a0:	4298      	cmp	r0, r3
 80062a2:	bfb8      	it	lt
 80062a4:	4618      	movlt	r0, r3
 80062a6:	e734      	b.n	8006112 <_printf_float+0xba>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4652      	mov	r2, sl
 80062ac:	4631      	mov	r1, r6
 80062ae:	4628      	mov	r0, r5
 80062b0:	47b8      	blx	r7
 80062b2:	3001      	adds	r0, #1
 80062b4:	f43f af2b 	beq.w	800610e <_printf_float+0xb6>
 80062b8:	f109 0901 	add.w	r9, r9, #1
 80062bc:	e7e8      	b.n	8006290 <_printf_float+0x238>
 80062be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	dc39      	bgt.n	8006338 <_printf_float+0x2e0>
 80062c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006334 <_printf_float+0x2dc>)
 80062c6:	2301      	movs	r3, #1
 80062c8:	4631      	mov	r1, r6
 80062ca:	4628      	mov	r0, r5
 80062cc:	47b8      	blx	r7
 80062ce:	3001      	adds	r0, #1
 80062d0:	f43f af1d 	beq.w	800610e <_printf_float+0xb6>
 80062d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062d8:	ea59 0303 	orrs.w	r3, r9, r3
 80062dc:	d102      	bne.n	80062e4 <_printf_float+0x28c>
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	07d9      	lsls	r1, r3, #31
 80062e2:	d5d7      	bpl.n	8006294 <_printf_float+0x23c>
 80062e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062e8:	4631      	mov	r1, r6
 80062ea:	4628      	mov	r0, r5
 80062ec:	47b8      	blx	r7
 80062ee:	3001      	adds	r0, #1
 80062f0:	f43f af0d 	beq.w	800610e <_printf_float+0xb6>
 80062f4:	f04f 0a00 	mov.w	sl, #0
 80062f8:	f104 0b1a 	add.w	fp, r4, #26
 80062fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062fe:	425b      	negs	r3, r3
 8006300:	4553      	cmp	r3, sl
 8006302:	dc01      	bgt.n	8006308 <_printf_float+0x2b0>
 8006304:	464b      	mov	r3, r9
 8006306:	e793      	b.n	8006230 <_printf_float+0x1d8>
 8006308:	2301      	movs	r3, #1
 800630a:	465a      	mov	r2, fp
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f aefb 	beq.w	800610e <_printf_float+0xb6>
 8006318:	f10a 0a01 	add.w	sl, sl, #1
 800631c:	e7ee      	b.n	80062fc <_printf_float+0x2a4>
 800631e:	bf00      	nop
 8006320:	7fefffff 	.word	0x7fefffff
 8006324:	08009d2c 	.word	0x08009d2c
 8006328:	08009d28 	.word	0x08009d28
 800632c:	08009d34 	.word	0x08009d34
 8006330:	08009d30 	.word	0x08009d30
 8006334:	08009d38 	.word	0x08009d38
 8006338:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800633a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800633e:	4553      	cmp	r3, sl
 8006340:	bfa8      	it	ge
 8006342:	4653      	movge	r3, sl
 8006344:	2b00      	cmp	r3, #0
 8006346:	4699      	mov	r9, r3
 8006348:	dc36      	bgt.n	80063b8 <_printf_float+0x360>
 800634a:	f04f 0b00 	mov.w	fp, #0
 800634e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006352:	f104 021a 	add.w	r2, r4, #26
 8006356:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006358:	9306      	str	r3, [sp, #24]
 800635a:	eba3 0309 	sub.w	r3, r3, r9
 800635e:	455b      	cmp	r3, fp
 8006360:	dc31      	bgt.n	80063c6 <_printf_float+0x36e>
 8006362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006364:	459a      	cmp	sl, r3
 8006366:	dc3a      	bgt.n	80063de <_printf_float+0x386>
 8006368:	6823      	ldr	r3, [r4, #0]
 800636a:	07da      	lsls	r2, r3, #31
 800636c:	d437      	bmi.n	80063de <_printf_float+0x386>
 800636e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006370:	ebaa 0903 	sub.w	r9, sl, r3
 8006374:	9b06      	ldr	r3, [sp, #24]
 8006376:	ebaa 0303 	sub.w	r3, sl, r3
 800637a:	4599      	cmp	r9, r3
 800637c:	bfa8      	it	ge
 800637e:	4699      	movge	r9, r3
 8006380:	f1b9 0f00 	cmp.w	r9, #0
 8006384:	dc33      	bgt.n	80063ee <_printf_float+0x396>
 8006386:	f04f 0800 	mov.w	r8, #0
 800638a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800638e:	f104 0b1a 	add.w	fp, r4, #26
 8006392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006394:	ebaa 0303 	sub.w	r3, sl, r3
 8006398:	eba3 0309 	sub.w	r3, r3, r9
 800639c:	4543      	cmp	r3, r8
 800639e:	f77f af79 	ble.w	8006294 <_printf_float+0x23c>
 80063a2:	2301      	movs	r3, #1
 80063a4:	465a      	mov	r2, fp
 80063a6:	4631      	mov	r1, r6
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	f43f aeae 	beq.w	800610e <_printf_float+0xb6>
 80063b2:	f108 0801 	add.w	r8, r8, #1
 80063b6:	e7ec      	b.n	8006392 <_printf_float+0x33a>
 80063b8:	4642      	mov	r2, r8
 80063ba:	4631      	mov	r1, r6
 80063bc:	4628      	mov	r0, r5
 80063be:	47b8      	blx	r7
 80063c0:	3001      	adds	r0, #1
 80063c2:	d1c2      	bne.n	800634a <_printf_float+0x2f2>
 80063c4:	e6a3      	b.n	800610e <_printf_float+0xb6>
 80063c6:	2301      	movs	r3, #1
 80063c8:	4631      	mov	r1, r6
 80063ca:	4628      	mov	r0, r5
 80063cc:	9206      	str	r2, [sp, #24]
 80063ce:	47b8      	blx	r7
 80063d0:	3001      	adds	r0, #1
 80063d2:	f43f ae9c 	beq.w	800610e <_printf_float+0xb6>
 80063d6:	9a06      	ldr	r2, [sp, #24]
 80063d8:	f10b 0b01 	add.w	fp, fp, #1
 80063dc:	e7bb      	b.n	8006356 <_printf_float+0x2fe>
 80063de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063e2:	4631      	mov	r1, r6
 80063e4:	4628      	mov	r0, r5
 80063e6:	47b8      	blx	r7
 80063e8:	3001      	adds	r0, #1
 80063ea:	d1c0      	bne.n	800636e <_printf_float+0x316>
 80063ec:	e68f      	b.n	800610e <_printf_float+0xb6>
 80063ee:	9a06      	ldr	r2, [sp, #24]
 80063f0:	464b      	mov	r3, r9
 80063f2:	4442      	add	r2, r8
 80063f4:	4631      	mov	r1, r6
 80063f6:	4628      	mov	r0, r5
 80063f8:	47b8      	blx	r7
 80063fa:	3001      	adds	r0, #1
 80063fc:	d1c3      	bne.n	8006386 <_printf_float+0x32e>
 80063fe:	e686      	b.n	800610e <_printf_float+0xb6>
 8006400:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006404:	f1ba 0f01 	cmp.w	sl, #1
 8006408:	dc01      	bgt.n	800640e <_printf_float+0x3b6>
 800640a:	07db      	lsls	r3, r3, #31
 800640c:	d536      	bpl.n	800647c <_printf_float+0x424>
 800640e:	2301      	movs	r3, #1
 8006410:	4642      	mov	r2, r8
 8006412:	4631      	mov	r1, r6
 8006414:	4628      	mov	r0, r5
 8006416:	47b8      	blx	r7
 8006418:	3001      	adds	r0, #1
 800641a:	f43f ae78 	beq.w	800610e <_printf_float+0xb6>
 800641e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006422:	4631      	mov	r1, r6
 8006424:	4628      	mov	r0, r5
 8006426:	47b8      	blx	r7
 8006428:	3001      	adds	r0, #1
 800642a:	f43f ae70 	beq.w	800610e <_printf_float+0xb6>
 800642e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006432:	2200      	movs	r2, #0
 8006434:	2300      	movs	r3, #0
 8006436:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800643a:	f7fa fb4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800643e:	b9c0      	cbnz	r0, 8006472 <_printf_float+0x41a>
 8006440:	4653      	mov	r3, sl
 8006442:	f108 0201 	add.w	r2, r8, #1
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	d10c      	bne.n	800646a <_printf_float+0x412>
 8006450:	e65d      	b.n	800610e <_printf_float+0xb6>
 8006452:	2301      	movs	r3, #1
 8006454:	465a      	mov	r2, fp
 8006456:	4631      	mov	r1, r6
 8006458:	4628      	mov	r0, r5
 800645a:	47b8      	blx	r7
 800645c:	3001      	adds	r0, #1
 800645e:	f43f ae56 	beq.w	800610e <_printf_float+0xb6>
 8006462:	f108 0801 	add.w	r8, r8, #1
 8006466:	45d0      	cmp	r8, sl
 8006468:	dbf3      	blt.n	8006452 <_printf_float+0x3fa>
 800646a:	464b      	mov	r3, r9
 800646c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006470:	e6df      	b.n	8006232 <_printf_float+0x1da>
 8006472:	f04f 0800 	mov.w	r8, #0
 8006476:	f104 0b1a 	add.w	fp, r4, #26
 800647a:	e7f4      	b.n	8006466 <_printf_float+0x40e>
 800647c:	2301      	movs	r3, #1
 800647e:	4642      	mov	r2, r8
 8006480:	e7e1      	b.n	8006446 <_printf_float+0x3ee>
 8006482:	2301      	movs	r3, #1
 8006484:	464a      	mov	r2, r9
 8006486:	4631      	mov	r1, r6
 8006488:	4628      	mov	r0, r5
 800648a:	47b8      	blx	r7
 800648c:	3001      	adds	r0, #1
 800648e:	f43f ae3e 	beq.w	800610e <_printf_float+0xb6>
 8006492:	f108 0801 	add.w	r8, r8, #1
 8006496:	68e3      	ldr	r3, [r4, #12]
 8006498:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800649a:	1a5b      	subs	r3, r3, r1
 800649c:	4543      	cmp	r3, r8
 800649e:	dcf0      	bgt.n	8006482 <_printf_float+0x42a>
 80064a0:	e6fc      	b.n	800629c <_printf_float+0x244>
 80064a2:	f04f 0800 	mov.w	r8, #0
 80064a6:	f104 0919 	add.w	r9, r4, #25
 80064aa:	e7f4      	b.n	8006496 <_printf_float+0x43e>

080064ac <_printf_common>:
 80064ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	4616      	mov	r6, r2
 80064b2:	4698      	mov	r8, r3
 80064b4:	688a      	ldr	r2, [r1, #8]
 80064b6:	690b      	ldr	r3, [r1, #16]
 80064b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064bc:	4293      	cmp	r3, r2
 80064be:	bfb8      	it	lt
 80064c0:	4613      	movlt	r3, r2
 80064c2:	6033      	str	r3, [r6, #0]
 80064c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064c8:	4607      	mov	r7, r0
 80064ca:	460c      	mov	r4, r1
 80064cc:	b10a      	cbz	r2, 80064d2 <_printf_common+0x26>
 80064ce:	3301      	adds	r3, #1
 80064d0:	6033      	str	r3, [r6, #0]
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	0699      	lsls	r1, r3, #26
 80064d6:	bf42      	ittt	mi
 80064d8:	6833      	ldrmi	r3, [r6, #0]
 80064da:	3302      	addmi	r3, #2
 80064dc:	6033      	strmi	r3, [r6, #0]
 80064de:	6825      	ldr	r5, [r4, #0]
 80064e0:	f015 0506 	ands.w	r5, r5, #6
 80064e4:	d106      	bne.n	80064f4 <_printf_common+0x48>
 80064e6:	f104 0a19 	add.w	sl, r4, #25
 80064ea:	68e3      	ldr	r3, [r4, #12]
 80064ec:	6832      	ldr	r2, [r6, #0]
 80064ee:	1a9b      	subs	r3, r3, r2
 80064f0:	42ab      	cmp	r3, r5
 80064f2:	dc26      	bgt.n	8006542 <_printf_common+0x96>
 80064f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064f8:	6822      	ldr	r2, [r4, #0]
 80064fa:	3b00      	subs	r3, #0
 80064fc:	bf18      	it	ne
 80064fe:	2301      	movne	r3, #1
 8006500:	0692      	lsls	r2, r2, #26
 8006502:	d42b      	bmi.n	800655c <_printf_common+0xb0>
 8006504:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006508:	4641      	mov	r1, r8
 800650a:	4638      	mov	r0, r7
 800650c:	47c8      	blx	r9
 800650e:	3001      	adds	r0, #1
 8006510:	d01e      	beq.n	8006550 <_printf_common+0xa4>
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	6922      	ldr	r2, [r4, #16]
 8006516:	f003 0306 	and.w	r3, r3, #6
 800651a:	2b04      	cmp	r3, #4
 800651c:	bf02      	ittt	eq
 800651e:	68e5      	ldreq	r5, [r4, #12]
 8006520:	6833      	ldreq	r3, [r6, #0]
 8006522:	1aed      	subeq	r5, r5, r3
 8006524:	68a3      	ldr	r3, [r4, #8]
 8006526:	bf0c      	ite	eq
 8006528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800652c:	2500      	movne	r5, #0
 800652e:	4293      	cmp	r3, r2
 8006530:	bfc4      	itt	gt
 8006532:	1a9b      	subgt	r3, r3, r2
 8006534:	18ed      	addgt	r5, r5, r3
 8006536:	2600      	movs	r6, #0
 8006538:	341a      	adds	r4, #26
 800653a:	42b5      	cmp	r5, r6
 800653c:	d11a      	bne.n	8006574 <_printf_common+0xc8>
 800653e:	2000      	movs	r0, #0
 8006540:	e008      	b.n	8006554 <_printf_common+0xa8>
 8006542:	2301      	movs	r3, #1
 8006544:	4652      	mov	r2, sl
 8006546:	4641      	mov	r1, r8
 8006548:	4638      	mov	r0, r7
 800654a:	47c8      	blx	r9
 800654c:	3001      	adds	r0, #1
 800654e:	d103      	bne.n	8006558 <_printf_common+0xac>
 8006550:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006558:	3501      	adds	r5, #1
 800655a:	e7c6      	b.n	80064ea <_printf_common+0x3e>
 800655c:	18e1      	adds	r1, r4, r3
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	2030      	movs	r0, #48	@ 0x30
 8006562:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006566:	4422      	add	r2, r4
 8006568:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800656c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006570:	3302      	adds	r3, #2
 8006572:	e7c7      	b.n	8006504 <_printf_common+0x58>
 8006574:	2301      	movs	r3, #1
 8006576:	4622      	mov	r2, r4
 8006578:	4641      	mov	r1, r8
 800657a:	4638      	mov	r0, r7
 800657c:	47c8      	blx	r9
 800657e:	3001      	adds	r0, #1
 8006580:	d0e6      	beq.n	8006550 <_printf_common+0xa4>
 8006582:	3601      	adds	r6, #1
 8006584:	e7d9      	b.n	800653a <_printf_common+0x8e>
	...

08006588 <_printf_i>:
 8006588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800658c:	7e0f      	ldrb	r7, [r1, #24]
 800658e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006590:	2f78      	cmp	r7, #120	@ 0x78
 8006592:	4691      	mov	r9, r2
 8006594:	4680      	mov	r8, r0
 8006596:	460c      	mov	r4, r1
 8006598:	469a      	mov	sl, r3
 800659a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800659e:	d807      	bhi.n	80065b0 <_printf_i+0x28>
 80065a0:	2f62      	cmp	r7, #98	@ 0x62
 80065a2:	d80a      	bhi.n	80065ba <_printf_i+0x32>
 80065a4:	2f00      	cmp	r7, #0
 80065a6:	f000 80d1 	beq.w	800674c <_printf_i+0x1c4>
 80065aa:	2f58      	cmp	r7, #88	@ 0x58
 80065ac:	f000 80b8 	beq.w	8006720 <_printf_i+0x198>
 80065b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065b8:	e03a      	b.n	8006630 <_printf_i+0xa8>
 80065ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065be:	2b15      	cmp	r3, #21
 80065c0:	d8f6      	bhi.n	80065b0 <_printf_i+0x28>
 80065c2:	a101      	add	r1, pc, #4	@ (adr r1, 80065c8 <_printf_i+0x40>)
 80065c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065c8:	08006621 	.word	0x08006621
 80065cc:	08006635 	.word	0x08006635
 80065d0:	080065b1 	.word	0x080065b1
 80065d4:	080065b1 	.word	0x080065b1
 80065d8:	080065b1 	.word	0x080065b1
 80065dc:	080065b1 	.word	0x080065b1
 80065e0:	08006635 	.word	0x08006635
 80065e4:	080065b1 	.word	0x080065b1
 80065e8:	080065b1 	.word	0x080065b1
 80065ec:	080065b1 	.word	0x080065b1
 80065f0:	080065b1 	.word	0x080065b1
 80065f4:	08006733 	.word	0x08006733
 80065f8:	0800665f 	.word	0x0800665f
 80065fc:	080066ed 	.word	0x080066ed
 8006600:	080065b1 	.word	0x080065b1
 8006604:	080065b1 	.word	0x080065b1
 8006608:	08006755 	.word	0x08006755
 800660c:	080065b1 	.word	0x080065b1
 8006610:	0800665f 	.word	0x0800665f
 8006614:	080065b1 	.word	0x080065b1
 8006618:	080065b1 	.word	0x080065b1
 800661c:	080066f5 	.word	0x080066f5
 8006620:	6833      	ldr	r3, [r6, #0]
 8006622:	1d1a      	adds	r2, r3, #4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	6032      	str	r2, [r6, #0]
 8006628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800662c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006630:	2301      	movs	r3, #1
 8006632:	e09c      	b.n	800676e <_printf_i+0x1e6>
 8006634:	6833      	ldr	r3, [r6, #0]
 8006636:	6820      	ldr	r0, [r4, #0]
 8006638:	1d19      	adds	r1, r3, #4
 800663a:	6031      	str	r1, [r6, #0]
 800663c:	0606      	lsls	r6, r0, #24
 800663e:	d501      	bpl.n	8006644 <_printf_i+0xbc>
 8006640:	681d      	ldr	r5, [r3, #0]
 8006642:	e003      	b.n	800664c <_printf_i+0xc4>
 8006644:	0645      	lsls	r5, r0, #25
 8006646:	d5fb      	bpl.n	8006640 <_printf_i+0xb8>
 8006648:	f9b3 5000 	ldrsh.w	r5, [r3]
 800664c:	2d00      	cmp	r5, #0
 800664e:	da03      	bge.n	8006658 <_printf_i+0xd0>
 8006650:	232d      	movs	r3, #45	@ 0x2d
 8006652:	426d      	negs	r5, r5
 8006654:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006658:	4858      	ldr	r0, [pc, #352]	@ (80067bc <_printf_i+0x234>)
 800665a:	230a      	movs	r3, #10
 800665c:	e011      	b.n	8006682 <_printf_i+0xfa>
 800665e:	6821      	ldr	r1, [r4, #0]
 8006660:	6833      	ldr	r3, [r6, #0]
 8006662:	0608      	lsls	r0, r1, #24
 8006664:	f853 5b04 	ldr.w	r5, [r3], #4
 8006668:	d402      	bmi.n	8006670 <_printf_i+0xe8>
 800666a:	0649      	lsls	r1, r1, #25
 800666c:	bf48      	it	mi
 800666e:	b2ad      	uxthmi	r5, r5
 8006670:	2f6f      	cmp	r7, #111	@ 0x6f
 8006672:	4852      	ldr	r0, [pc, #328]	@ (80067bc <_printf_i+0x234>)
 8006674:	6033      	str	r3, [r6, #0]
 8006676:	bf14      	ite	ne
 8006678:	230a      	movne	r3, #10
 800667a:	2308      	moveq	r3, #8
 800667c:	2100      	movs	r1, #0
 800667e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006682:	6866      	ldr	r6, [r4, #4]
 8006684:	60a6      	str	r6, [r4, #8]
 8006686:	2e00      	cmp	r6, #0
 8006688:	db05      	blt.n	8006696 <_printf_i+0x10e>
 800668a:	6821      	ldr	r1, [r4, #0]
 800668c:	432e      	orrs	r6, r5
 800668e:	f021 0104 	bic.w	r1, r1, #4
 8006692:	6021      	str	r1, [r4, #0]
 8006694:	d04b      	beq.n	800672e <_printf_i+0x1a6>
 8006696:	4616      	mov	r6, r2
 8006698:	fbb5 f1f3 	udiv	r1, r5, r3
 800669c:	fb03 5711 	mls	r7, r3, r1, r5
 80066a0:	5dc7      	ldrb	r7, [r0, r7]
 80066a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066a6:	462f      	mov	r7, r5
 80066a8:	42bb      	cmp	r3, r7
 80066aa:	460d      	mov	r5, r1
 80066ac:	d9f4      	bls.n	8006698 <_printf_i+0x110>
 80066ae:	2b08      	cmp	r3, #8
 80066b0:	d10b      	bne.n	80066ca <_printf_i+0x142>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	07df      	lsls	r7, r3, #31
 80066b6:	d508      	bpl.n	80066ca <_printf_i+0x142>
 80066b8:	6923      	ldr	r3, [r4, #16]
 80066ba:	6861      	ldr	r1, [r4, #4]
 80066bc:	4299      	cmp	r1, r3
 80066be:	bfde      	ittt	le
 80066c0:	2330      	movle	r3, #48	@ 0x30
 80066c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066c6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80066ca:	1b92      	subs	r2, r2, r6
 80066cc:	6122      	str	r2, [r4, #16]
 80066ce:	f8cd a000 	str.w	sl, [sp]
 80066d2:	464b      	mov	r3, r9
 80066d4:	aa03      	add	r2, sp, #12
 80066d6:	4621      	mov	r1, r4
 80066d8:	4640      	mov	r0, r8
 80066da:	f7ff fee7 	bl	80064ac <_printf_common>
 80066de:	3001      	adds	r0, #1
 80066e0:	d14a      	bne.n	8006778 <_printf_i+0x1f0>
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066e6:	b004      	add	sp, #16
 80066e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	f043 0320 	orr.w	r3, r3, #32
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	4832      	ldr	r0, [pc, #200]	@ (80067c0 <_printf_i+0x238>)
 80066f6:	2778      	movs	r7, #120	@ 0x78
 80066f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	6831      	ldr	r1, [r6, #0]
 8006700:	061f      	lsls	r7, r3, #24
 8006702:	f851 5b04 	ldr.w	r5, [r1], #4
 8006706:	d402      	bmi.n	800670e <_printf_i+0x186>
 8006708:	065f      	lsls	r7, r3, #25
 800670a:	bf48      	it	mi
 800670c:	b2ad      	uxthmi	r5, r5
 800670e:	6031      	str	r1, [r6, #0]
 8006710:	07d9      	lsls	r1, r3, #31
 8006712:	bf44      	itt	mi
 8006714:	f043 0320 	orrmi.w	r3, r3, #32
 8006718:	6023      	strmi	r3, [r4, #0]
 800671a:	b11d      	cbz	r5, 8006724 <_printf_i+0x19c>
 800671c:	2310      	movs	r3, #16
 800671e:	e7ad      	b.n	800667c <_printf_i+0xf4>
 8006720:	4826      	ldr	r0, [pc, #152]	@ (80067bc <_printf_i+0x234>)
 8006722:	e7e9      	b.n	80066f8 <_printf_i+0x170>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	f023 0320 	bic.w	r3, r3, #32
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	e7f6      	b.n	800671c <_printf_i+0x194>
 800672e:	4616      	mov	r6, r2
 8006730:	e7bd      	b.n	80066ae <_printf_i+0x126>
 8006732:	6833      	ldr	r3, [r6, #0]
 8006734:	6825      	ldr	r5, [r4, #0]
 8006736:	6961      	ldr	r1, [r4, #20]
 8006738:	1d18      	adds	r0, r3, #4
 800673a:	6030      	str	r0, [r6, #0]
 800673c:	062e      	lsls	r6, r5, #24
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	d501      	bpl.n	8006746 <_printf_i+0x1be>
 8006742:	6019      	str	r1, [r3, #0]
 8006744:	e002      	b.n	800674c <_printf_i+0x1c4>
 8006746:	0668      	lsls	r0, r5, #25
 8006748:	d5fb      	bpl.n	8006742 <_printf_i+0x1ba>
 800674a:	8019      	strh	r1, [r3, #0]
 800674c:	2300      	movs	r3, #0
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	4616      	mov	r6, r2
 8006752:	e7bc      	b.n	80066ce <_printf_i+0x146>
 8006754:	6833      	ldr	r3, [r6, #0]
 8006756:	1d1a      	adds	r2, r3, #4
 8006758:	6032      	str	r2, [r6, #0]
 800675a:	681e      	ldr	r6, [r3, #0]
 800675c:	6862      	ldr	r2, [r4, #4]
 800675e:	2100      	movs	r1, #0
 8006760:	4630      	mov	r0, r6
 8006762:	f7f9 fd3d 	bl	80001e0 <memchr>
 8006766:	b108      	cbz	r0, 800676c <_printf_i+0x1e4>
 8006768:	1b80      	subs	r0, r0, r6
 800676a:	6060      	str	r0, [r4, #4]
 800676c:	6863      	ldr	r3, [r4, #4]
 800676e:	6123      	str	r3, [r4, #16]
 8006770:	2300      	movs	r3, #0
 8006772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006776:	e7aa      	b.n	80066ce <_printf_i+0x146>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	4632      	mov	r2, r6
 800677c:	4649      	mov	r1, r9
 800677e:	4640      	mov	r0, r8
 8006780:	47d0      	blx	sl
 8006782:	3001      	adds	r0, #1
 8006784:	d0ad      	beq.n	80066e2 <_printf_i+0x15a>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	079b      	lsls	r3, r3, #30
 800678a:	d413      	bmi.n	80067b4 <_printf_i+0x22c>
 800678c:	68e0      	ldr	r0, [r4, #12]
 800678e:	9b03      	ldr	r3, [sp, #12]
 8006790:	4298      	cmp	r0, r3
 8006792:	bfb8      	it	lt
 8006794:	4618      	movlt	r0, r3
 8006796:	e7a6      	b.n	80066e6 <_printf_i+0x15e>
 8006798:	2301      	movs	r3, #1
 800679a:	4632      	mov	r2, r6
 800679c:	4649      	mov	r1, r9
 800679e:	4640      	mov	r0, r8
 80067a0:	47d0      	blx	sl
 80067a2:	3001      	adds	r0, #1
 80067a4:	d09d      	beq.n	80066e2 <_printf_i+0x15a>
 80067a6:	3501      	adds	r5, #1
 80067a8:	68e3      	ldr	r3, [r4, #12]
 80067aa:	9903      	ldr	r1, [sp, #12]
 80067ac:	1a5b      	subs	r3, r3, r1
 80067ae:	42ab      	cmp	r3, r5
 80067b0:	dcf2      	bgt.n	8006798 <_printf_i+0x210>
 80067b2:	e7eb      	b.n	800678c <_printf_i+0x204>
 80067b4:	2500      	movs	r5, #0
 80067b6:	f104 0619 	add.w	r6, r4, #25
 80067ba:	e7f5      	b.n	80067a8 <_printf_i+0x220>
 80067bc:	08009d3a 	.word	0x08009d3a
 80067c0:	08009d4b 	.word	0x08009d4b

080067c4 <std>:
 80067c4:	2300      	movs	r3, #0
 80067c6:	b510      	push	{r4, lr}
 80067c8:	4604      	mov	r4, r0
 80067ca:	e9c0 3300 	strd	r3, r3, [r0]
 80067ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067d2:	6083      	str	r3, [r0, #8]
 80067d4:	8181      	strh	r1, [r0, #12]
 80067d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80067d8:	81c2      	strh	r2, [r0, #14]
 80067da:	6183      	str	r3, [r0, #24]
 80067dc:	4619      	mov	r1, r3
 80067de:	2208      	movs	r2, #8
 80067e0:	305c      	adds	r0, #92	@ 0x5c
 80067e2:	f000 f92a 	bl	8006a3a <memset>
 80067e6:	4b0d      	ldr	r3, [pc, #52]	@ (800681c <std+0x58>)
 80067e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80067ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006820 <std+0x5c>)
 80067ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006824 <std+0x60>)
 80067f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006828 <std+0x64>)
 80067f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80067f6:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <std+0x68>)
 80067f8:	6224      	str	r4, [r4, #32]
 80067fa:	429c      	cmp	r4, r3
 80067fc:	d006      	beq.n	800680c <std+0x48>
 80067fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006802:	4294      	cmp	r4, r2
 8006804:	d002      	beq.n	800680c <std+0x48>
 8006806:	33d0      	adds	r3, #208	@ 0xd0
 8006808:	429c      	cmp	r4, r3
 800680a:	d105      	bne.n	8006818 <std+0x54>
 800680c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006814:	f000 b98e 	b.w	8006b34 <__retarget_lock_init_recursive>
 8006818:	bd10      	pop	{r4, pc}
 800681a:	bf00      	nop
 800681c:	080069b5 	.word	0x080069b5
 8006820:	080069d7 	.word	0x080069d7
 8006824:	08006a0f 	.word	0x08006a0f
 8006828:	08006a33 	.word	0x08006a33
 800682c:	20000424 	.word	0x20000424

08006830 <stdio_exit_handler>:
 8006830:	4a02      	ldr	r2, [pc, #8]	@ (800683c <stdio_exit_handler+0xc>)
 8006832:	4903      	ldr	r1, [pc, #12]	@ (8006840 <stdio_exit_handler+0x10>)
 8006834:	4803      	ldr	r0, [pc, #12]	@ (8006844 <stdio_exit_handler+0x14>)
 8006836:	f000 b869 	b.w	800690c <_fwalk_sglue>
 800683a:	bf00      	nop
 800683c:	20000014 	.word	0x20000014
 8006840:	0800849d 	.word	0x0800849d
 8006844:	20000024 	.word	0x20000024

08006848 <cleanup_stdio>:
 8006848:	6841      	ldr	r1, [r0, #4]
 800684a:	4b0c      	ldr	r3, [pc, #48]	@ (800687c <cleanup_stdio+0x34>)
 800684c:	4299      	cmp	r1, r3
 800684e:	b510      	push	{r4, lr}
 8006850:	4604      	mov	r4, r0
 8006852:	d001      	beq.n	8006858 <cleanup_stdio+0x10>
 8006854:	f001 fe22 	bl	800849c <_fflush_r>
 8006858:	68a1      	ldr	r1, [r4, #8]
 800685a:	4b09      	ldr	r3, [pc, #36]	@ (8006880 <cleanup_stdio+0x38>)
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <cleanup_stdio+0x1e>
 8006860:	4620      	mov	r0, r4
 8006862:	f001 fe1b 	bl	800849c <_fflush_r>
 8006866:	68e1      	ldr	r1, [r4, #12]
 8006868:	4b06      	ldr	r3, [pc, #24]	@ (8006884 <cleanup_stdio+0x3c>)
 800686a:	4299      	cmp	r1, r3
 800686c:	d004      	beq.n	8006878 <cleanup_stdio+0x30>
 800686e:	4620      	mov	r0, r4
 8006870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006874:	f001 be12 	b.w	800849c <_fflush_r>
 8006878:	bd10      	pop	{r4, pc}
 800687a:	bf00      	nop
 800687c:	20000424 	.word	0x20000424
 8006880:	2000048c 	.word	0x2000048c
 8006884:	200004f4 	.word	0x200004f4

08006888 <global_stdio_init.part.0>:
 8006888:	b510      	push	{r4, lr}
 800688a:	4b0b      	ldr	r3, [pc, #44]	@ (80068b8 <global_stdio_init.part.0+0x30>)
 800688c:	4c0b      	ldr	r4, [pc, #44]	@ (80068bc <global_stdio_init.part.0+0x34>)
 800688e:	4a0c      	ldr	r2, [pc, #48]	@ (80068c0 <global_stdio_init.part.0+0x38>)
 8006890:	601a      	str	r2, [r3, #0]
 8006892:	4620      	mov	r0, r4
 8006894:	2200      	movs	r2, #0
 8006896:	2104      	movs	r1, #4
 8006898:	f7ff ff94 	bl	80067c4 <std>
 800689c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068a0:	2201      	movs	r2, #1
 80068a2:	2109      	movs	r1, #9
 80068a4:	f7ff ff8e 	bl	80067c4 <std>
 80068a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068ac:	2202      	movs	r2, #2
 80068ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b2:	2112      	movs	r1, #18
 80068b4:	f7ff bf86 	b.w	80067c4 <std>
 80068b8:	2000055c 	.word	0x2000055c
 80068bc:	20000424 	.word	0x20000424
 80068c0:	08006831 	.word	0x08006831

080068c4 <__sfp_lock_acquire>:
 80068c4:	4801      	ldr	r0, [pc, #4]	@ (80068cc <__sfp_lock_acquire+0x8>)
 80068c6:	f000 b936 	b.w	8006b36 <__retarget_lock_acquire_recursive>
 80068ca:	bf00      	nop
 80068cc:	20000565 	.word	0x20000565

080068d0 <__sfp_lock_release>:
 80068d0:	4801      	ldr	r0, [pc, #4]	@ (80068d8 <__sfp_lock_release+0x8>)
 80068d2:	f000 b931 	b.w	8006b38 <__retarget_lock_release_recursive>
 80068d6:	bf00      	nop
 80068d8:	20000565 	.word	0x20000565

080068dc <__sinit>:
 80068dc:	b510      	push	{r4, lr}
 80068de:	4604      	mov	r4, r0
 80068e0:	f7ff fff0 	bl	80068c4 <__sfp_lock_acquire>
 80068e4:	6a23      	ldr	r3, [r4, #32]
 80068e6:	b11b      	cbz	r3, 80068f0 <__sinit+0x14>
 80068e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068ec:	f7ff bff0 	b.w	80068d0 <__sfp_lock_release>
 80068f0:	4b04      	ldr	r3, [pc, #16]	@ (8006904 <__sinit+0x28>)
 80068f2:	6223      	str	r3, [r4, #32]
 80068f4:	4b04      	ldr	r3, [pc, #16]	@ (8006908 <__sinit+0x2c>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1f5      	bne.n	80068e8 <__sinit+0xc>
 80068fc:	f7ff ffc4 	bl	8006888 <global_stdio_init.part.0>
 8006900:	e7f2      	b.n	80068e8 <__sinit+0xc>
 8006902:	bf00      	nop
 8006904:	08006849 	.word	0x08006849
 8006908:	2000055c 	.word	0x2000055c

0800690c <_fwalk_sglue>:
 800690c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006910:	4607      	mov	r7, r0
 8006912:	4688      	mov	r8, r1
 8006914:	4614      	mov	r4, r2
 8006916:	2600      	movs	r6, #0
 8006918:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800691c:	f1b9 0901 	subs.w	r9, r9, #1
 8006920:	d505      	bpl.n	800692e <_fwalk_sglue+0x22>
 8006922:	6824      	ldr	r4, [r4, #0]
 8006924:	2c00      	cmp	r4, #0
 8006926:	d1f7      	bne.n	8006918 <_fwalk_sglue+0xc>
 8006928:	4630      	mov	r0, r6
 800692a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800692e:	89ab      	ldrh	r3, [r5, #12]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d907      	bls.n	8006944 <_fwalk_sglue+0x38>
 8006934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006938:	3301      	adds	r3, #1
 800693a:	d003      	beq.n	8006944 <_fwalk_sglue+0x38>
 800693c:	4629      	mov	r1, r5
 800693e:	4638      	mov	r0, r7
 8006940:	47c0      	blx	r8
 8006942:	4306      	orrs	r6, r0
 8006944:	3568      	adds	r5, #104	@ 0x68
 8006946:	e7e9      	b.n	800691c <_fwalk_sglue+0x10>

08006948 <sniprintf>:
 8006948:	b40c      	push	{r2, r3}
 800694a:	b530      	push	{r4, r5, lr}
 800694c:	4b18      	ldr	r3, [pc, #96]	@ (80069b0 <sniprintf+0x68>)
 800694e:	1e0c      	subs	r4, r1, #0
 8006950:	681d      	ldr	r5, [r3, #0]
 8006952:	b09d      	sub	sp, #116	@ 0x74
 8006954:	da08      	bge.n	8006968 <sniprintf+0x20>
 8006956:	238b      	movs	r3, #139	@ 0x8b
 8006958:	602b      	str	r3, [r5, #0]
 800695a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800695e:	b01d      	add	sp, #116	@ 0x74
 8006960:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006964:	b002      	add	sp, #8
 8006966:	4770      	bx	lr
 8006968:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800696c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006976:	bf14      	ite	ne
 8006978:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800697c:	4623      	moveq	r3, r4
 800697e:	9304      	str	r3, [sp, #16]
 8006980:	9307      	str	r3, [sp, #28]
 8006982:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006986:	9002      	str	r0, [sp, #8]
 8006988:	9006      	str	r0, [sp, #24]
 800698a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800698e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006990:	ab21      	add	r3, sp, #132	@ 0x84
 8006992:	a902      	add	r1, sp, #8
 8006994:	4628      	mov	r0, r5
 8006996:	9301      	str	r3, [sp, #4]
 8006998:	f001 fc00 	bl	800819c <_svfiprintf_r>
 800699c:	1c43      	adds	r3, r0, #1
 800699e:	bfbc      	itt	lt
 80069a0:	238b      	movlt	r3, #139	@ 0x8b
 80069a2:	602b      	strlt	r3, [r5, #0]
 80069a4:	2c00      	cmp	r4, #0
 80069a6:	d0da      	beq.n	800695e <sniprintf+0x16>
 80069a8:	9b02      	ldr	r3, [sp, #8]
 80069aa:	2200      	movs	r2, #0
 80069ac:	701a      	strb	r2, [r3, #0]
 80069ae:	e7d6      	b.n	800695e <sniprintf+0x16>
 80069b0:	20000020 	.word	0x20000020

080069b4 <__sread>:
 80069b4:	b510      	push	{r4, lr}
 80069b6:	460c      	mov	r4, r1
 80069b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069bc:	f000 f86c 	bl	8006a98 <_read_r>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	bfab      	itete	ge
 80069c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069c6:	89a3      	ldrhlt	r3, [r4, #12]
 80069c8:	181b      	addge	r3, r3, r0
 80069ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069ce:	bfac      	ite	ge
 80069d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069d2:	81a3      	strhlt	r3, [r4, #12]
 80069d4:	bd10      	pop	{r4, pc}

080069d6 <__swrite>:
 80069d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069da:	461f      	mov	r7, r3
 80069dc:	898b      	ldrh	r3, [r1, #12]
 80069de:	05db      	lsls	r3, r3, #23
 80069e0:	4605      	mov	r5, r0
 80069e2:	460c      	mov	r4, r1
 80069e4:	4616      	mov	r6, r2
 80069e6:	d505      	bpl.n	80069f4 <__swrite+0x1e>
 80069e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ec:	2302      	movs	r3, #2
 80069ee:	2200      	movs	r2, #0
 80069f0:	f000 f840 	bl	8006a74 <_lseek_r>
 80069f4:	89a3      	ldrh	r3, [r4, #12]
 80069f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069fe:	81a3      	strh	r3, [r4, #12]
 8006a00:	4632      	mov	r2, r6
 8006a02:	463b      	mov	r3, r7
 8006a04:	4628      	mov	r0, r5
 8006a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0a:	f000 b857 	b.w	8006abc <_write_r>

08006a0e <__sseek>:
 8006a0e:	b510      	push	{r4, lr}
 8006a10:	460c      	mov	r4, r1
 8006a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a16:	f000 f82d 	bl	8006a74 <_lseek_r>
 8006a1a:	1c43      	adds	r3, r0, #1
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	bf15      	itete	ne
 8006a20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a2a:	81a3      	strheq	r3, [r4, #12]
 8006a2c:	bf18      	it	ne
 8006a2e:	81a3      	strhne	r3, [r4, #12]
 8006a30:	bd10      	pop	{r4, pc}

08006a32 <__sclose>:
 8006a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a36:	f000 b80d 	b.w	8006a54 <_close_r>

08006a3a <memset>:
 8006a3a:	4402      	add	r2, r0
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d100      	bne.n	8006a44 <memset+0xa>
 8006a42:	4770      	bx	lr
 8006a44:	f803 1b01 	strb.w	r1, [r3], #1
 8006a48:	e7f9      	b.n	8006a3e <memset+0x4>
	...

08006a4c <_localeconv_r>:
 8006a4c:	4800      	ldr	r0, [pc, #0]	@ (8006a50 <_localeconv_r+0x4>)
 8006a4e:	4770      	bx	lr
 8006a50:	20000160 	.word	0x20000160

08006a54 <_close_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d06      	ldr	r5, [pc, #24]	@ (8006a70 <_close_r+0x1c>)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	4608      	mov	r0, r1
 8006a5e:	602b      	str	r3, [r5, #0]
 8006a60:	f7fc f82a 	bl	8002ab8 <_close>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_close_r+0x1a>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_close_r+0x1a>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	20000560 	.word	0x20000560

08006a74 <_lseek_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d07      	ldr	r5, [pc, #28]	@ (8006a94 <_lseek_r+0x20>)
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4608      	mov	r0, r1
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fc f83f 	bl	8002b06 <_lseek>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_lseek_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_lseek_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	20000560 	.word	0x20000560

08006a98 <_read_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4d07      	ldr	r5, [pc, #28]	@ (8006ab8 <_read_r+0x20>)
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	4608      	mov	r0, r1
 8006aa0:	4611      	mov	r1, r2
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	602a      	str	r2, [r5, #0]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f7fb ffcd 	bl	8002a46 <_read>
 8006aac:	1c43      	adds	r3, r0, #1
 8006aae:	d102      	bne.n	8006ab6 <_read_r+0x1e>
 8006ab0:	682b      	ldr	r3, [r5, #0]
 8006ab2:	b103      	cbz	r3, 8006ab6 <_read_r+0x1e>
 8006ab4:	6023      	str	r3, [r4, #0]
 8006ab6:	bd38      	pop	{r3, r4, r5, pc}
 8006ab8:	20000560 	.word	0x20000560

08006abc <_write_r>:
 8006abc:	b538      	push	{r3, r4, r5, lr}
 8006abe:	4d07      	ldr	r5, [pc, #28]	@ (8006adc <_write_r+0x20>)
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	4608      	mov	r0, r1
 8006ac4:	4611      	mov	r1, r2
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	602a      	str	r2, [r5, #0]
 8006aca:	461a      	mov	r2, r3
 8006acc:	f7fb ffd8 	bl	8002a80 <_write>
 8006ad0:	1c43      	adds	r3, r0, #1
 8006ad2:	d102      	bne.n	8006ada <_write_r+0x1e>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	b103      	cbz	r3, 8006ada <_write_r+0x1e>
 8006ad8:	6023      	str	r3, [r4, #0]
 8006ada:	bd38      	pop	{r3, r4, r5, pc}
 8006adc:	20000560 	.word	0x20000560

08006ae0 <__errno>:
 8006ae0:	4b01      	ldr	r3, [pc, #4]	@ (8006ae8 <__errno+0x8>)
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	20000020 	.word	0x20000020

08006aec <__libc_init_array>:
 8006aec:	b570      	push	{r4, r5, r6, lr}
 8006aee:	4d0d      	ldr	r5, [pc, #52]	@ (8006b24 <__libc_init_array+0x38>)
 8006af0:	4c0d      	ldr	r4, [pc, #52]	@ (8006b28 <__libc_init_array+0x3c>)
 8006af2:	1b64      	subs	r4, r4, r5
 8006af4:	10a4      	asrs	r4, r4, #2
 8006af6:	2600      	movs	r6, #0
 8006af8:	42a6      	cmp	r6, r4
 8006afa:	d109      	bne.n	8006b10 <__libc_init_array+0x24>
 8006afc:	4d0b      	ldr	r5, [pc, #44]	@ (8006b2c <__libc_init_array+0x40>)
 8006afe:	4c0c      	ldr	r4, [pc, #48]	@ (8006b30 <__libc_init_array+0x44>)
 8006b00:	f003 f8e2 	bl	8009cc8 <_init>
 8006b04:	1b64      	subs	r4, r4, r5
 8006b06:	10a4      	asrs	r4, r4, #2
 8006b08:	2600      	movs	r6, #0
 8006b0a:	42a6      	cmp	r6, r4
 8006b0c:	d105      	bne.n	8006b1a <__libc_init_array+0x2e>
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
 8006b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b14:	4798      	blx	r3
 8006b16:	3601      	adds	r6, #1
 8006b18:	e7ee      	b.n	8006af8 <__libc_init_array+0xc>
 8006b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b1e:	4798      	blx	r3
 8006b20:	3601      	adds	r6, #1
 8006b22:	e7f2      	b.n	8006b0a <__libc_init_array+0x1e>
 8006b24:	0800a280 	.word	0x0800a280
 8006b28:	0800a280 	.word	0x0800a280
 8006b2c:	0800a280 	.word	0x0800a280
 8006b30:	0800a284 	.word	0x0800a284

08006b34 <__retarget_lock_init_recursive>:
 8006b34:	4770      	bx	lr

08006b36 <__retarget_lock_acquire_recursive>:
 8006b36:	4770      	bx	lr

08006b38 <__retarget_lock_release_recursive>:
 8006b38:	4770      	bx	lr

08006b3a <quorem>:
 8006b3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3e:	6903      	ldr	r3, [r0, #16]
 8006b40:	690c      	ldr	r4, [r1, #16]
 8006b42:	42a3      	cmp	r3, r4
 8006b44:	4607      	mov	r7, r0
 8006b46:	db7e      	blt.n	8006c46 <quorem+0x10c>
 8006b48:	3c01      	subs	r4, #1
 8006b4a:	f101 0814 	add.w	r8, r1, #20
 8006b4e:	00a3      	lsls	r3, r4, #2
 8006b50:	f100 0514 	add.w	r5, r0, #20
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b5a:	9301      	str	r3, [sp, #4]
 8006b5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b64:	3301      	adds	r3, #1
 8006b66:	429a      	cmp	r2, r3
 8006b68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b70:	d32e      	bcc.n	8006bd0 <quorem+0x96>
 8006b72:	f04f 0a00 	mov.w	sl, #0
 8006b76:	46c4      	mov	ip, r8
 8006b78:	46ae      	mov	lr, r5
 8006b7a:	46d3      	mov	fp, sl
 8006b7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b80:	b298      	uxth	r0, r3
 8006b82:	fb06 a000 	mla	r0, r6, r0, sl
 8006b86:	0c02      	lsrs	r2, r0, #16
 8006b88:	0c1b      	lsrs	r3, r3, #16
 8006b8a:	fb06 2303 	mla	r3, r6, r3, r2
 8006b8e:	f8de 2000 	ldr.w	r2, [lr]
 8006b92:	b280      	uxth	r0, r0
 8006b94:	b292      	uxth	r2, r2
 8006b96:	1a12      	subs	r2, r2, r0
 8006b98:	445a      	add	r2, fp
 8006b9a:	f8de 0000 	ldr.w	r0, [lr]
 8006b9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006ba8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bac:	b292      	uxth	r2, r2
 8006bae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bb2:	45e1      	cmp	r9, ip
 8006bb4:	f84e 2b04 	str.w	r2, [lr], #4
 8006bb8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bbc:	d2de      	bcs.n	8006b7c <quorem+0x42>
 8006bbe:	9b00      	ldr	r3, [sp, #0]
 8006bc0:	58eb      	ldr	r3, [r5, r3]
 8006bc2:	b92b      	cbnz	r3, 8006bd0 <quorem+0x96>
 8006bc4:	9b01      	ldr	r3, [sp, #4]
 8006bc6:	3b04      	subs	r3, #4
 8006bc8:	429d      	cmp	r5, r3
 8006bca:	461a      	mov	r2, r3
 8006bcc:	d32f      	bcc.n	8006c2e <quorem+0xf4>
 8006bce:	613c      	str	r4, [r7, #16]
 8006bd0:	4638      	mov	r0, r7
 8006bd2:	f001 f97f 	bl	8007ed4 <__mcmp>
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	db25      	blt.n	8006c26 <quorem+0xec>
 8006bda:	4629      	mov	r1, r5
 8006bdc:	2000      	movs	r0, #0
 8006bde:	f858 2b04 	ldr.w	r2, [r8], #4
 8006be2:	f8d1 c000 	ldr.w	ip, [r1]
 8006be6:	fa1f fe82 	uxth.w	lr, r2
 8006bea:	fa1f f38c 	uxth.w	r3, ip
 8006bee:	eba3 030e 	sub.w	r3, r3, lr
 8006bf2:	4403      	add	r3, r0
 8006bf4:	0c12      	lsrs	r2, r2, #16
 8006bf6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bfa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c04:	45c1      	cmp	r9, r8
 8006c06:	f841 3b04 	str.w	r3, [r1], #4
 8006c0a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c0e:	d2e6      	bcs.n	8006bde <quorem+0xa4>
 8006c10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c18:	b922      	cbnz	r2, 8006c24 <quorem+0xea>
 8006c1a:	3b04      	subs	r3, #4
 8006c1c:	429d      	cmp	r5, r3
 8006c1e:	461a      	mov	r2, r3
 8006c20:	d30b      	bcc.n	8006c3a <quorem+0x100>
 8006c22:	613c      	str	r4, [r7, #16]
 8006c24:	3601      	adds	r6, #1
 8006c26:	4630      	mov	r0, r6
 8006c28:	b003      	add	sp, #12
 8006c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2e:	6812      	ldr	r2, [r2, #0]
 8006c30:	3b04      	subs	r3, #4
 8006c32:	2a00      	cmp	r2, #0
 8006c34:	d1cb      	bne.n	8006bce <quorem+0x94>
 8006c36:	3c01      	subs	r4, #1
 8006c38:	e7c6      	b.n	8006bc8 <quorem+0x8e>
 8006c3a:	6812      	ldr	r2, [r2, #0]
 8006c3c:	3b04      	subs	r3, #4
 8006c3e:	2a00      	cmp	r2, #0
 8006c40:	d1ef      	bne.n	8006c22 <quorem+0xe8>
 8006c42:	3c01      	subs	r4, #1
 8006c44:	e7ea      	b.n	8006c1c <quorem+0xe2>
 8006c46:	2000      	movs	r0, #0
 8006c48:	e7ee      	b.n	8006c28 <quorem+0xee>
 8006c4a:	0000      	movs	r0, r0
 8006c4c:	0000      	movs	r0, r0
	...

08006c50 <_dtoa_r>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	69c7      	ldr	r7, [r0, #28]
 8006c56:	b097      	sub	sp, #92	@ 0x5c
 8006c58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c5c:	ec55 4b10 	vmov	r4, r5, d0
 8006c60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c62:	9107      	str	r1, [sp, #28]
 8006c64:	4681      	mov	r9, r0
 8006c66:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c68:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c6a:	b97f      	cbnz	r7, 8006c8c <_dtoa_r+0x3c>
 8006c6c:	2010      	movs	r0, #16
 8006c6e:	f000 fe09 	bl	8007884 <malloc>
 8006c72:	4602      	mov	r2, r0
 8006c74:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c78:	b920      	cbnz	r0, 8006c84 <_dtoa_r+0x34>
 8006c7a:	4ba9      	ldr	r3, [pc, #676]	@ (8006f20 <_dtoa_r+0x2d0>)
 8006c7c:	21ef      	movs	r1, #239	@ 0xef
 8006c7e:	48a9      	ldr	r0, [pc, #676]	@ (8006f24 <_dtoa_r+0x2d4>)
 8006c80:	f001 fc6c 	bl	800855c <__assert_func>
 8006c84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c88:	6007      	str	r7, [r0, #0]
 8006c8a:	60c7      	str	r7, [r0, #12]
 8006c8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c90:	6819      	ldr	r1, [r3, #0]
 8006c92:	b159      	cbz	r1, 8006cac <_dtoa_r+0x5c>
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	604a      	str	r2, [r1, #4]
 8006c98:	2301      	movs	r3, #1
 8006c9a:	4093      	lsls	r3, r2
 8006c9c:	608b      	str	r3, [r1, #8]
 8006c9e:	4648      	mov	r0, r9
 8006ca0:	f000 fee6 	bl	8007a70 <_Bfree>
 8006ca4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	1e2b      	subs	r3, r5, #0
 8006cae:	bfb9      	ittee	lt
 8006cb0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006cb4:	9305      	strlt	r3, [sp, #20]
 8006cb6:	2300      	movge	r3, #0
 8006cb8:	6033      	strge	r3, [r6, #0]
 8006cba:	9f05      	ldr	r7, [sp, #20]
 8006cbc:	4b9a      	ldr	r3, [pc, #616]	@ (8006f28 <_dtoa_r+0x2d8>)
 8006cbe:	bfbc      	itt	lt
 8006cc0:	2201      	movlt	r2, #1
 8006cc2:	6032      	strlt	r2, [r6, #0]
 8006cc4:	43bb      	bics	r3, r7
 8006cc6:	d112      	bne.n	8006cee <_dtoa_r+0x9e>
 8006cc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006cca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cce:	6013      	str	r3, [r2, #0]
 8006cd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cd4:	4323      	orrs	r3, r4
 8006cd6:	f000 855a 	beq.w	800778e <_dtoa_r+0xb3e>
 8006cda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cdc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f3c <_dtoa_r+0x2ec>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 855c 	beq.w	800779e <_dtoa_r+0xb4e>
 8006ce6:	f10a 0303 	add.w	r3, sl, #3
 8006cea:	f000 bd56 	b.w	800779a <_dtoa_r+0xb4a>
 8006cee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	ec51 0b17 	vmov	r0, r1, d7
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006cfe:	f7f9 feeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d02:	4680      	mov	r8, r0
 8006d04:	b158      	cbz	r0, 8006d1e <_dtoa_r+0xce>
 8006d06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d08:	2301      	movs	r3, #1
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d0e:	b113      	cbz	r3, 8006d16 <_dtoa_r+0xc6>
 8006d10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d12:	4b86      	ldr	r3, [pc, #536]	@ (8006f2c <_dtoa_r+0x2dc>)
 8006d14:	6013      	str	r3, [r2, #0]
 8006d16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f40 <_dtoa_r+0x2f0>
 8006d1a:	f000 bd40 	b.w	800779e <_dtoa_r+0xb4e>
 8006d1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d22:	aa14      	add	r2, sp, #80	@ 0x50
 8006d24:	a915      	add	r1, sp, #84	@ 0x54
 8006d26:	4648      	mov	r0, r9
 8006d28:	f001 f984 	bl	8008034 <__d2b>
 8006d2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d30:	9002      	str	r0, [sp, #8]
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d078      	beq.n	8006e28 <_dtoa_r+0x1d8>
 8006d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d50:	4619      	mov	r1, r3
 8006d52:	2200      	movs	r2, #0
 8006d54:	4b76      	ldr	r3, [pc, #472]	@ (8006f30 <_dtoa_r+0x2e0>)
 8006d56:	f7f9 fa9f 	bl	8000298 <__aeabi_dsub>
 8006d5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f08 <_dtoa_r+0x2b8>)
 8006d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d60:	f7f9 fc52 	bl	8000608 <__aeabi_dmul>
 8006d64:	a36a      	add	r3, pc, #424	@ (adr r3, 8006f10 <_dtoa_r+0x2c0>)
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	f7f9 fa97 	bl	800029c <__adddf3>
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4630      	mov	r0, r6
 8006d72:	460d      	mov	r5, r1
 8006d74:	f7f9 fbde 	bl	8000534 <__aeabi_i2d>
 8006d78:	a367      	add	r3, pc, #412	@ (adr r3, 8006f18 <_dtoa_r+0x2c8>)
 8006d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7e:	f7f9 fc43 	bl	8000608 <__aeabi_dmul>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	4620      	mov	r0, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	f7f9 fa87 	bl	800029c <__adddf3>
 8006d8e:	4604      	mov	r4, r0
 8006d90:	460d      	mov	r5, r1
 8006d92:	f7f9 fee9 	bl	8000b68 <__aeabi_d2iz>
 8006d96:	2200      	movs	r2, #0
 8006d98:	4607      	mov	r7, r0
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	4629      	mov	r1, r5
 8006da0:	f7f9 fea4 	bl	8000aec <__aeabi_dcmplt>
 8006da4:	b140      	cbz	r0, 8006db8 <_dtoa_r+0x168>
 8006da6:	4638      	mov	r0, r7
 8006da8:	f7f9 fbc4 	bl	8000534 <__aeabi_i2d>
 8006dac:	4622      	mov	r2, r4
 8006dae:	462b      	mov	r3, r5
 8006db0:	f7f9 fe92 	bl	8000ad8 <__aeabi_dcmpeq>
 8006db4:	b900      	cbnz	r0, 8006db8 <_dtoa_r+0x168>
 8006db6:	3f01      	subs	r7, #1
 8006db8:	2f16      	cmp	r7, #22
 8006dba:	d852      	bhi.n	8006e62 <_dtoa_r+0x212>
 8006dbc:	4b5d      	ldr	r3, [pc, #372]	@ (8006f34 <_dtoa_r+0x2e4>)
 8006dbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006dca:	f7f9 fe8f 	bl	8000aec <__aeabi_dcmplt>
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d049      	beq.n	8006e66 <_dtoa_r+0x216>
 8006dd2:	3f01      	subs	r7, #1
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006dd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dda:	1b9b      	subs	r3, r3, r6
 8006ddc:	1e5a      	subs	r2, r3, #1
 8006dde:	bf45      	ittet	mi
 8006de0:	f1c3 0301 	rsbmi	r3, r3, #1
 8006de4:	9300      	strmi	r3, [sp, #0]
 8006de6:	2300      	movpl	r3, #0
 8006de8:	2300      	movmi	r3, #0
 8006dea:	9206      	str	r2, [sp, #24]
 8006dec:	bf54      	ite	pl
 8006dee:	9300      	strpl	r3, [sp, #0]
 8006df0:	9306      	strmi	r3, [sp, #24]
 8006df2:	2f00      	cmp	r7, #0
 8006df4:	db39      	blt.n	8006e6a <_dtoa_r+0x21a>
 8006df6:	9b06      	ldr	r3, [sp, #24]
 8006df8:	970d      	str	r7, [sp, #52]	@ 0x34
 8006dfa:	443b      	add	r3, r7
 8006dfc:	9306      	str	r3, [sp, #24]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9308      	str	r3, [sp, #32]
 8006e02:	9b07      	ldr	r3, [sp, #28]
 8006e04:	2b09      	cmp	r3, #9
 8006e06:	d863      	bhi.n	8006ed0 <_dtoa_r+0x280>
 8006e08:	2b05      	cmp	r3, #5
 8006e0a:	bfc4      	itt	gt
 8006e0c:	3b04      	subgt	r3, #4
 8006e0e:	9307      	strgt	r3, [sp, #28]
 8006e10:	9b07      	ldr	r3, [sp, #28]
 8006e12:	f1a3 0302 	sub.w	r3, r3, #2
 8006e16:	bfcc      	ite	gt
 8006e18:	2400      	movgt	r4, #0
 8006e1a:	2401      	movle	r4, #1
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	d863      	bhi.n	8006ee8 <_dtoa_r+0x298>
 8006e20:	e8df f003 	tbb	[pc, r3]
 8006e24:	2b375452 	.word	0x2b375452
 8006e28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e2c:	441e      	add	r6, r3
 8006e2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e32:	2b20      	cmp	r3, #32
 8006e34:	bfc1      	itttt	gt
 8006e36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e3a:	409f      	lslgt	r7, r3
 8006e3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e44:	bfd6      	itet	le
 8006e46:	f1c3 0320 	rsble	r3, r3, #32
 8006e4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e4e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e52:	f7f9 fb5f 	bl	8000514 <__aeabi_ui2d>
 8006e56:	2201      	movs	r2, #1
 8006e58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e5c:	3e01      	subs	r6, #1
 8006e5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e60:	e776      	b.n	8006d50 <_dtoa_r+0x100>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e7b7      	b.n	8006dd6 <_dtoa_r+0x186>
 8006e66:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e68:	e7b6      	b.n	8006dd8 <_dtoa_r+0x188>
 8006e6a:	9b00      	ldr	r3, [sp, #0]
 8006e6c:	1bdb      	subs	r3, r3, r7
 8006e6e:	9300      	str	r3, [sp, #0]
 8006e70:	427b      	negs	r3, r7
 8006e72:	9308      	str	r3, [sp, #32]
 8006e74:	2300      	movs	r3, #0
 8006e76:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e78:	e7c3      	b.n	8006e02 <_dtoa_r+0x1b2>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e80:	eb07 0b03 	add.w	fp, r7, r3
 8006e84:	f10b 0301 	add.w	r3, fp, #1
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	9303      	str	r3, [sp, #12]
 8006e8c:	bfb8      	it	lt
 8006e8e:	2301      	movlt	r3, #1
 8006e90:	e006      	b.n	8006ea0 <_dtoa_r+0x250>
 8006e92:	2301      	movs	r3, #1
 8006e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	dd28      	ble.n	8006eee <_dtoa_r+0x29e>
 8006e9c:	469b      	mov	fp, r3
 8006e9e:	9303      	str	r3, [sp, #12]
 8006ea0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	2204      	movs	r2, #4
 8006ea8:	f102 0514 	add.w	r5, r2, #20
 8006eac:	429d      	cmp	r5, r3
 8006eae:	d926      	bls.n	8006efe <_dtoa_r+0x2ae>
 8006eb0:	6041      	str	r1, [r0, #4]
 8006eb2:	4648      	mov	r0, r9
 8006eb4:	f000 fd9c 	bl	80079f0 <_Balloc>
 8006eb8:	4682      	mov	sl, r0
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d142      	bne.n	8006f44 <_dtoa_r+0x2f4>
 8006ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8006f38 <_dtoa_r+0x2e8>)
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ec6:	e6da      	b.n	8006c7e <_dtoa_r+0x2e>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	e7e3      	b.n	8006e94 <_dtoa_r+0x244>
 8006ecc:	2300      	movs	r3, #0
 8006ece:	e7d5      	b.n	8006e7c <_dtoa_r+0x22c>
 8006ed0:	2401      	movs	r4, #1
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	9307      	str	r3, [sp, #28]
 8006ed6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006ed8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006edc:	2200      	movs	r2, #0
 8006ede:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ee2:	2312      	movs	r3, #18
 8006ee4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ee6:	e7db      	b.n	8006ea0 <_dtoa_r+0x250>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eec:	e7f4      	b.n	8006ed8 <_dtoa_r+0x288>
 8006eee:	f04f 0b01 	mov.w	fp, #1
 8006ef2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ef6:	465b      	mov	r3, fp
 8006ef8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006efc:	e7d0      	b.n	8006ea0 <_dtoa_r+0x250>
 8006efe:	3101      	adds	r1, #1
 8006f00:	0052      	lsls	r2, r2, #1
 8006f02:	e7d1      	b.n	8006ea8 <_dtoa_r+0x258>
 8006f04:	f3af 8000 	nop.w
 8006f08:	636f4361 	.word	0x636f4361
 8006f0c:	3fd287a7 	.word	0x3fd287a7
 8006f10:	8b60c8b3 	.word	0x8b60c8b3
 8006f14:	3fc68a28 	.word	0x3fc68a28
 8006f18:	509f79fb 	.word	0x509f79fb
 8006f1c:	3fd34413 	.word	0x3fd34413
 8006f20:	08009d69 	.word	0x08009d69
 8006f24:	08009d80 	.word	0x08009d80
 8006f28:	7ff00000 	.word	0x7ff00000
 8006f2c:	08009d39 	.word	0x08009d39
 8006f30:	3ff80000 	.word	0x3ff80000
 8006f34:	08009ed0 	.word	0x08009ed0
 8006f38:	08009dd8 	.word	0x08009dd8
 8006f3c:	08009d65 	.word	0x08009d65
 8006f40:	08009d38 	.word	0x08009d38
 8006f44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f48:	6018      	str	r0, [r3, #0]
 8006f4a:	9b03      	ldr	r3, [sp, #12]
 8006f4c:	2b0e      	cmp	r3, #14
 8006f4e:	f200 80a1 	bhi.w	8007094 <_dtoa_r+0x444>
 8006f52:	2c00      	cmp	r4, #0
 8006f54:	f000 809e 	beq.w	8007094 <_dtoa_r+0x444>
 8006f58:	2f00      	cmp	r7, #0
 8006f5a:	dd33      	ble.n	8006fc4 <_dtoa_r+0x374>
 8006f5c:	4b9c      	ldr	r3, [pc, #624]	@ (80071d0 <_dtoa_r+0x580>)
 8006f5e:	f007 020f 	and.w	r2, r7, #15
 8006f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f66:	ed93 7b00 	vldr	d7, [r3]
 8006f6a:	05f8      	lsls	r0, r7, #23
 8006f6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f74:	d516      	bpl.n	8006fa4 <_dtoa_r+0x354>
 8006f76:	4b97      	ldr	r3, [pc, #604]	@ (80071d4 <_dtoa_r+0x584>)
 8006f78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f80:	f7f9 fc6c 	bl	800085c <__aeabi_ddiv>
 8006f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f88:	f004 040f 	and.w	r4, r4, #15
 8006f8c:	2603      	movs	r6, #3
 8006f8e:	4d91      	ldr	r5, [pc, #580]	@ (80071d4 <_dtoa_r+0x584>)
 8006f90:	b954      	cbnz	r4, 8006fa8 <_dtoa_r+0x358>
 8006f92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f9a:	f7f9 fc5f 	bl	800085c <__aeabi_ddiv>
 8006f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fa2:	e028      	b.n	8006ff6 <_dtoa_r+0x3a6>
 8006fa4:	2602      	movs	r6, #2
 8006fa6:	e7f2      	b.n	8006f8e <_dtoa_r+0x33e>
 8006fa8:	07e1      	lsls	r1, r4, #31
 8006faa:	d508      	bpl.n	8006fbe <_dtoa_r+0x36e>
 8006fac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006fb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fb4:	f7f9 fb28 	bl	8000608 <__aeabi_dmul>
 8006fb8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006fbc:	3601      	adds	r6, #1
 8006fbe:	1064      	asrs	r4, r4, #1
 8006fc0:	3508      	adds	r5, #8
 8006fc2:	e7e5      	b.n	8006f90 <_dtoa_r+0x340>
 8006fc4:	f000 80af 	beq.w	8007126 <_dtoa_r+0x4d6>
 8006fc8:	427c      	negs	r4, r7
 8006fca:	4b81      	ldr	r3, [pc, #516]	@ (80071d0 <_dtoa_r+0x580>)
 8006fcc:	4d81      	ldr	r5, [pc, #516]	@ (80071d4 <_dtoa_r+0x584>)
 8006fce:	f004 020f 	and.w	r2, r4, #15
 8006fd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fde:	f7f9 fb13 	bl	8000608 <__aeabi_dmul>
 8006fe2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fe6:	1124      	asrs	r4, r4, #4
 8006fe8:	2300      	movs	r3, #0
 8006fea:	2602      	movs	r6, #2
 8006fec:	2c00      	cmp	r4, #0
 8006fee:	f040 808f 	bne.w	8007110 <_dtoa_r+0x4c0>
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1d3      	bne.n	8006f9e <_dtoa_r+0x34e>
 8006ff6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ff8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 8094 	beq.w	800712a <_dtoa_r+0x4da>
 8007002:	4b75      	ldr	r3, [pc, #468]	@ (80071d8 <_dtoa_r+0x588>)
 8007004:	2200      	movs	r2, #0
 8007006:	4620      	mov	r0, r4
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 fd6f 	bl	8000aec <__aeabi_dcmplt>
 800700e:	2800      	cmp	r0, #0
 8007010:	f000 808b 	beq.w	800712a <_dtoa_r+0x4da>
 8007014:	9b03      	ldr	r3, [sp, #12]
 8007016:	2b00      	cmp	r3, #0
 8007018:	f000 8087 	beq.w	800712a <_dtoa_r+0x4da>
 800701c:	f1bb 0f00 	cmp.w	fp, #0
 8007020:	dd34      	ble.n	800708c <_dtoa_r+0x43c>
 8007022:	4620      	mov	r0, r4
 8007024:	4b6d      	ldr	r3, [pc, #436]	@ (80071dc <_dtoa_r+0x58c>)
 8007026:	2200      	movs	r2, #0
 8007028:	4629      	mov	r1, r5
 800702a:	f7f9 faed 	bl	8000608 <__aeabi_dmul>
 800702e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007032:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007036:	3601      	adds	r6, #1
 8007038:	465c      	mov	r4, fp
 800703a:	4630      	mov	r0, r6
 800703c:	f7f9 fa7a 	bl	8000534 <__aeabi_i2d>
 8007040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007044:	f7f9 fae0 	bl	8000608 <__aeabi_dmul>
 8007048:	4b65      	ldr	r3, [pc, #404]	@ (80071e0 <_dtoa_r+0x590>)
 800704a:	2200      	movs	r2, #0
 800704c:	f7f9 f926 	bl	800029c <__adddf3>
 8007050:	4605      	mov	r5, r0
 8007052:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007056:	2c00      	cmp	r4, #0
 8007058:	d16a      	bne.n	8007130 <_dtoa_r+0x4e0>
 800705a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800705e:	4b61      	ldr	r3, [pc, #388]	@ (80071e4 <_dtoa_r+0x594>)
 8007060:	2200      	movs	r2, #0
 8007062:	f7f9 f919 	bl	8000298 <__aeabi_dsub>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800706e:	462a      	mov	r2, r5
 8007070:	4633      	mov	r3, r6
 8007072:	f7f9 fd59 	bl	8000b28 <__aeabi_dcmpgt>
 8007076:	2800      	cmp	r0, #0
 8007078:	f040 8298 	bne.w	80075ac <_dtoa_r+0x95c>
 800707c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007080:	462a      	mov	r2, r5
 8007082:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007086:	f7f9 fd31 	bl	8000aec <__aeabi_dcmplt>
 800708a:	bb38      	cbnz	r0, 80070dc <_dtoa_r+0x48c>
 800708c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007090:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007094:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007096:	2b00      	cmp	r3, #0
 8007098:	f2c0 8157 	blt.w	800734a <_dtoa_r+0x6fa>
 800709c:	2f0e      	cmp	r7, #14
 800709e:	f300 8154 	bgt.w	800734a <_dtoa_r+0x6fa>
 80070a2:	4b4b      	ldr	r3, [pc, #300]	@ (80071d0 <_dtoa_r+0x580>)
 80070a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070a8:	ed93 7b00 	vldr	d7, [r3]
 80070ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	ed8d 7b00 	vstr	d7, [sp]
 80070b4:	f280 80e5 	bge.w	8007282 <_dtoa_r+0x632>
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f300 80e1 	bgt.w	8007282 <_dtoa_r+0x632>
 80070c0:	d10c      	bne.n	80070dc <_dtoa_r+0x48c>
 80070c2:	4b48      	ldr	r3, [pc, #288]	@ (80071e4 <_dtoa_r+0x594>)
 80070c4:	2200      	movs	r2, #0
 80070c6:	ec51 0b17 	vmov	r0, r1, d7
 80070ca:	f7f9 fa9d 	bl	8000608 <__aeabi_dmul>
 80070ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d2:	f7f9 fd1f 	bl	8000b14 <__aeabi_dcmpge>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f000 8266 	beq.w	80075a8 <_dtoa_r+0x958>
 80070dc:	2400      	movs	r4, #0
 80070de:	4625      	mov	r5, r4
 80070e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070e2:	4656      	mov	r6, sl
 80070e4:	ea6f 0803 	mvn.w	r8, r3
 80070e8:	2700      	movs	r7, #0
 80070ea:	4621      	mov	r1, r4
 80070ec:	4648      	mov	r0, r9
 80070ee:	f000 fcbf 	bl	8007a70 <_Bfree>
 80070f2:	2d00      	cmp	r5, #0
 80070f4:	f000 80bd 	beq.w	8007272 <_dtoa_r+0x622>
 80070f8:	b12f      	cbz	r7, 8007106 <_dtoa_r+0x4b6>
 80070fa:	42af      	cmp	r7, r5
 80070fc:	d003      	beq.n	8007106 <_dtoa_r+0x4b6>
 80070fe:	4639      	mov	r1, r7
 8007100:	4648      	mov	r0, r9
 8007102:	f000 fcb5 	bl	8007a70 <_Bfree>
 8007106:	4629      	mov	r1, r5
 8007108:	4648      	mov	r0, r9
 800710a:	f000 fcb1 	bl	8007a70 <_Bfree>
 800710e:	e0b0      	b.n	8007272 <_dtoa_r+0x622>
 8007110:	07e2      	lsls	r2, r4, #31
 8007112:	d505      	bpl.n	8007120 <_dtoa_r+0x4d0>
 8007114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007118:	f7f9 fa76 	bl	8000608 <__aeabi_dmul>
 800711c:	3601      	adds	r6, #1
 800711e:	2301      	movs	r3, #1
 8007120:	1064      	asrs	r4, r4, #1
 8007122:	3508      	adds	r5, #8
 8007124:	e762      	b.n	8006fec <_dtoa_r+0x39c>
 8007126:	2602      	movs	r6, #2
 8007128:	e765      	b.n	8006ff6 <_dtoa_r+0x3a6>
 800712a:	9c03      	ldr	r4, [sp, #12]
 800712c:	46b8      	mov	r8, r7
 800712e:	e784      	b.n	800703a <_dtoa_r+0x3ea>
 8007130:	4b27      	ldr	r3, [pc, #156]	@ (80071d0 <_dtoa_r+0x580>)
 8007132:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007134:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007138:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800713c:	4454      	add	r4, sl
 800713e:	2900      	cmp	r1, #0
 8007140:	d054      	beq.n	80071ec <_dtoa_r+0x59c>
 8007142:	4929      	ldr	r1, [pc, #164]	@ (80071e8 <_dtoa_r+0x598>)
 8007144:	2000      	movs	r0, #0
 8007146:	f7f9 fb89 	bl	800085c <__aeabi_ddiv>
 800714a:	4633      	mov	r3, r6
 800714c:	462a      	mov	r2, r5
 800714e:	f7f9 f8a3 	bl	8000298 <__aeabi_dsub>
 8007152:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007156:	4656      	mov	r6, sl
 8007158:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800715c:	f7f9 fd04 	bl	8000b68 <__aeabi_d2iz>
 8007160:	4605      	mov	r5, r0
 8007162:	f7f9 f9e7 	bl	8000534 <__aeabi_i2d>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800716e:	f7f9 f893 	bl	8000298 <__aeabi_dsub>
 8007172:	3530      	adds	r5, #48	@ 0x30
 8007174:	4602      	mov	r2, r0
 8007176:	460b      	mov	r3, r1
 8007178:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800717c:	f806 5b01 	strb.w	r5, [r6], #1
 8007180:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007184:	f7f9 fcb2 	bl	8000aec <__aeabi_dcmplt>
 8007188:	2800      	cmp	r0, #0
 800718a:	d172      	bne.n	8007272 <_dtoa_r+0x622>
 800718c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007190:	4911      	ldr	r1, [pc, #68]	@ (80071d8 <_dtoa_r+0x588>)
 8007192:	2000      	movs	r0, #0
 8007194:	f7f9 f880 	bl	8000298 <__aeabi_dsub>
 8007198:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800719c:	f7f9 fca6 	bl	8000aec <__aeabi_dcmplt>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	f040 80b4 	bne.w	800730e <_dtoa_r+0x6be>
 80071a6:	42a6      	cmp	r6, r4
 80071a8:	f43f af70 	beq.w	800708c <_dtoa_r+0x43c>
 80071ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80071b0:	4b0a      	ldr	r3, [pc, #40]	@ (80071dc <_dtoa_r+0x58c>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	f7f9 fa28 	bl	8000608 <__aeabi_dmul>
 80071b8:	4b08      	ldr	r3, [pc, #32]	@ (80071dc <_dtoa_r+0x58c>)
 80071ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071be:	2200      	movs	r2, #0
 80071c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071c4:	f7f9 fa20 	bl	8000608 <__aeabi_dmul>
 80071c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071cc:	e7c4      	b.n	8007158 <_dtoa_r+0x508>
 80071ce:	bf00      	nop
 80071d0:	08009ed0 	.word	0x08009ed0
 80071d4:	08009ea8 	.word	0x08009ea8
 80071d8:	3ff00000 	.word	0x3ff00000
 80071dc:	40240000 	.word	0x40240000
 80071e0:	401c0000 	.word	0x401c0000
 80071e4:	40140000 	.word	0x40140000
 80071e8:	3fe00000 	.word	0x3fe00000
 80071ec:	4631      	mov	r1, r6
 80071ee:	4628      	mov	r0, r5
 80071f0:	f7f9 fa0a 	bl	8000608 <__aeabi_dmul>
 80071f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071fa:	4656      	mov	r6, sl
 80071fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007200:	f7f9 fcb2 	bl	8000b68 <__aeabi_d2iz>
 8007204:	4605      	mov	r5, r0
 8007206:	f7f9 f995 	bl	8000534 <__aeabi_i2d>
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007212:	f7f9 f841 	bl	8000298 <__aeabi_dsub>
 8007216:	3530      	adds	r5, #48	@ 0x30
 8007218:	f806 5b01 	strb.w	r5, [r6], #1
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	42a6      	cmp	r6, r4
 8007222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	d124      	bne.n	8007276 <_dtoa_r+0x626>
 800722c:	4baf      	ldr	r3, [pc, #700]	@ (80074ec <_dtoa_r+0x89c>)
 800722e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007232:	f7f9 f833 	bl	800029c <__adddf3>
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800723e:	f7f9 fc73 	bl	8000b28 <__aeabi_dcmpgt>
 8007242:	2800      	cmp	r0, #0
 8007244:	d163      	bne.n	800730e <_dtoa_r+0x6be>
 8007246:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800724a:	49a8      	ldr	r1, [pc, #672]	@ (80074ec <_dtoa_r+0x89c>)
 800724c:	2000      	movs	r0, #0
 800724e:	f7f9 f823 	bl	8000298 <__aeabi_dsub>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800725a:	f7f9 fc47 	bl	8000aec <__aeabi_dcmplt>
 800725e:	2800      	cmp	r0, #0
 8007260:	f43f af14 	beq.w	800708c <_dtoa_r+0x43c>
 8007264:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007266:	1e73      	subs	r3, r6, #1
 8007268:	9313      	str	r3, [sp, #76]	@ 0x4c
 800726a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800726e:	2b30      	cmp	r3, #48	@ 0x30
 8007270:	d0f8      	beq.n	8007264 <_dtoa_r+0x614>
 8007272:	4647      	mov	r7, r8
 8007274:	e03b      	b.n	80072ee <_dtoa_r+0x69e>
 8007276:	4b9e      	ldr	r3, [pc, #632]	@ (80074f0 <_dtoa_r+0x8a0>)
 8007278:	f7f9 f9c6 	bl	8000608 <__aeabi_dmul>
 800727c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007280:	e7bc      	b.n	80071fc <_dtoa_r+0x5ac>
 8007282:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007286:	4656      	mov	r6, sl
 8007288:	e9dd 2300 	ldrd	r2, r3, [sp]
 800728c:	4620      	mov	r0, r4
 800728e:	4629      	mov	r1, r5
 8007290:	f7f9 fae4 	bl	800085c <__aeabi_ddiv>
 8007294:	f7f9 fc68 	bl	8000b68 <__aeabi_d2iz>
 8007298:	4680      	mov	r8, r0
 800729a:	f7f9 f94b 	bl	8000534 <__aeabi_i2d>
 800729e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072a2:	f7f9 f9b1 	bl	8000608 <__aeabi_dmul>
 80072a6:	4602      	mov	r2, r0
 80072a8:	460b      	mov	r3, r1
 80072aa:	4620      	mov	r0, r4
 80072ac:	4629      	mov	r1, r5
 80072ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80072b2:	f7f8 fff1 	bl	8000298 <__aeabi_dsub>
 80072b6:	f806 4b01 	strb.w	r4, [r6], #1
 80072ba:	9d03      	ldr	r5, [sp, #12]
 80072bc:	eba6 040a 	sub.w	r4, r6, sl
 80072c0:	42a5      	cmp	r5, r4
 80072c2:	4602      	mov	r2, r0
 80072c4:	460b      	mov	r3, r1
 80072c6:	d133      	bne.n	8007330 <_dtoa_r+0x6e0>
 80072c8:	f7f8 ffe8 	bl	800029c <__adddf3>
 80072cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072d0:	4604      	mov	r4, r0
 80072d2:	460d      	mov	r5, r1
 80072d4:	f7f9 fc28 	bl	8000b28 <__aeabi_dcmpgt>
 80072d8:	b9c0      	cbnz	r0, 800730c <_dtoa_r+0x6bc>
 80072da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072de:	4620      	mov	r0, r4
 80072e0:	4629      	mov	r1, r5
 80072e2:	f7f9 fbf9 	bl	8000ad8 <__aeabi_dcmpeq>
 80072e6:	b110      	cbz	r0, 80072ee <_dtoa_r+0x69e>
 80072e8:	f018 0f01 	tst.w	r8, #1
 80072ec:	d10e      	bne.n	800730c <_dtoa_r+0x6bc>
 80072ee:	9902      	ldr	r1, [sp, #8]
 80072f0:	4648      	mov	r0, r9
 80072f2:	f000 fbbd 	bl	8007a70 <_Bfree>
 80072f6:	2300      	movs	r3, #0
 80072f8:	7033      	strb	r3, [r6, #0]
 80072fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80072fc:	3701      	adds	r7, #1
 80072fe:	601f      	str	r7, [r3, #0]
 8007300:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 824b 	beq.w	800779e <_dtoa_r+0xb4e>
 8007308:	601e      	str	r6, [r3, #0]
 800730a:	e248      	b.n	800779e <_dtoa_r+0xb4e>
 800730c:	46b8      	mov	r8, r7
 800730e:	4633      	mov	r3, r6
 8007310:	461e      	mov	r6, r3
 8007312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007316:	2a39      	cmp	r2, #57	@ 0x39
 8007318:	d106      	bne.n	8007328 <_dtoa_r+0x6d8>
 800731a:	459a      	cmp	sl, r3
 800731c:	d1f8      	bne.n	8007310 <_dtoa_r+0x6c0>
 800731e:	2230      	movs	r2, #48	@ 0x30
 8007320:	f108 0801 	add.w	r8, r8, #1
 8007324:	f88a 2000 	strb.w	r2, [sl]
 8007328:	781a      	ldrb	r2, [r3, #0]
 800732a:	3201      	adds	r2, #1
 800732c:	701a      	strb	r2, [r3, #0]
 800732e:	e7a0      	b.n	8007272 <_dtoa_r+0x622>
 8007330:	4b6f      	ldr	r3, [pc, #444]	@ (80074f0 <_dtoa_r+0x8a0>)
 8007332:	2200      	movs	r2, #0
 8007334:	f7f9 f968 	bl	8000608 <__aeabi_dmul>
 8007338:	2200      	movs	r2, #0
 800733a:	2300      	movs	r3, #0
 800733c:	4604      	mov	r4, r0
 800733e:	460d      	mov	r5, r1
 8007340:	f7f9 fbca 	bl	8000ad8 <__aeabi_dcmpeq>
 8007344:	2800      	cmp	r0, #0
 8007346:	d09f      	beq.n	8007288 <_dtoa_r+0x638>
 8007348:	e7d1      	b.n	80072ee <_dtoa_r+0x69e>
 800734a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800734c:	2a00      	cmp	r2, #0
 800734e:	f000 80ea 	beq.w	8007526 <_dtoa_r+0x8d6>
 8007352:	9a07      	ldr	r2, [sp, #28]
 8007354:	2a01      	cmp	r2, #1
 8007356:	f300 80cd 	bgt.w	80074f4 <_dtoa_r+0x8a4>
 800735a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800735c:	2a00      	cmp	r2, #0
 800735e:	f000 80c1 	beq.w	80074e4 <_dtoa_r+0x894>
 8007362:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007366:	9c08      	ldr	r4, [sp, #32]
 8007368:	9e00      	ldr	r6, [sp, #0]
 800736a:	9a00      	ldr	r2, [sp, #0]
 800736c:	441a      	add	r2, r3
 800736e:	9200      	str	r2, [sp, #0]
 8007370:	9a06      	ldr	r2, [sp, #24]
 8007372:	2101      	movs	r1, #1
 8007374:	441a      	add	r2, r3
 8007376:	4648      	mov	r0, r9
 8007378:	9206      	str	r2, [sp, #24]
 800737a:	f000 fc2d 	bl	8007bd8 <__i2b>
 800737e:	4605      	mov	r5, r0
 8007380:	b166      	cbz	r6, 800739c <_dtoa_r+0x74c>
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	2b00      	cmp	r3, #0
 8007386:	dd09      	ble.n	800739c <_dtoa_r+0x74c>
 8007388:	42b3      	cmp	r3, r6
 800738a:	9a00      	ldr	r2, [sp, #0]
 800738c:	bfa8      	it	ge
 800738e:	4633      	movge	r3, r6
 8007390:	1ad2      	subs	r2, r2, r3
 8007392:	9200      	str	r2, [sp, #0]
 8007394:	9a06      	ldr	r2, [sp, #24]
 8007396:	1af6      	subs	r6, r6, r3
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	9306      	str	r3, [sp, #24]
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	b30b      	cbz	r3, 80073e4 <_dtoa_r+0x794>
 80073a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80c6 	beq.w	8007534 <_dtoa_r+0x8e4>
 80073a8:	2c00      	cmp	r4, #0
 80073aa:	f000 80c0 	beq.w	800752e <_dtoa_r+0x8de>
 80073ae:	4629      	mov	r1, r5
 80073b0:	4622      	mov	r2, r4
 80073b2:	4648      	mov	r0, r9
 80073b4:	f000 fcc8 	bl	8007d48 <__pow5mult>
 80073b8:	9a02      	ldr	r2, [sp, #8]
 80073ba:	4601      	mov	r1, r0
 80073bc:	4605      	mov	r5, r0
 80073be:	4648      	mov	r0, r9
 80073c0:	f000 fc20 	bl	8007c04 <__multiply>
 80073c4:	9902      	ldr	r1, [sp, #8]
 80073c6:	4680      	mov	r8, r0
 80073c8:	4648      	mov	r0, r9
 80073ca:	f000 fb51 	bl	8007a70 <_Bfree>
 80073ce:	9b08      	ldr	r3, [sp, #32]
 80073d0:	1b1b      	subs	r3, r3, r4
 80073d2:	9308      	str	r3, [sp, #32]
 80073d4:	f000 80b1 	beq.w	800753a <_dtoa_r+0x8ea>
 80073d8:	9a08      	ldr	r2, [sp, #32]
 80073da:	4641      	mov	r1, r8
 80073dc:	4648      	mov	r0, r9
 80073de:	f000 fcb3 	bl	8007d48 <__pow5mult>
 80073e2:	9002      	str	r0, [sp, #8]
 80073e4:	2101      	movs	r1, #1
 80073e6:	4648      	mov	r0, r9
 80073e8:	f000 fbf6 	bl	8007bd8 <__i2b>
 80073ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ee:	4604      	mov	r4, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 81d8 	beq.w	80077a6 <_dtoa_r+0xb56>
 80073f6:	461a      	mov	r2, r3
 80073f8:	4601      	mov	r1, r0
 80073fa:	4648      	mov	r0, r9
 80073fc:	f000 fca4 	bl	8007d48 <__pow5mult>
 8007400:	9b07      	ldr	r3, [sp, #28]
 8007402:	2b01      	cmp	r3, #1
 8007404:	4604      	mov	r4, r0
 8007406:	f300 809f 	bgt.w	8007548 <_dtoa_r+0x8f8>
 800740a:	9b04      	ldr	r3, [sp, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	f040 8097 	bne.w	8007540 <_dtoa_r+0x8f0>
 8007412:	9b05      	ldr	r3, [sp, #20]
 8007414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007418:	2b00      	cmp	r3, #0
 800741a:	f040 8093 	bne.w	8007544 <_dtoa_r+0x8f4>
 800741e:	9b05      	ldr	r3, [sp, #20]
 8007420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007424:	0d1b      	lsrs	r3, r3, #20
 8007426:	051b      	lsls	r3, r3, #20
 8007428:	b133      	cbz	r3, 8007438 <_dtoa_r+0x7e8>
 800742a:	9b00      	ldr	r3, [sp, #0]
 800742c:	3301      	adds	r3, #1
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	9b06      	ldr	r3, [sp, #24]
 8007432:	3301      	adds	r3, #1
 8007434:	9306      	str	r3, [sp, #24]
 8007436:	2301      	movs	r3, #1
 8007438:	9308      	str	r3, [sp, #32]
 800743a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 81b8 	beq.w	80077b2 <_dtoa_r+0xb62>
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007448:	6918      	ldr	r0, [r3, #16]
 800744a:	f000 fb79 	bl	8007b40 <__hi0bits>
 800744e:	f1c0 0020 	rsb	r0, r0, #32
 8007452:	9b06      	ldr	r3, [sp, #24]
 8007454:	4418      	add	r0, r3
 8007456:	f010 001f 	ands.w	r0, r0, #31
 800745a:	f000 8082 	beq.w	8007562 <_dtoa_r+0x912>
 800745e:	f1c0 0320 	rsb	r3, r0, #32
 8007462:	2b04      	cmp	r3, #4
 8007464:	dd73      	ble.n	800754e <_dtoa_r+0x8fe>
 8007466:	9b00      	ldr	r3, [sp, #0]
 8007468:	f1c0 001c 	rsb	r0, r0, #28
 800746c:	4403      	add	r3, r0
 800746e:	9300      	str	r3, [sp, #0]
 8007470:	9b06      	ldr	r3, [sp, #24]
 8007472:	4403      	add	r3, r0
 8007474:	4406      	add	r6, r0
 8007476:	9306      	str	r3, [sp, #24]
 8007478:	9b00      	ldr	r3, [sp, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	dd05      	ble.n	800748a <_dtoa_r+0x83a>
 800747e:	9902      	ldr	r1, [sp, #8]
 8007480:	461a      	mov	r2, r3
 8007482:	4648      	mov	r0, r9
 8007484:	f000 fcba 	bl	8007dfc <__lshift>
 8007488:	9002      	str	r0, [sp, #8]
 800748a:	9b06      	ldr	r3, [sp, #24]
 800748c:	2b00      	cmp	r3, #0
 800748e:	dd05      	ble.n	800749c <_dtoa_r+0x84c>
 8007490:	4621      	mov	r1, r4
 8007492:	461a      	mov	r2, r3
 8007494:	4648      	mov	r0, r9
 8007496:	f000 fcb1 	bl	8007dfc <__lshift>
 800749a:	4604      	mov	r4, r0
 800749c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d061      	beq.n	8007566 <_dtoa_r+0x916>
 80074a2:	9802      	ldr	r0, [sp, #8]
 80074a4:	4621      	mov	r1, r4
 80074a6:	f000 fd15 	bl	8007ed4 <__mcmp>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	da5b      	bge.n	8007566 <_dtoa_r+0x916>
 80074ae:	2300      	movs	r3, #0
 80074b0:	9902      	ldr	r1, [sp, #8]
 80074b2:	220a      	movs	r2, #10
 80074b4:	4648      	mov	r0, r9
 80074b6:	f000 fafd 	bl	8007ab4 <__multadd>
 80074ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074bc:	9002      	str	r0, [sp, #8]
 80074be:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 8177 	beq.w	80077b6 <_dtoa_r+0xb66>
 80074c8:	4629      	mov	r1, r5
 80074ca:	2300      	movs	r3, #0
 80074cc:	220a      	movs	r2, #10
 80074ce:	4648      	mov	r0, r9
 80074d0:	f000 faf0 	bl	8007ab4 <__multadd>
 80074d4:	f1bb 0f00 	cmp.w	fp, #0
 80074d8:	4605      	mov	r5, r0
 80074da:	dc6f      	bgt.n	80075bc <_dtoa_r+0x96c>
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	dc49      	bgt.n	8007576 <_dtoa_r+0x926>
 80074e2:	e06b      	b.n	80075bc <_dtoa_r+0x96c>
 80074e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074ea:	e73c      	b.n	8007366 <_dtoa_r+0x716>
 80074ec:	3fe00000 	.word	0x3fe00000
 80074f0:	40240000 	.word	0x40240000
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	1e5c      	subs	r4, r3, #1
 80074f8:	9b08      	ldr	r3, [sp, #32]
 80074fa:	42a3      	cmp	r3, r4
 80074fc:	db09      	blt.n	8007512 <_dtoa_r+0x8c2>
 80074fe:	1b1c      	subs	r4, r3, r4
 8007500:	9b03      	ldr	r3, [sp, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	f6bf af30 	bge.w	8007368 <_dtoa_r+0x718>
 8007508:	9b00      	ldr	r3, [sp, #0]
 800750a:	9a03      	ldr	r2, [sp, #12]
 800750c:	1a9e      	subs	r6, r3, r2
 800750e:	2300      	movs	r3, #0
 8007510:	e72b      	b.n	800736a <_dtoa_r+0x71a>
 8007512:	9b08      	ldr	r3, [sp, #32]
 8007514:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007516:	9408      	str	r4, [sp, #32]
 8007518:	1ae3      	subs	r3, r4, r3
 800751a:	441a      	add	r2, r3
 800751c:	9e00      	ldr	r6, [sp, #0]
 800751e:	9b03      	ldr	r3, [sp, #12]
 8007520:	920d      	str	r2, [sp, #52]	@ 0x34
 8007522:	2400      	movs	r4, #0
 8007524:	e721      	b.n	800736a <_dtoa_r+0x71a>
 8007526:	9c08      	ldr	r4, [sp, #32]
 8007528:	9e00      	ldr	r6, [sp, #0]
 800752a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800752c:	e728      	b.n	8007380 <_dtoa_r+0x730>
 800752e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007532:	e751      	b.n	80073d8 <_dtoa_r+0x788>
 8007534:	9a08      	ldr	r2, [sp, #32]
 8007536:	9902      	ldr	r1, [sp, #8]
 8007538:	e750      	b.n	80073dc <_dtoa_r+0x78c>
 800753a:	f8cd 8008 	str.w	r8, [sp, #8]
 800753e:	e751      	b.n	80073e4 <_dtoa_r+0x794>
 8007540:	2300      	movs	r3, #0
 8007542:	e779      	b.n	8007438 <_dtoa_r+0x7e8>
 8007544:	9b04      	ldr	r3, [sp, #16]
 8007546:	e777      	b.n	8007438 <_dtoa_r+0x7e8>
 8007548:	2300      	movs	r3, #0
 800754a:	9308      	str	r3, [sp, #32]
 800754c:	e779      	b.n	8007442 <_dtoa_r+0x7f2>
 800754e:	d093      	beq.n	8007478 <_dtoa_r+0x828>
 8007550:	9a00      	ldr	r2, [sp, #0]
 8007552:	331c      	adds	r3, #28
 8007554:	441a      	add	r2, r3
 8007556:	9200      	str	r2, [sp, #0]
 8007558:	9a06      	ldr	r2, [sp, #24]
 800755a:	441a      	add	r2, r3
 800755c:	441e      	add	r6, r3
 800755e:	9206      	str	r2, [sp, #24]
 8007560:	e78a      	b.n	8007478 <_dtoa_r+0x828>
 8007562:	4603      	mov	r3, r0
 8007564:	e7f4      	b.n	8007550 <_dtoa_r+0x900>
 8007566:	9b03      	ldr	r3, [sp, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	46b8      	mov	r8, r7
 800756c:	dc20      	bgt.n	80075b0 <_dtoa_r+0x960>
 800756e:	469b      	mov	fp, r3
 8007570:	9b07      	ldr	r3, [sp, #28]
 8007572:	2b02      	cmp	r3, #2
 8007574:	dd1e      	ble.n	80075b4 <_dtoa_r+0x964>
 8007576:	f1bb 0f00 	cmp.w	fp, #0
 800757a:	f47f adb1 	bne.w	80070e0 <_dtoa_r+0x490>
 800757e:	4621      	mov	r1, r4
 8007580:	465b      	mov	r3, fp
 8007582:	2205      	movs	r2, #5
 8007584:	4648      	mov	r0, r9
 8007586:	f000 fa95 	bl	8007ab4 <__multadd>
 800758a:	4601      	mov	r1, r0
 800758c:	4604      	mov	r4, r0
 800758e:	9802      	ldr	r0, [sp, #8]
 8007590:	f000 fca0 	bl	8007ed4 <__mcmp>
 8007594:	2800      	cmp	r0, #0
 8007596:	f77f ada3 	ble.w	80070e0 <_dtoa_r+0x490>
 800759a:	4656      	mov	r6, sl
 800759c:	2331      	movs	r3, #49	@ 0x31
 800759e:	f806 3b01 	strb.w	r3, [r6], #1
 80075a2:	f108 0801 	add.w	r8, r8, #1
 80075a6:	e59f      	b.n	80070e8 <_dtoa_r+0x498>
 80075a8:	9c03      	ldr	r4, [sp, #12]
 80075aa:	46b8      	mov	r8, r7
 80075ac:	4625      	mov	r5, r4
 80075ae:	e7f4      	b.n	800759a <_dtoa_r+0x94a>
 80075b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80075b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f000 8101 	beq.w	80077be <_dtoa_r+0xb6e>
 80075bc:	2e00      	cmp	r6, #0
 80075be:	dd05      	ble.n	80075cc <_dtoa_r+0x97c>
 80075c0:	4629      	mov	r1, r5
 80075c2:	4632      	mov	r2, r6
 80075c4:	4648      	mov	r0, r9
 80075c6:	f000 fc19 	bl	8007dfc <__lshift>
 80075ca:	4605      	mov	r5, r0
 80075cc:	9b08      	ldr	r3, [sp, #32]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d05c      	beq.n	800768c <_dtoa_r+0xa3c>
 80075d2:	6869      	ldr	r1, [r5, #4]
 80075d4:	4648      	mov	r0, r9
 80075d6:	f000 fa0b 	bl	80079f0 <_Balloc>
 80075da:	4606      	mov	r6, r0
 80075dc:	b928      	cbnz	r0, 80075ea <_dtoa_r+0x99a>
 80075de:	4b82      	ldr	r3, [pc, #520]	@ (80077e8 <_dtoa_r+0xb98>)
 80075e0:	4602      	mov	r2, r0
 80075e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075e6:	f7ff bb4a 	b.w	8006c7e <_dtoa_r+0x2e>
 80075ea:	692a      	ldr	r2, [r5, #16]
 80075ec:	3202      	adds	r2, #2
 80075ee:	0092      	lsls	r2, r2, #2
 80075f0:	f105 010c 	add.w	r1, r5, #12
 80075f4:	300c      	adds	r0, #12
 80075f6:	f000 ffa3 	bl	8008540 <memcpy>
 80075fa:	2201      	movs	r2, #1
 80075fc:	4631      	mov	r1, r6
 80075fe:	4648      	mov	r0, r9
 8007600:	f000 fbfc 	bl	8007dfc <__lshift>
 8007604:	f10a 0301 	add.w	r3, sl, #1
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	eb0a 030b 	add.w	r3, sl, fp
 800760e:	9308      	str	r3, [sp, #32]
 8007610:	9b04      	ldr	r3, [sp, #16]
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	462f      	mov	r7, r5
 8007618:	9306      	str	r3, [sp, #24]
 800761a:	4605      	mov	r5, r0
 800761c:	9b00      	ldr	r3, [sp, #0]
 800761e:	9802      	ldr	r0, [sp, #8]
 8007620:	4621      	mov	r1, r4
 8007622:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007626:	f7ff fa88 	bl	8006b3a <quorem>
 800762a:	4603      	mov	r3, r0
 800762c:	3330      	adds	r3, #48	@ 0x30
 800762e:	9003      	str	r0, [sp, #12]
 8007630:	4639      	mov	r1, r7
 8007632:	9802      	ldr	r0, [sp, #8]
 8007634:	9309      	str	r3, [sp, #36]	@ 0x24
 8007636:	f000 fc4d 	bl	8007ed4 <__mcmp>
 800763a:	462a      	mov	r2, r5
 800763c:	9004      	str	r0, [sp, #16]
 800763e:	4621      	mov	r1, r4
 8007640:	4648      	mov	r0, r9
 8007642:	f000 fc63 	bl	8007f0c <__mdiff>
 8007646:	68c2      	ldr	r2, [r0, #12]
 8007648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800764a:	4606      	mov	r6, r0
 800764c:	bb02      	cbnz	r2, 8007690 <_dtoa_r+0xa40>
 800764e:	4601      	mov	r1, r0
 8007650:	9802      	ldr	r0, [sp, #8]
 8007652:	f000 fc3f 	bl	8007ed4 <__mcmp>
 8007656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007658:	4602      	mov	r2, r0
 800765a:	4631      	mov	r1, r6
 800765c:	4648      	mov	r0, r9
 800765e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007660:	9309      	str	r3, [sp, #36]	@ 0x24
 8007662:	f000 fa05 	bl	8007a70 <_Bfree>
 8007666:	9b07      	ldr	r3, [sp, #28]
 8007668:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800766a:	9e00      	ldr	r6, [sp, #0]
 800766c:	ea42 0103 	orr.w	r1, r2, r3
 8007670:	9b06      	ldr	r3, [sp, #24]
 8007672:	4319      	orrs	r1, r3
 8007674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007676:	d10d      	bne.n	8007694 <_dtoa_r+0xa44>
 8007678:	2b39      	cmp	r3, #57	@ 0x39
 800767a:	d027      	beq.n	80076cc <_dtoa_r+0xa7c>
 800767c:	9a04      	ldr	r2, [sp, #16]
 800767e:	2a00      	cmp	r2, #0
 8007680:	dd01      	ble.n	8007686 <_dtoa_r+0xa36>
 8007682:	9b03      	ldr	r3, [sp, #12]
 8007684:	3331      	adds	r3, #49	@ 0x31
 8007686:	f88b 3000 	strb.w	r3, [fp]
 800768a:	e52e      	b.n	80070ea <_dtoa_r+0x49a>
 800768c:	4628      	mov	r0, r5
 800768e:	e7b9      	b.n	8007604 <_dtoa_r+0x9b4>
 8007690:	2201      	movs	r2, #1
 8007692:	e7e2      	b.n	800765a <_dtoa_r+0xa0a>
 8007694:	9904      	ldr	r1, [sp, #16]
 8007696:	2900      	cmp	r1, #0
 8007698:	db04      	blt.n	80076a4 <_dtoa_r+0xa54>
 800769a:	9807      	ldr	r0, [sp, #28]
 800769c:	4301      	orrs	r1, r0
 800769e:	9806      	ldr	r0, [sp, #24]
 80076a0:	4301      	orrs	r1, r0
 80076a2:	d120      	bne.n	80076e6 <_dtoa_r+0xa96>
 80076a4:	2a00      	cmp	r2, #0
 80076a6:	ddee      	ble.n	8007686 <_dtoa_r+0xa36>
 80076a8:	9902      	ldr	r1, [sp, #8]
 80076aa:	9300      	str	r3, [sp, #0]
 80076ac:	2201      	movs	r2, #1
 80076ae:	4648      	mov	r0, r9
 80076b0:	f000 fba4 	bl	8007dfc <__lshift>
 80076b4:	4621      	mov	r1, r4
 80076b6:	9002      	str	r0, [sp, #8]
 80076b8:	f000 fc0c 	bl	8007ed4 <__mcmp>
 80076bc:	2800      	cmp	r0, #0
 80076be:	9b00      	ldr	r3, [sp, #0]
 80076c0:	dc02      	bgt.n	80076c8 <_dtoa_r+0xa78>
 80076c2:	d1e0      	bne.n	8007686 <_dtoa_r+0xa36>
 80076c4:	07da      	lsls	r2, r3, #31
 80076c6:	d5de      	bpl.n	8007686 <_dtoa_r+0xa36>
 80076c8:	2b39      	cmp	r3, #57	@ 0x39
 80076ca:	d1da      	bne.n	8007682 <_dtoa_r+0xa32>
 80076cc:	2339      	movs	r3, #57	@ 0x39
 80076ce:	f88b 3000 	strb.w	r3, [fp]
 80076d2:	4633      	mov	r3, r6
 80076d4:	461e      	mov	r6, r3
 80076d6:	3b01      	subs	r3, #1
 80076d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076dc:	2a39      	cmp	r2, #57	@ 0x39
 80076de:	d04e      	beq.n	800777e <_dtoa_r+0xb2e>
 80076e0:	3201      	adds	r2, #1
 80076e2:	701a      	strb	r2, [r3, #0]
 80076e4:	e501      	b.n	80070ea <_dtoa_r+0x49a>
 80076e6:	2a00      	cmp	r2, #0
 80076e8:	dd03      	ble.n	80076f2 <_dtoa_r+0xaa2>
 80076ea:	2b39      	cmp	r3, #57	@ 0x39
 80076ec:	d0ee      	beq.n	80076cc <_dtoa_r+0xa7c>
 80076ee:	3301      	adds	r3, #1
 80076f0:	e7c9      	b.n	8007686 <_dtoa_r+0xa36>
 80076f2:	9a00      	ldr	r2, [sp, #0]
 80076f4:	9908      	ldr	r1, [sp, #32]
 80076f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076fa:	428a      	cmp	r2, r1
 80076fc:	d028      	beq.n	8007750 <_dtoa_r+0xb00>
 80076fe:	9902      	ldr	r1, [sp, #8]
 8007700:	2300      	movs	r3, #0
 8007702:	220a      	movs	r2, #10
 8007704:	4648      	mov	r0, r9
 8007706:	f000 f9d5 	bl	8007ab4 <__multadd>
 800770a:	42af      	cmp	r7, r5
 800770c:	9002      	str	r0, [sp, #8]
 800770e:	f04f 0300 	mov.w	r3, #0
 8007712:	f04f 020a 	mov.w	r2, #10
 8007716:	4639      	mov	r1, r7
 8007718:	4648      	mov	r0, r9
 800771a:	d107      	bne.n	800772c <_dtoa_r+0xadc>
 800771c:	f000 f9ca 	bl	8007ab4 <__multadd>
 8007720:	4607      	mov	r7, r0
 8007722:	4605      	mov	r5, r0
 8007724:	9b00      	ldr	r3, [sp, #0]
 8007726:	3301      	adds	r3, #1
 8007728:	9300      	str	r3, [sp, #0]
 800772a:	e777      	b.n	800761c <_dtoa_r+0x9cc>
 800772c:	f000 f9c2 	bl	8007ab4 <__multadd>
 8007730:	4629      	mov	r1, r5
 8007732:	4607      	mov	r7, r0
 8007734:	2300      	movs	r3, #0
 8007736:	220a      	movs	r2, #10
 8007738:	4648      	mov	r0, r9
 800773a:	f000 f9bb 	bl	8007ab4 <__multadd>
 800773e:	4605      	mov	r5, r0
 8007740:	e7f0      	b.n	8007724 <_dtoa_r+0xad4>
 8007742:	f1bb 0f00 	cmp.w	fp, #0
 8007746:	bfcc      	ite	gt
 8007748:	465e      	movgt	r6, fp
 800774a:	2601      	movle	r6, #1
 800774c:	4456      	add	r6, sl
 800774e:	2700      	movs	r7, #0
 8007750:	9902      	ldr	r1, [sp, #8]
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	2201      	movs	r2, #1
 8007756:	4648      	mov	r0, r9
 8007758:	f000 fb50 	bl	8007dfc <__lshift>
 800775c:	4621      	mov	r1, r4
 800775e:	9002      	str	r0, [sp, #8]
 8007760:	f000 fbb8 	bl	8007ed4 <__mcmp>
 8007764:	2800      	cmp	r0, #0
 8007766:	dcb4      	bgt.n	80076d2 <_dtoa_r+0xa82>
 8007768:	d102      	bne.n	8007770 <_dtoa_r+0xb20>
 800776a:	9b00      	ldr	r3, [sp, #0]
 800776c:	07db      	lsls	r3, r3, #31
 800776e:	d4b0      	bmi.n	80076d2 <_dtoa_r+0xa82>
 8007770:	4633      	mov	r3, r6
 8007772:	461e      	mov	r6, r3
 8007774:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007778:	2a30      	cmp	r2, #48	@ 0x30
 800777a:	d0fa      	beq.n	8007772 <_dtoa_r+0xb22>
 800777c:	e4b5      	b.n	80070ea <_dtoa_r+0x49a>
 800777e:	459a      	cmp	sl, r3
 8007780:	d1a8      	bne.n	80076d4 <_dtoa_r+0xa84>
 8007782:	2331      	movs	r3, #49	@ 0x31
 8007784:	f108 0801 	add.w	r8, r8, #1
 8007788:	f88a 3000 	strb.w	r3, [sl]
 800778c:	e4ad      	b.n	80070ea <_dtoa_r+0x49a>
 800778e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007790:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077ec <_dtoa_r+0xb9c>
 8007794:	b11b      	cbz	r3, 800779e <_dtoa_r+0xb4e>
 8007796:	f10a 0308 	add.w	r3, sl, #8
 800779a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	4650      	mov	r0, sl
 80077a0:	b017      	add	sp, #92	@ 0x5c
 80077a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a6:	9b07      	ldr	r3, [sp, #28]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	f77f ae2e 	ble.w	800740a <_dtoa_r+0x7ba>
 80077ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077b0:	9308      	str	r3, [sp, #32]
 80077b2:	2001      	movs	r0, #1
 80077b4:	e64d      	b.n	8007452 <_dtoa_r+0x802>
 80077b6:	f1bb 0f00 	cmp.w	fp, #0
 80077ba:	f77f aed9 	ble.w	8007570 <_dtoa_r+0x920>
 80077be:	4656      	mov	r6, sl
 80077c0:	9802      	ldr	r0, [sp, #8]
 80077c2:	4621      	mov	r1, r4
 80077c4:	f7ff f9b9 	bl	8006b3a <quorem>
 80077c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077cc:	f806 3b01 	strb.w	r3, [r6], #1
 80077d0:	eba6 020a 	sub.w	r2, r6, sl
 80077d4:	4593      	cmp	fp, r2
 80077d6:	ddb4      	ble.n	8007742 <_dtoa_r+0xaf2>
 80077d8:	9902      	ldr	r1, [sp, #8]
 80077da:	2300      	movs	r3, #0
 80077dc:	220a      	movs	r2, #10
 80077de:	4648      	mov	r0, r9
 80077e0:	f000 f968 	bl	8007ab4 <__multadd>
 80077e4:	9002      	str	r0, [sp, #8]
 80077e6:	e7eb      	b.n	80077c0 <_dtoa_r+0xb70>
 80077e8:	08009dd8 	.word	0x08009dd8
 80077ec:	08009d5c 	.word	0x08009d5c

080077f0 <_free_r>:
 80077f0:	b538      	push	{r3, r4, r5, lr}
 80077f2:	4605      	mov	r5, r0
 80077f4:	2900      	cmp	r1, #0
 80077f6:	d041      	beq.n	800787c <_free_r+0x8c>
 80077f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077fc:	1f0c      	subs	r4, r1, #4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	bfb8      	it	lt
 8007802:	18e4      	addlt	r4, r4, r3
 8007804:	f000 f8e8 	bl	80079d8 <__malloc_lock>
 8007808:	4a1d      	ldr	r2, [pc, #116]	@ (8007880 <_free_r+0x90>)
 800780a:	6813      	ldr	r3, [r2, #0]
 800780c:	b933      	cbnz	r3, 800781c <_free_r+0x2c>
 800780e:	6063      	str	r3, [r4, #4]
 8007810:	6014      	str	r4, [r2, #0]
 8007812:	4628      	mov	r0, r5
 8007814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007818:	f000 b8e4 	b.w	80079e4 <__malloc_unlock>
 800781c:	42a3      	cmp	r3, r4
 800781e:	d908      	bls.n	8007832 <_free_r+0x42>
 8007820:	6820      	ldr	r0, [r4, #0]
 8007822:	1821      	adds	r1, r4, r0
 8007824:	428b      	cmp	r3, r1
 8007826:	bf01      	itttt	eq
 8007828:	6819      	ldreq	r1, [r3, #0]
 800782a:	685b      	ldreq	r3, [r3, #4]
 800782c:	1809      	addeq	r1, r1, r0
 800782e:	6021      	streq	r1, [r4, #0]
 8007830:	e7ed      	b.n	800780e <_free_r+0x1e>
 8007832:	461a      	mov	r2, r3
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	b10b      	cbz	r3, 800783c <_free_r+0x4c>
 8007838:	42a3      	cmp	r3, r4
 800783a:	d9fa      	bls.n	8007832 <_free_r+0x42>
 800783c:	6811      	ldr	r1, [r2, #0]
 800783e:	1850      	adds	r0, r2, r1
 8007840:	42a0      	cmp	r0, r4
 8007842:	d10b      	bne.n	800785c <_free_r+0x6c>
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	4401      	add	r1, r0
 8007848:	1850      	adds	r0, r2, r1
 800784a:	4283      	cmp	r3, r0
 800784c:	6011      	str	r1, [r2, #0]
 800784e:	d1e0      	bne.n	8007812 <_free_r+0x22>
 8007850:	6818      	ldr	r0, [r3, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	6053      	str	r3, [r2, #4]
 8007856:	4408      	add	r0, r1
 8007858:	6010      	str	r0, [r2, #0]
 800785a:	e7da      	b.n	8007812 <_free_r+0x22>
 800785c:	d902      	bls.n	8007864 <_free_r+0x74>
 800785e:	230c      	movs	r3, #12
 8007860:	602b      	str	r3, [r5, #0]
 8007862:	e7d6      	b.n	8007812 <_free_r+0x22>
 8007864:	6820      	ldr	r0, [r4, #0]
 8007866:	1821      	adds	r1, r4, r0
 8007868:	428b      	cmp	r3, r1
 800786a:	bf04      	itt	eq
 800786c:	6819      	ldreq	r1, [r3, #0]
 800786e:	685b      	ldreq	r3, [r3, #4]
 8007870:	6063      	str	r3, [r4, #4]
 8007872:	bf04      	itt	eq
 8007874:	1809      	addeq	r1, r1, r0
 8007876:	6021      	streq	r1, [r4, #0]
 8007878:	6054      	str	r4, [r2, #4]
 800787a:	e7ca      	b.n	8007812 <_free_r+0x22>
 800787c:	bd38      	pop	{r3, r4, r5, pc}
 800787e:	bf00      	nop
 8007880:	2000056c 	.word	0x2000056c

08007884 <malloc>:
 8007884:	4b02      	ldr	r3, [pc, #8]	@ (8007890 <malloc+0xc>)
 8007886:	4601      	mov	r1, r0
 8007888:	6818      	ldr	r0, [r3, #0]
 800788a:	f000 b825 	b.w	80078d8 <_malloc_r>
 800788e:	bf00      	nop
 8007890:	20000020 	.word	0x20000020

08007894 <sbrk_aligned>:
 8007894:	b570      	push	{r4, r5, r6, lr}
 8007896:	4e0f      	ldr	r6, [pc, #60]	@ (80078d4 <sbrk_aligned+0x40>)
 8007898:	460c      	mov	r4, r1
 800789a:	6831      	ldr	r1, [r6, #0]
 800789c:	4605      	mov	r5, r0
 800789e:	b911      	cbnz	r1, 80078a6 <sbrk_aligned+0x12>
 80078a0:	f000 fe3e 	bl	8008520 <_sbrk_r>
 80078a4:	6030      	str	r0, [r6, #0]
 80078a6:	4621      	mov	r1, r4
 80078a8:	4628      	mov	r0, r5
 80078aa:	f000 fe39 	bl	8008520 <_sbrk_r>
 80078ae:	1c43      	adds	r3, r0, #1
 80078b0:	d103      	bne.n	80078ba <sbrk_aligned+0x26>
 80078b2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80078b6:	4620      	mov	r0, r4
 80078b8:	bd70      	pop	{r4, r5, r6, pc}
 80078ba:	1cc4      	adds	r4, r0, #3
 80078bc:	f024 0403 	bic.w	r4, r4, #3
 80078c0:	42a0      	cmp	r0, r4
 80078c2:	d0f8      	beq.n	80078b6 <sbrk_aligned+0x22>
 80078c4:	1a21      	subs	r1, r4, r0
 80078c6:	4628      	mov	r0, r5
 80078c8:	f000 fe2a 	bl	8008520 <_sbrk_r>
 80078cc:	3001      	adds	r0, #1
 80078ce:	d1f2      	bne.n	80078b6 <sbrk_aligned+0x22>
 80078d0:	e7ef      	b.n	80078b2 <sbrk_aligned+0x1e>
 80078d2:	bf00      	nop
 80078d4:	20000568 	.word	0x20000568

080078d8 <_malloc_r>:
 80078d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078dc:	1ccd      	adds	r5, r1, #3
 80078de:	f025 0503 	bic.w	r5, r5, #3
 80078e2:	3508      	adds	r5, #8
 80078e4:	2d0c      	cmp	r5, #12
 80078e6:	bf38      	it	cc
 80078e8:	250c      	movcc	r5, #12
 80078ea:	2d00      	cmp	r5, #0
 80078ec:	4606      	mov	r6, r0
 80078ee:	db01      	blt.n	80078f4 <_malloc_r+0x1c>
 80078f0:	42a9      	cmp	r1, r5
 80078f2:	d904      	bls.n	80078fe <_malloc_r+0x26>
 80078f4:	230c      	movs	r3, #12
 80078f6:	6033      	str	r3, [r6, #0]
 80078f8:	2000      	movs	r0, #0
 80078fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079d4 <_malloc_r+0xfc>
 8007902:	f000 f869 	bl	80079d8 <__malloc_lock>
 8007906:	f8d8 3000 	ldr.w	r3, [r8]
 800790a:	461c      	mov	r4, r3
 800790c:	bb44      	cbnz	r4, 8007960 <_malloc_r+0x88>
 800790e:	4629      	mov	r1, r5
 8007910:	4630      	mov	r0, r6
 8007912:	f7ff ffbf 	bl	8007894 <sbrk_aligned>
 8007916:	1c43      	adds	r3, r0, #1
 8007918:	4604      	mov	r4, r0
 800791a:	d158      	bne.n	80079ce <_malloc_r+0xf6>
 800791c:	f8d8 4000 	ldr.w	r4, [r8]
 8007920:	4627      	mov	r7, r4
 8007922:	2f00      	cmp	r7, #0
 8007924:	d143      	bne.n	80079ae <_malloc_r+0xd6>
 8007926:	2c00      	cmp	r4, #0
 8007928:	d04b      	beq.n	80079c2 <_malloc_r+0xea>
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	4639      	mov	r1, r7
 800792e:	4630      	mov	r0, r6
 8007930:	eb04 0903 	add.w	r9, r4, r3
 8007934:	f000 fdf4 	bl	8008520 <_sbrk_r>
 8007938:	4581      	cmp	r9, r0
 800793a:	d142      	bne.n	80079c2 <_malloc_r+0xea>
 800793c:	6821      	ldr	r1, [r4, #0]
 800793e:	1a6d      	subs	r5, r5, r1
 8007940:	4629      	mov	r1, r5
 8007942:	4630      	mov	r0, r6
 8007944:	f7ff ffa6 	bl	8007894 <sbrk_aligned>
 8007948:	3001      	adds	r0, #1
 800794a:	d03a      	beq.n	80079c2 <_malloc_r+0xea>
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	442b      	add	r3, r5
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	f8d8 3000 	ldr.w	r3, [r8]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	bb62      	cbnz	r2, 80079b4 <_malloc_r+0xdc>
 800795a:	f8c8 7000 	str.w	r7, [r8]
 800795e:	e00f      	b.n	8007980 <_malloc_r+0xa8>
 8007960:	6822      	ldr	r2, [r4, #0]
 8007962:	1b52      	subs	r2, r2, r5
 8007964:	d420      	bmi.n	80079a8 <_malloc_r+0xd0>
 8007966:	2a0b      	cmp	r2, #11
 8007968:	d917      	bls.n	800799a <_malloc_r+0xc2>
 800796a:	1961      	adds	r1, r4, r5
 800796c:	42a3      	cmp	r3, r4
 800796e:	6025      	str	r5, [r4, #0]
 8007970:	bf18      	it	ne
 8007972:	6059      	strne	r1, [r3, #4]
 8007974:	6863      	ldr	r3, [r4, #4]
 8007976:	bf08      	it	eq
 8007978:	f8c8 1000 	streq.w	r1, [r8]
 800797c:	5162      	str	r2, [r4, r5]
 800797e:	604b      	str	r3, [r1, #4]
 8007980:	4630      	mov	r0, r6
 8007982:	f000 f82f 	bl	80079e4 <__malloc_unlock>
 8007986:	f104 000b 	add.w	r0, r4, #11
 800798a:	1d23      	adds	r3, r4, #4
 800798c:	f020 0007 	bic.w	r0, r0, #7
 8007990:	1ac2      	subs	r2, r0, r3
 8007992:	bf1c      	itt	ne
 8007994:	1a1b      	subne	r3, r3, r0
 8007996:	50a3      	strne	r3, [r4, r2]
 8007998:	e7af      	b.n	80078fa <_malloc_r+0x22>
 800799a:	6862      	ldr	r2, [r4, #4]
 800799c:	42a3      	cmp	r3, r4
 800799e:	bf0c      	ite	eq
 80079a0:	f8c8 2000 	streq.w	r2, [r8]
 80079a4:	605a      	strne	r2, [r3, #4]
 80079a6:	e7eb      	b.n	8007980 <_malloc_r+0xa8>
 80079a8:	4623      	mov	r3, r4
 80079aa:	6864      	ldr	r4, [r4, #4]
 80079ac:	e7ae      	b.n	800790c <_malloc_r+0x34>
 80079ae:	463c      	mov	r4, r7
 80079b0:	687f      	ldr	r7, [r7, #4]
 80079b2:	e7b6      	b.n	8007922 <_malloc_r+0x4a>
 80079b4:	461a      	mov	r2, r3
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	42a3      	cmp	r3, r4
 80079ba:	d1fb      	bne.n	80079b4 <_malloc_r+0xdc>
 80079bc:	2300      	movs	r3, #0
 80079be:	6053      	str	r3, [r2, #4]
 80079c0:	e7de      	b.n	8007980 <_malloc_r+0xa8>
 80079c2:	230c      	movs	r3, #12
 80079c4:	6033      	str	r3, [r6, #0]
 80079c6:	4630      	mov	r0, r6
 80079c8:	f000 f80c 	bl	80079e4 <__malloc_unlock>
 80079cc:	e794      	b.n	80078f8 <_malloc_r+0x20>
 80079ce:	6005      	str	r5, [r0, #0]
 80079d0:	e7d6      	b.n	8007980 <_malloc_r+0xa8>
 80079d2:	bf00      	nop
 80079d4:	2000056c 	.word	0x2000056c

080079d8 <__malloc_lock>:
 80079d8:	4801      	ldr	r0, [pc, #4]	@ (80079e0 <__malloc_lock+0x8>)
 80079da:	f7ff b8ac 	b.w	8006b36 <__retarget_lock_acquire_recursive>
 80079de:	bf00      	nop
 80079e0:	20000564 	.word	0x20000564

080079e4 <__malloc_unlock>:
 80079e4:	4801      	ldr	r0, [pc, #4]	@ (80079ec <__malloc_unlock+0x8>)
 80079e6:	f7ff b8a7 	b.w	8006b38 <__retarget_lock_release_recursive>
 80079ea:	bf00      	nop
 80079ec:	20000564 	.word	0x20000564

080079f0 <_Balloc>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	69c6      	ldr	r6, [r0, #28]
 80079f4:	4604      	mov	r4, r0
 80079f6:	460d      	mov	r5, r1
 80079f8:	b976      	cbnz	r6, 8007a18 <_Balloc+0x28>
 80079fa:	2010      	movs	r0, #16
 80079fc:	f7ff ff42 	bl	8007884 <malloc>
 8007a00:	4602      	mov	r2, r0
 8007a02:	61e0      	str	r0, [r4, #28]
 8007a04:	b920      	cbnz	r0, 8007a10 <_Balloc+0x20>
 8007a06:	4b18      	ldr	r3, [pc, #96]	@ (8007a68 <_Balloc+0x78>)
 8007a08:	4818      	ldr	r0, [pc, #96]	@ (8007a6c <_Balloc+0x7c>)
 8007a0a:	216b      	movs	r1, #107	@ 0x6b
 8007a0c:	f000 fda6 	bl	800855c <__assert_func>
 8007a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a14:	6006      	str	r6, [r0, #0]
 8007a16:	60c6      	str	r6, [r0, #12]
 8007a18:	69e6      	ldr	r6, [r4, #28]
 8007a1a:	68f3      	ldr	r3, [r6, #12]
 8007a1c:	b183      	cbz	r3, 8007a40 <_Balloc+0x50>
 8007a1e:	69e3      	ldr	r3, [r4, #28]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a26:	b9b8      	cbnz	r0, 8007a58 <_Balloc+0x68>
 8007a28:	2101      	movs	r1, #1
 8007a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a2e:	1d72      	adds	r2, r6, #5
 8007a30:	0092      	lsls	r2, r2, #2
 8007a32:	4620      	mov	r0, r4
 8007a34:	f000 fdb0 	bl	8008598 <_calloc_r>
 8007a38:	b160      	cbz	r0, 8007a54 <_Balloc+0x64>
 8007a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a3e:	e00e      	b.n	8007a5e <_Balloc+0x6e>
 8007a40:	2221      	movs	r2, #33	@ 0x21
 8007a42:	2104      	movs	r1, #4
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 fda7 	bl	8008598 <_calloc_r>
 8007a4a:	69e3      	ldr	r3, [r4, #28]
 8007a4c:	60f0      	str	r0, [r6, #12]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1e4      	bne.n	8007a1e <_Balloc+0x2e>
 8007a54:	2000      	movs	r0, #0
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	6802      	ldr	r2, [r0, #0]
 8007a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a64:	e7f7      	b.n	8007a56 <_Balloc+0x66>
 8007a66:	bf00      	nop
 8007a68:	08009d69 	.word	0x08009d69
 8007a6c:	08009de9 	.word	0x08009de9

08007a70 <_Bfree>:
 8007a70:	b570      	push	{r4, r5, r6, lr}
 8007a72:	69c6      	ldr	r6, [r0, #28]
 8007a74:	4605      	mov	r5, r0
 8007a76:	460c      	mov	r4, r1
 8007a78:	b976      	cbnz	r6, 8007a98 <_Bfree+0x28>
 8007a7a:	2010      	movs	r0, #16
 8007a7c:	f7ff ff02 	bl	8007884 <malloc>
 8007a80:	4602      	mov	r2, r0
 8007a82:	61e8      	str	r0, [r5, #28]
 8007a84:	b920      	cbnz	r0, 8007a90 <_Bfree+0x20>
 8007a86:	4b09      	ldr	r3, [pc, #36]	@ (8007aac <_Bfree+0x3c>)
 8007a88:	4809      	ldr	r0, [pc, #36]	@ (8007ab0 <_Bfree+0x40>)
 8007a8a:	218f      	movs	r1, #143	@ 0x8f
 8007a8c:	f000 fd66 	bl	800855c <__assert_func>
 8007a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a94:	6006      	str	r6, [r0, #0]
 8007a96:	60c6      	str	r6, [r0, #12]
 8007a98:	b13c      	cbz	r4, 8007aaa <_Bfree+0x3a>
 8007a9a:	69eb      	ldr	r3, [r5, #28]
 8007a9c:	6862      	ldr	r2, [r4, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007aa4:	6021      	str	r1, [r4, #0]
 8007aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aaa:	bd70      	pop	{r4, r5, r6, pc}
 8007aac:	08009d69 	.word	0x08009d69
 8007ab0:	08009de9 	.word	0x08009de9

08007ab4 <__multadd>:
 8007ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab8:	690d      	ldr	r5, [r1, #16]
 8007aba:	4607      	mov	r7, r0
 8007abc:	460c      	mov	r4, r1
 8007abe:	461e      	mov	r6, r3
 8007ac0:	f101 0c14 	add.w	ip, r1, #20
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aca:	b299      	uxth	r1, r3
 8007acc:	fb02 6101 	mla	r1, r2, r1, r6
 8007ad0:	0c1e      	lsrs	r6, r3, #16
 8007ad2:	0c0b      	lsrs	r3, r1, #16
 8007ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ad8:	b289      	uxth	r1, r1
 8007ada:	3001      	adds	r0, #1
 8007adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ae0:	4285      	cmp	r5, r0
 8007ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aea:	dcec      	bgt.n	8007ac6 <__multadd+0x12>
 8007aec:	b30e      	cbz	r6, 8007b32 <__multadd+0x7e>
 8007aee:	68a3      	ldr	r3, [r4, #8]
 8007af0:	42ab      	cmp	r3, r5
 8007af2:	dc19      	bgt.n	8007b28 <__multadd+0x74>
 8007af4:	6861      	ldr	r1, [r4, #4]
 8007af6:	4638      	mov	r0, r7
 8007af8:	3101      	adds	r1, #1
 8007afa:	f7ff ff79 	bl	80079f0 <_Balloc>
 8007afe:	4680      	mov	r8, r0
 8007b00:	b928      	cbnz	r0, 8007b0e <__multadd+0x5a>
 8007b02:	4602      	mov	r2, r0
 8007b04:	4b0c      	ldr	r3, [pc, #48]	@ (8007b38 <__multadd+0x84>)
 8007b06:	480d      	ldr	r0, [pc, #52]	@ (8007b3c <__multadd+0x88>)
 8007b08:	21ba      	movs	r1, #186	@ 0xba
 8007b0a:	f000 fd27 	bl	800855c <__assert_func>
 8007b0e:	6922      	ldr	r2, [r4, #16]
 8007b10:	3202      	adds	r2, #2
 8007b12:	f104 010c 	add.w	r1, r4, #12
 8007b16:	0092      	lsls	r2, r2, #2
 8007b18:	300c      	adds	r0, #12
 8007b1a:	f000 fd11 	bl	8008540 <memcpy>
 8007b1e:	4621      	mov	r1, r4
 8007b20:	4638      	mov	r0, r7
 8007b22:	f7ff ffa5 	bl	8007a70 <_Bfree>
 8007b26:	4644      	mov	r4, r8
 8007b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b2c:	3501      	adds	r5, #1
 8007b2e:	615e      	str	r6, [r3, #20]
 8007b30:	6125      	str	r5, [r4, #16]
 8007b32:	4620      	mov	r0, r4
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	08009dd8 	.word	0x08009dd8
 8007b3c:	08009de9 	.word	0x08009de9

08007b40 <__hi0bits>:
 8007b40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b44:	4603      	mov	r3, r0
 8007b46:	bf36      	itet	cc
 8007b48:	0403      	lslcc	r3, r0, #16
 8007b4a:	2000      	movcs	r0, #0
 8007b4c:	2010      	movcc	r0, #16
 8007b4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b52:	bf3c      	itt	cc
 8007b54:	021b      	lslcc	r3, r3, #8
 8007b56:	3008      	addcc	r0, #8
 8007b58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b5c:	bf3c      	itt	cc
 8007b5e:	011b      	lslcc	r3, r3, #4
 8007b60:	3004      	addcc	r0, #4
 8007b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b66:	bf3c      	itt	cc
 8007b68:	009b      	lslcc	r3, r3, #2
 8007b6a:	3002      	addcc	r0, #2
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	db05      	blt.n	8007b7c <__hi0bits+0x3c>
 8007b70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b74:	f100 0001 	add.w	r0, r0, #1
 8007b78:	bf08      	it	eq
 8007b7a:	2020      	moveq	r0, #32
 8007b7c:	4770      	bx	lr

08007b7e <__lo0bits>:
 8007b7e:	6803      	ldr	r3, [r0, #0]
 8007b80:	4602      	mov	r2, r0
 8007b82:	f013 0007 	ands.w	r0, r3, #7
 8007b86:	d00b      	beq.n	8007ba0 <__lo0bits+0x22>
 8007b88:	07d9      	lsls	r1, r3, #31
 8007b8a:	d421      	bmi.n	8007bd0 <__lo0bits+0x52>
 8007b8c:	0798      	lsls	r0, r3, #30
 8007b8e:	bf49      	itett	mi
 8007b90:	085b      	lsrmi	r3, r3, #1
 8007b92:	089b      	lsrpl	r3, r3, #2
 8007b94:	2001      	movmi	r0, #1
 8007b96:	6013      	strmi	r3, [r2, #0]
 8007b98:	bf5c      	itt	pl
 8007b9a:	6013      	strpl	r3, [r2, #0]
 8007b9c:	2002      	movpl	r0, #2
 8007b9e:	4770      	bx	lr
 8007ba0:	b299      	uxth	r1, r3
 8007ba2:	b909      	cbnz	r1, 8007ba8 <__lo0bits+0x2a>
 8007ba4:	0c1b      	lsrs	r3, r3, #16
 8007ba6:	2010      	movs	r0, #16
 8007ba8:	b2d9      	uxtb	r1, r3
 8007baa:	b909      	cbnz	r1, 8007bb0 <__lo0bits+0x32>
 8007bac:	3008      	adds	r0, #8
 8007bae:	0a1b      	lsrs	r3, r3, #8
 8007bb0:	0719      	lsls	r1, r3, #28
 8007bb2:	bf04      	itt	eq
 8007bb4:	091b      	lsreq	r3, r3, #4
 8007bb6:	3004      	addeq	r0, #4
 8007bb8:	0799      	lsls	r1, r3, #30
 8007bba:	bf04      	itt	eq
 8007bbc:	089b      	lsreq	r3, r3, #2
 8007bbe:	3002      	addeq	r0, #2
 8007bc0:	07d9      	lsls	r1, r3, #31
 8007bc2:	d403      	bmi.n	8007bcc <__lo0bits+0x4e>
 8007bc4:	085b      	lsrs	r3, r3, #1
 8007bc6:	f100 0001 	add.w	r0, r0, #1
 8007bca:	d003      	beq.n	8007bd4 <__lo0bits+0x56>
 8007bcc:	6013      	str	r3, [r2, #0]
 8007bce:	4770      	bx	lr
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	4770      	bx	lr
 8007bd4:	2020      	movs	r0, #32
 8007bd6:	4770      	bx	lr

08007bd8 <__i2b>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	460c      	mov	r4, r1
 8007bdc:	2101      	movs	r1, #1
 8007bde:	f7ff ff07 	bl	80079f0 <_Balloc>
 8007be2:	4602      	mov	r2, r0
 8007be4:	b928      	cbnz	r0, 8007bf2 <__i2b+0x1a>
 8007be6:	4b05      	ldr	r3, [pc, #20]	@ (8007bfc <__i2b+0x24>)
 8007be8:	4805      	ldr	r0, [pc, #20]	@ (8007c00 <__i2b+0x28>)
 8007bea:	f240 1145 	movw	r1, #325	@ 0x145
 8007bee:	f000 fcb5 	bl	800855c <__assert_func>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	6144      	str	r4, [r0, #20]
 8007bf6:	6103      	str	r3, [r0, #16]
 8007bf8:	bd10      	pop	{r4, pc}
 8007bfa:	bf00      	nop
 8007bfc:	08009dd8 	.word	0x08009dd8
 8007c00:	08009de9 	.word	0x08009de9

08007c04 <__multiply>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	4617      	mov	r7, r2
 8007c0a:	690a      	ldr	r2, [r1, #16]
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	bfa8      	it	ge
 8007c12:	463b      	movge	r3, r7
 8007c14:	4689      	mov	r9, r1
 8007c16:	bfa4      	itt	ge
 8007c18:	460f      	movge	r7, r1
 8007c1a:	4699      	movge	r9, r3
 8007c1c:	693d      	ldr	r5, [r7, #16]
 8007c1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	6879      	ldr	r1, [r7, #4]
 8007c26:	eb05 060a 	add.w	r6, r5, sl
 8007c2a:	42b3      	cmp	r3, r6
 8007c2c:	b085      	sub	sp, #20
 8007c2e:	bfb8      	it	lt
 8007c30:	3101      	addlt	r1, #1
 8007c32:	f7ff fedd 	bl	80079f0 <_Balloc>
 8007c36:	b930      	cbnz	r0, 8007c46 <__multiply+0x42>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	4b41      	ldr	r3, [pc, #260]	@ (8007d40 <__multiply+0x13c>)
 8007c3c:	4841      	ldr	r0, [pc, #260]	@ (8007d44 <__multiply+0x140>)
 8007c3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c42:	f000 fc8b 	bl	800855c <__assert_func>
 8007c46:	f100 0414 	add.w	r4, r0, #20
 8007c4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c4e:	4623      	mov	r3, r4
 8007c50:	2200      	movs	r2, #0
 8007c52:	4573      	cmp	r3, lr
 8007c54:	d320      	bcc.n	8007c98 <__multiply+0x94>
 8007c56:	f107 0814 	add.w	r8, r7, #20
 8007c5a:	f109 0114 	add.w	r1, r9, #20
 8007c5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c66:	9302      	str	r3, [sp, #8]
 8007c68:	1beb      	subs	r3, r5, r7
 8007c6a:	3b15      	subs	r3, #21
 8007c6c:	f023 0303 	bic.w	r3, r3, #3
 8007c70:	3304      	adds	r3, #4
 8007c72:	3715      	adds	r7, #21
 8007c74:	42bd      	cmp	r5, r7
 8007c76:	bf38      	it	cc
 8007c78:	2304      	movcc	r3, #4
 8007c7a:	9301      	str	r3, [sp, #4]
 8007c7c:	9b02      	ldr	r3, [sp, #8]
 8007c7e:	9103      	str	r1, [sp, #12]
 8007c80:	428b      	cmp	r3, r1
 8007c82:	d80c      	bhi.n	8007c9e <__multiply+0x9a>
 8007c84:	2e00      	cmp	r6, #0
 8007c86:	dd03      	ble.n	8007c90 <__multiply+0x8c>
 8007c88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d055      	beq.n	8007d3c <__multiply+0x138>
 8007c90:	6106      	str	r6, [r0, #16]
 8007c92:	b005      	add	sp, #20
 8007c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c98:	f843 2b04 	str.w	r2, [r3], #4
 8007c9c:	e7d9      	b.n	8007c52 <__multiply+0x4e>
 8007c9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ca2:	f1ba 0f00 	cmp.w	sl, #0
 8007ca6:	d01f      	beq.n	8007ce8 <__multiply+0xe4>
 8007ca8:	46c4      	mov	ip, r8
 8007caa:	46a1      	mov	r9, r4
 8007cac:	2700      	movs	r7, #0
 8007cae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cb2:	f8d9 3000 	ldr.w	r3, [r9]
 8007cb6:	fa1f fb82 	uxth.w	fp, r2
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007cc0:	443b      	add	r3, r7
 8007cc2:	f8d9 7000 	ldr.w	r7, [r9]
 8007cc6:	0c12      	lsrs	r2, r2, #16
 8007cc8:	0c3f      	lsrs	r7, r7, #16
 8007cca:	fb0a 7202 	mla	r2, sl, r2, r7
 8007cce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cd8:	4565      	cmp	r5, ip
 8007cda:	f849 3b04 	str.w	r3, [r9], #4
 8007cde:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007ce2:	d8e4      	bhi.n	8007cae <__multiply+0xaa>
 8007ce4:	9b01      	ldr	r3, [sp, #4]
 8007ce6:	50e7      	str	r7, [r4, r3]
 8007ce8:	9b03      	ldr	r3, [sp, #12]
 8007cea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007cee:	3104      	adds	r1, #4
 8007cf0:	f1b9 0f00 	cmp.w	r9, #0
 8007cf4:	d020      	beq.n	8007d38 <__multiply+0x134>
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	4647      	mov	r7, r8
 8007cfa:	46a4      	mov	ip, r4
 8007cfc:	f04f 0a00 	mov.w	sl, #0
 8007d00:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d08:	fb09 220b 	mla	r2, r9, fp, r2
 8007d0c:	4452      	add	r2, sl
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d14:	f84c 3b04 	str.w	r3, [ip], #4
 8007d18:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d20:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d24:	fb09 330a 	mla	r3, r9, sl, r3
 8007d28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d2c:	42bd      	cmp	r5, r7
 8007d2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d32:	d8e5      	bhi.n	8007d00 <__multiply+0xfc>
 8007d34:	9a01      	ldr	r2, [sp, #4]
 8007d36:	50a3      	str	r3, [r4, r2]
 8007d38:	3404      	adds	r4, #4
 8007d3a:	e79f      	b.n	8007c7c <__multiply+0x78>
 8007d3c:	3e01      	subs	r6, #1
 8007d3e:	e7a1      	b.n	8007c84 <__multiply+0x80>
 8007d40:	08009dd8 	.word	0x08009dd8
 8007d44:	08009de9 	.word	0x08009de9

08007d48 <__pow5mult>:
 8007d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d4c:	4615      	mov	r5, r2
 8007d4e:	f012 0203 	ands.w	r2, r2, #3
 8007d52:	4607      	mov	r7, r0
 8007d54:	460e      	mov	r6, r1
 8007d56:	d007      	beq.n	8007d68 <__pow5mult+0x20>
 8007d58:	4c25      	ldr	r4, [pc, #148]	@ (8007df0 <__pow5mult+0xa8>)
 8007d5a:	3a01      	subs	r2, #1
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d62:	f7ff fea7 	bl	8007ab4 <__multadd>
 8007d66:	4606      	mov	r6, r0
 8007d68:	10ad      	asrs	r5, r5, #2
 8007d6a:	d03d      	beq.n	8007de8 <__pow5mult+0xa0>
 8007d6c:	69fc      	ldr	r4, [r7, #28]
 8007d6e:	b97c      	cbnz	r4, 8007d90 <__pow5mult+0x48>
 8007d70:	2010      	movs	r0, #16
 8007d72:	f7ff fd87 	bl	8007884 <malloc>
 8007d76:	4602      	mov	r2, r0
 8007d78:	61f8      	str	r0, [r7, #28]
 8007d7a:	b928      	cbnz	r0, 8007d88 <__pow5mult+0x40>
 8007d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007df4 <__pow5mult+0xac>)
 8007d7e:	481e      	ldr	r0, [pc, #120]	@ (8007df8 <__pow5mult+0xb0>)
 8007d80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d84:	f000 fbea 	bl	800855c <__assert_func>
 8007d88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d8c:	6004      	str	r4, [r0, #0]
 8007d8e:	60c4      	str	r4, [r0, #12]
 8007d90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d98:	b94c      	cbnz	r4, 8007dae <__pow5mult+0x66>
 8007d9a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d9e:	4638      	mov	r0, r7
 8007da0:	f7ff ff1a 	bl	8007bd8 <__i2b>
 8007da4:	2300      	movs	r3, #0
 8007da6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007daa:	4604      	mov	r4, r0
 8007dac:	6003      	str	r3, [r0, #0]
 8007dae:	f04f 0900 	mov.w	r9, #0
 8007db2:	07eb      	lsls	r3, r5, #31
 8007db4:	d50a      	bpl.n	8007dcc <__pow5mult+0x84>
 8007db6:	4631      	mov	r1, r6
 8007db8:	4622      	mov	r2, r4
 8007dba:	4638      	mov	r0, r7
 8007dbc:	f7ff ff22 	bl	8007c04 <__multiply>
 8007dc0:	4631      	mov	r1, r6
 8007dc2:	4680      	mov	r8, r0
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	f7ff fe53 	bl	8007a70 <_Bfree>
 8007dca:	4646      	mov	r6, r8
 8007dcc:	106d      	asrs	r5, r5, #1
 8007dce:	d00b      	beq.n	8007de8 <__pow5mult+0xa0>
 8007dd0:	6820      	ldr	r0, [r4, #0]
 8007dd2:	b938      	cbnz	r0, 8007de4 <__pow5mult+0x9c>
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff ff13 	bl	8007c04 <__multiply>
 8007dde:	6020      	str	r0, [r4, #0]
 8007de0:	f8c0 9000 	str.w	r9, [r0]
 8007de4:	4604      	mov	r4, r0
 8007de6:	e7e4      	b.n	8007db2 <__pow5mult+0x6a>
 8007de8:	4630      	mov	r0, r6
 8007dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dee:	bf00      	nop
 8007df0:	08009e9c 	.word	0x08009e9c
 8007df4:	08009d69 	.word	0x08009d69
 8007df8:	08009de9 	.word	0x08009de9

08007dfc <__lshift>:
 8007dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e00:	460c      	mov	r4, r1
 8007e02:	6849      	ldr	r1, [r1, #4]
 8007e04:	6923      	ldr	r3, [r4, #16]
 8007e06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e0a:	68a3      	ldr	r3, [r4, #8]
 8007e0c:	4607      	mov	r7, r0
 8007e0e:	4691      	mov	r9, r2
 8007e10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e14:	f108 0601 	add.w	r6, r8, #1
 8007e18:	42b3      	cmp	r3, r6
 8007e1a:	db0b      	blt.n	8007e34 <__lshift+0x38>
 8007e1c:	4638      	mov	r0, r7
 8007e1e:	f7ff fde7 	bl	80079f0 <_Balloc>
 8007e22:	4605      	mov	r5, r0
 8007e24:	b948      	cbnz	r0, 8007e3a <__lshift+0x3e>
 8007e26:	4602      	mov	r2, r0
 8007e28:	4b28      	ldr	r3, [pc, #160]	@ (8007ecc <__lshift+0xd0>)
 8007e2a:	4829      	ldr	r0, [pc, #164]	@ (8007ed0 <__lshift+0xd4>)
 8007e2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e30:	f000 fb94 	bl	800855c <__assert_func>
 8007e34:	3101      	adds	r1, #1
 8007e36:	005b      	lsls	r3, r3, #1
 8007e38:	e7ee      	b.n	8007e18 <__lshift+0x1c>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f100 0114 	add.w	r1, r0, #20
 8007e40:	f100 0210 	add.w	r2, r0, #16
 8007e44:	4618      	mov	r0, r3
 8007e46:	4553      	cmp	r3, sl
 8007e48:	db33      	blt.n	8007eb2 <__lshift+0xb6>
 8007e4a:	6920      	ldr	r0, [r4, #16]
 8007e4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e50:	f104 0314 	add.w	r3, r4, #20
 8007e54:	f019 091f 	ands.w	r9, r9, #31
 8007e58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e60:	d02b      	beq.n	8007eba <__lshift+0xbe>
 8007e62:	f1c9 0e20 	rsb	lr, r9, #32
 8007e66:	468a      	mov	sl, r1
 8007e68:	2200      	movs	r2, #0
 8007e6a:	6818      	ldr	r0, [r3, #0]
 8007e6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e70:	4310      	orrs	r0, r2
 8007e72:	f84a 0b04 	str.w	r0, [sl], #4
 8007e76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e7a:	459c      	cmp	ip, r3
 8007e7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e80:	d8f3      	bhi.n	8007e6a <__lshift+0x6e>
 8007e82:	ebac 0304 	sub.w	r3, ip, r4
 8007e86:	3b15      	subs	r3, #21
 8007e88:	f023 0303 	bic.w	r3, r3, #3
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	f104 0015 	add.w	r0, r4, #21
 8007e92:	4560      	cmp	r0, ip
 8007e94:	bf88      	it	hi
 8007e96:	2304      	movhi	r3, #4
 8007e98:	50ca      	str	r2, [r1, r3]
 8007e9a:	b10a      	cbz	r2, 8007ea0 <__lshift+0xa4>
 8007e9c:	f108 0602 	add.w	r6, r8, #2
 8007ea0:	3e01      	subs	r6, #1
 8007ea2:	4638      	mov	r0, r7
 8007ea4:	612e      	str	r6, [r5, #16]
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	f7ff fde2 	bl	8007a70 <_Bfree>
 8007eac:	4628      	mov	r0, r5
 8007eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	e7c5      	b.n	8007e46 <__lshift+0x4a>
 8007eba:	3904      	subs	r1, #4
 8007ebc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ec4:	459c      	cmp	ip, r3
 8007ec6:	d8f9      	bhi.n	8007ebc <__lshift+0xc0>
 8007ec8:	e7ea      	b.n	8007ea0 <__lshift+0xa4>
 8007eca:	bf00      	nop
 8007ecc:	08009dd8 	.word	0x08009dd8
 8007ed0:	08009de9 	.word	0x08009de9

08007ed4 <__mcmp>:
 8007ed4:	690a      	ldr	r2, [r1, #16]
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	6900      	ldr	r0, [r0, #16]
 8007eda:	1a80      	subs	r0, r0, r2
 8007edc:	b530      	push	{r4, r5, lr}
 8007ede:	d10e      	bne.n	8007efe <__mcmp+0x2a>
 8007ee0:	3314      	adds	r3, #20
 8007ee2:	3114      	adds	r1, #20
 8007ee4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ee8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007eec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ef0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ef4:	4295      	cmp	r5, r2
 8007ef6:	d003      	beq.n	8007f00 <__mcmp+0x2c>
 8007ef8:	d205      	bcs.n	8007f06 <__mcmp+0x32>
 8007efa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007efe:	bd30      	pop	{r4, r5, pc}
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	d3f3      	bcc.n	8007eec <__mcmp+0x18>
 8007f04:	e7fb      	b.n	8007efe <__mcmp+0x2a>
 8007f06:	2001      	movs	r0, #1
 8007f08:	e7f9      	b.n	8007efe <__mcmp+0x2a>
	...

08007f0c <__mdiff>:
 8007f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f10:	4689      	mov	r9, r1
 8007f12:	4606      	mov	r6, r0
 8007f14:	4611      	mov	r1, r2
 8007f16:	4648      	mov	r0, r9
 8007f18:	4614      	mov	r4, r2
 8007f1a:	f7ff ffdb 	bl	8007ed4 <__mcmp>
 8007f1e:	1e05      	subs	r5, r0, #0
 8007f20:	d112      	bne.n	8007f48 <__mdiff+0x3c>
 8007f22:	4629      	mov	r1, r5
 8007f24:	4630      	mov	r0, r6
 8007f26:	f7ff fd63 	bl	80079f0 <_Balloc>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	b928      	cbnz	r0, 8007f3a <__mdiff+0x2e>
 8007f2e:	4b3f      	ldr	r3, [pc, #252]	@ (800802c <__mdiff+0x120>)
 8007f30:	f240 2137 	movw	r1, #567	@ 0x237
 8007f34:	483e      	ldr	r0, [pc, #248]	@ (8008030 <__mdiff+0x124>)
 8007f36:	f000 fb11 	bl	800855c <__assert_func>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f40:	4610      	mov	r0, r2
 8007f42:	b003      	add	sp, #12
 8007f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f48:	bfbc      	itt	lt
 8007f4a:	464b      	movlt	r3, r9
 8007f4c:	46a1      	movlt	r9, r4
 8007f4e:	4630      	mov	r0, r6
 8007f50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f54:	bfba      	itte	lt
 8007f56:	461c      	movlt	r4, r3
 8007f58:	2501      	movlt	r5, #1
 8007f5a:	2500      	movge	r5, #0
 8007f5c:	f7ff fd48 	bl	80079f0 <_Balloc>
 8007f60:	4602      	mov	r2, r0
 8007f62:	b918      	cbnz	r0, 8007f6c <__mdiff+0x60>
 8007f64:	4b31      	ldr	r3, [pc, #196]	@ (800802c <__mdiff+0x120>)
 8007f66:	f240 2145 	movw	r1, #581	@ 0x245
 8007f6a:	e7e3      	b.n	8007f34 <__mdiff+0x28>
 8007f6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f70:	6926      	ldr	r6, [r4, #16]
 8007f72:	60c5      	str	r5, [r0, #12]
 8007f74:	f109 0310 	add.w	r3, r9, #16
 8007f78:	f109 0514 	add.w	r5, r9, #20
 8007f7c:	f104 0e14 	add.w	lr, r4, #20
 8007f80:	f100 0b14 	add.w	fp, r0, #20
 8007f84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f8c:	9301      	str	r3, [sp, #4]
 8007f8e:	46d9      	mov	r9, fp
 8007f90:	f04f 0c00 	mov.w	ip, #0
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f9e:	9301      	str	r3, [sp, #4]
 8007fa0:	fa1f f38a 	uxth.w	r3, sl
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	b283      	uxth	r3, r0
 8007fa8:	1acb      	subs	r3, r1, r3
 8007faa:	0c00      	lsrs	r0, r0, #16
 8007fac:	4463      	add	r3, ip
 8007fae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007fb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007fbc:	4576      	cmp	r6, lr
 8007fbe:	f849 3b04 	str.w	r3, [r9], #4
 8007fc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fc6:	d8e5      	bhi.n	8007f94 <__mdiff+0x88>
 8007fc8:	1b33      	subs	r3, r6, r4
 8007fca:	3b15      	subs	r3, #21
 8007fcc:	f023 0303 	bic.w	r3, r3, #3
 8007fd0:	3415      	adds	r4, #21
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	42a6      	cmp	r6, r4
 8007fd6:	bf38      	it	cc
 8007fd8:	2304      	movcc	r3, #4
 8007fda:	441d      	add	r5, r3
 8007fdc:	445b      	add	r3, fp
 8007fde:	461e      	mov	r6, r3
 8007fe0:	462c      	mov	r4, r5
 8007fe2:	4544      	cmp	r4, r8
 8007fe4:	d30e      	bcc.n	8008004 <__mdiff+0xf8>
 8007fe6:	f108 0103 	add.w	r1, r8, #3
 8007fea:	1b49      	subs	r1, r1, r5
 8007fec:	f021 0103 	bic.w	r1, r1, #3
 8007ff0:	3d03      	subs	r5, #3
 8007ff2:	45a8      	cmp	r8, r5
 8007ff4:	bf38      	it	cc
 8007ff6:	2100      	movcc	r1, #0
 8007ff8:	440b      	add	r3, r1
 8007ffa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ffe:	b191      	cbz	r1, 8008026 <__mdiff+0x11a>
 8008000:	6117      	str	r7, [r2, #16]
 8008002:	e79d      	b.n	8007f40 <__mdiff+0x34>
 8008004:	f854 1b04 	ldr.w	r1, [r4], #4
 8008008:	46e6      	mov	lr, ip
 800800a:	0c08      	lsrs	r0, r1, #16
 800800c:	fa1c fc81 	uxtah	ip, ip, r1
 8008010:	4471      	add	r1, lr
 8008012:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008016:	b289      	uxth	r1, r1
 8008018:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800801c:	f846 1b04 	str.w	r1, [r6], #4
 8008020:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008024:	e7dd      	b.n	8007fe2 <__mdiff+0xd6>
 8008026:	3f01      	subs	r7, #1
 8008028:	e7e7      	b.n	8007ffa <__mdiff+0xee>
 800802a:	bf00      	nop
 800802c:	08009dd8 	.word	0x08009dd8
 8008030:	08009de9 	.word	0x08009de9

08008034 <__d2b>:
 8008034:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008038:	460f      	mov	r7, r1
 800803a:	2101      	movs	r1, #1
 800803c:	ec59 8b10 	vmov	r8, r9, d0
 8008040:	4616      	mov	r6, r2
 8008042:	f7ff fcd5 	bl	80079f0 <_Balloc>
 8008046:	4604      	mov	r4, r0
 8008048:	b930      	cbnz	r0, 8008058 <__d2b+0x24>
 800804a:	4602      	mov	r2, r0
 800804c:	4b23      	ldr	r3, [pc, #140]	@ (80080dc <__d2b+0xa8>)
 800804e:	4824      	ldr	r0, [pc, #144]	@ (80080e0 <__d2b+0xac>)
 8008050:	f240 310f 	movw	r1, #783	@ 0x30f
 8008054:	f000 fa82 	bl	800855c <__assert_func>
 8008058:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800805c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008060:	b10d      	cbz	r5, 8008066 <__d2b+0x32>
 8008062:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008066:	9301      	str	r3, [sp, #4]
 8008068:	f1b8 0300 	subs.w	r3, r8, #0
 800806c:	d023      	beq.n	80080b6 <__d2b+0x82>
 800806e:	4668      	mov	r0, sp
 8008070:	9300      	str	r3, [sp, #0]
 8008072:	f7ff fd84 	bl	8007b7e <__lo0bits>
 8008076:	e9dd 1200 	ldrd	r1, r2, [sp]
 800807a:	b1d0      	cbz	r0, 80080b2 <__d2b+0x7e>
 800807c:	f1c0 0320 	rsb	r3, r0, #32
 8008080:	fa02 f303 	lsl.w	r3, r2, r3
 8008084:	430b      	orrs	r3, r1
 8008086:	40c2      	lsrs	r2, r0
 8008088:	6163      	str	r3, [r4, #20]
 800808a:	9201      	str	r2, [sp, #4]
 800808c:	9b01      	ldr	r3, [sp, #4]
 800808e:	61a3      	str	r3, [r4, #24]
 8008090:	2b00      	cmp	r3, #0
 8008092:	bf0c      	ite	eq
 8008094:	2201      	moveq	r2, #1
 8008096:	2202      	movne	r2, #2
 8008098:	6122      	str	r2, [r4, #16]
 800809a:	b1a5      	cbz	r5, 80080c6 <__d2b+0x92>
 800809c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80080a0:	4405      	add	r5, r0
 80080a2:	603d      	str	r5, [r7, #0]
 80080a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80080a8:	6030      	str	r0, [r6, #0]
 80080aa:	4620      	mov	r0, r4
 80080ac:	b003      	add	sp, #12
 80080ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080b2:	6161      	str	r1, [r4, #20]
 80080b4:	e7ea      	b.n	800808c <__d2b+0x58>
 80080b6:	a801      	add	r0, sp, #4
 80080b8:	f7ff fd61 	bl	8007b7e <__lo0bits>
 80080bc:	9b01      	ldr	r3, [sp, #4]
 80080be:	6163      	str	r3, [r4, #20]
 80080c0:	3020      	adds	r0, #32
 80080c2:	2201      	movs	r2, #1
 80080c4:	e7e8      	b.n	8008098 <__d2b+0x64>
 80080c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ce:	6038      	str	r0, [r7, #0]
 80080d0:	6918      	ldr	r0, [r3, #16]
 80080d2:	f7ff fd35 	bl	8007b40 <__hi0bits>
 80080d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080da:	e7e5      	b.n	80080a8 <__d2b+0x74>
 80080dc:	08009dd8 	.word	0x08009dd8
 80080e0:	08009de9 	.word	0x08009de9

080080e4 <__ssputs_r>:
 80080e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080e8:	688e      	ldr	r6, [r1, #8]
 80080ea:	461f      	mov	r7, r3
 80080ec:	42be      	cmp	r6, r7
 80080ee:	680b      	ldr	r3, [r1, #0]
 80080f0:	4682      	mov	sl, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	4690      	mov	r8, r2
 80080f6:	d82d      	bhi.n	8008154 <__ssputs_r+0x70>
 80080f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008100:	d026      	beq.n	8008150 <__ssputs_r+0x6c>
 8008102:	6965      	ldr	r5, [r4, #20]
 8008104:	6909      	ldr	r1, [r1, #16]
 8008106:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800810a:	eba3 0901 	sub.w	r9, r3, r1
 800810e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008112:	1c7b      	adds	r3, r7, #1
 8008114:	444b      	add	r3, r9
 8008116:	106d      	asrs	r5, r5, #1
 8008118:	429d      	cmp	r5, r3
 800811a:	bf38      	it	cc
 800811c:	461d      	movcc	r5, r3
 800811e:	0553      	lsls	r3, r2, #21
 8008120:	d527      	bpl.n	8008172 <__ssputs_r+0x8e>
 8008122:	4629      	mov	r1, r5
 8008124:	f7ff fbd8 	bl	80078d8 <_malloc_r>
 8008128:	4606      	mov	r6, r0
 800812a:	b360      	cbz	r0, 8008186 <__ssputs_r+0xa2>
 800812c:	6921      	ldr	r1, [r4, #16]
 800812e:	464a      	mov	r2, r9
 8008130:	f000 fa06 	bl	8008540 <memcpy>
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800813a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800813e:	81a3      	strh	r3, [r4, #12]
 8008140:	6126      	str	r6, [r4, #16]
 8008142:	6165      	str	r5, [r4, #20]
 8008144:	444e      	add	r6, r9
 8008146:	eba5 0509 	sub.w	r5, r5, r9
 800814a:	6026      	str	r6, [r4, #0]
 800814c:	60a5      	str	r5, [r4, #8]
 800814e:	463e      	mov	r6, r7
 8008150:	42be      	cmp	r6, r7
 8008152:	d900      	bls.n	8008156 <__ssputs_r+0x72>
 8008154:	463e      	mov	r6, r7
 8008156:	6820      	ldr	r0, [r4, #0]
 8008158:	4632      	mov	r2, r6
 800815a:	4641      	mov	r1, r8
 800815c:	f000 f9c6 	bl	80084ec <memmove>
 8008160:	68a3      	ldr	r3, [r4, #8]
 8008162:	1b9b      	subs	r3, r3, r6
 8008164:	60a3      	str	r3, [r4, #8]
 8008166:	6823      	ldr	r3, [r4, #0]
 8008168:	4433      	add	r3, r6
 800816a:	6023      	str	r3, [r4, #0]
 800816c:	2000      	movs	r0, #0
 800816e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008172:	462a      	mov	r2, r5
 8008174:	f000 fa36 	bl	80085e4 <_realloc_r>
 8008178:	4606      	mov	r6, r0
 800817a:	2800      	cmp	r0, #0
 800817c:	d1e0      	bne.n	8008140 <__ssputs_r+0x5c>
 800817e:	6921      	ldr	r1, [r4, #16]
 8008180:	4650      	mov	r0, sl
 8008182:	f7ff fb35 	bl	80077f0 <_free_r>
 8008186:	230c      	movs	r3, #12
 8008188:	f8ca 3000 	str.w	r3, [sl]
 800818c:	89a3      	ldrh	r3, [r4, #12]
 800818e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008192:	81a3      	strh	r3, [r4, #12]
 8008194:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008198:	e7e9      	b.n	800816e <__ssputs_r+0x8a>
	...

0800819c <_svfiprintf_r>:
 800819c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a0:	4698      	mov	r8, r3
 80081a2:	898b      	ldrh	r3, [r1, #12]
 80081a4:	061b      	lsls	r3, r3, #24
 80081a6:	b09d      	sub	sp, #116	@ 0x74
 80081a8:	4607      	mov	r7, r0
 80081aa:	460d      	mov	r5, r1
 80081ac:	4614      	mov	r4, r2
 80081ae:	d510      	bpl.n	80081d2 <_svfiprintf_r+0x36>
 80081b0:	690b      	ldr	r3, [r1, #16]
 80081b2:	b973      	cbnz	r3, 80081d2 <_svfiprintf_r+0x36>
 80081b4:	2140      	movs	r1, #64	@ 0x40
 80081b6:	f7ff fb8f 	bl	80078d8 <_malloc_r>
 80081ba:	6028      	str	r0, [r5, #0]
 80081bc:	6128      	str	r0, [r5, #16]
 80081be:	b930      	cbnz	r0, 80081ce <_svfiprintf_r+0x32>
 80081c0:	230c      	movs	r3, #12
 80081c2:	603b      	str	r3, [r7, #0]
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081c8:	b01d      	add	sp, #116	@ 0x74
 80081ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ce:	2340      	movs	r3, #64	@ 0x40
 80081d0:	616b      	str	r3, [r5, #20]
 80081d2:	2300      	movs	r3, #0
 80081d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081d6:	2320      	movs	r3, #32
 80081d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80081e0:	2330      	movs	r3, #48	@ 0x30
 80081e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008380 <_svfiprintf_r+0x1e4>
 80081e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081ea:	f04f 0901 	mov.w	r9, #1
 80081ee:	4623      	mov	r3, r4
 80081f0:	469a      	mov	sl, r3
 80081f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081f6:	b10a      	cbz	r2, 80081fc <_svfiprintf_r+0x60>
 80081f8:	2a25      	cmp	r2, #37	@ 0x25
 80081fa:	d1f9      	bne.n	80081f0 <_svfiprintf_r+0x54>
 80081fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008200:	d00b      	beq.n	800821a <_svfiprintf_r+0x7e>
 8008202:	465b      	mov	r3, fp
 8008204:	4622      	mov	r2, r4
 8008206:	4629      	mov	r1, r5
 8008208:	4638      	mov	r0, r7
 800820a:	f7ff ff6b 	bl	80080e4 <__ssputs_r>
 800820e:	3001      	adds	r0, #1
 8008210:	f000 80a7 	beq.w	8008362 <_svfiprintf_r+0x1c6>
 8008214:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008216:	445a      	add	r2, fp
 8008218:	9209      	str	r2, [sp, #36]	@ 0x24
 800821a:	f89a 3000 	ldrb.w	r3, [sl]
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 809f 	beq.w	8008362 <_svfiprintf_r+0x1c6>
 8008224:	2300      	movs	r3, #0
 8008226:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800822a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800822e:	f10a 0a01 	add.w	sl, sl, #1
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	9307      	str	r3, [sp, #28]
 8008236:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800823a:	931a      	str	r3, [sp, #104]	@ 0x68
 800823c:	4654      	mov	r4, sl
 800823e:	2205      	movs	r2, #5
 8008240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008244:	484e      	ldr	r0, [pc, #312]	@ (8008380 <_svfiprintf_r+0x1e4>)
 8008246:	f7f7 ffcb 	bl	80001e0 <memchr>
 800824a:	9a04      	ldr	r2, [sp, #16]
 800824c:	b9d8      	cbnz	r0, 8008286 <_svfiprintf_r+0xea>
 800824e:	06d0      	lsls	r0, r2, #27
 8008250:	bf44      	itt	mi
 8008252:	2320      	movmi	r3, #32
 8008254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008258:	0711      	lsls	r1, r2, #28
 800825a:	bf44      	itt	mi
 800825c:	232b      	movmi	r3, #43	@ 0x2b
 800825e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008262:	f89a 3000 	ldrb.w	r3, [sl]
 8008266:	2b2a      	cmp	r3, #42	@ 0x2a
 8008268:	d015      	beq.n	8008296 <_svfiprintf_r+0xfa>
 800826a:	9a07      	ldr	r2, [sp, #28]
 800826c:	4654      	mov	r4, sl
 800826e:	2000      	movs	r0, #0
 8008270:	f04f 0c0a 	mov.w	ip, #10
 8008274:	4621      	mov	r1, r4
 8008276:	f811 3b01 	ldrb.w	r3, [r1], #1
 800827a:	3b30      	subs	r3, #48	@ 0x30
 800827c:	2b09      	cmp	r3, #9
 800827e:	d94b      	bls.n	8008318 <_svfiprintf_r+0x17c>
 8008280:	b1b0      	cbz	r0, 80082b0 <_svfiprintf_r+0x114>
 8008282:	9207      	str	r2, [sp, #28]
 8008284:	e014      	b.n	80082b0 <_svfiprintf_r+0x114>
 8008286:	eba0 0308 	sub.w	r3, r0, r8
 800828a:	fa09 f303 	lsl.w	r3, r9, r3
 800828e:	4313      	orrs	r3, r2
 8008290:	9304      	str	r3, [sp, #16]
 8008292:	46a2      	mov	sl, r4
 8008294:	e7d2      	b.n	800823c <_svfiprintf_r+0xa0>
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	1d19      	adds	r1, r3, #4
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	9103      	str	r1, [sp, #12]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	bfbb      	ittet	lt
 80082a2:	425b      	neglt	r3, r3
 80082a4:	f042 0202 	orrlt.w	r2, r2, #2
 80082a8:	9307      	strge	r3, [sp, #28]
 80082aa:	9307      	strlt	r3, [sp, #28]
 80082ac:	bfb8      	it	lt
 80082ae:	9204      	strlt	r2, [sp, #16]
 80082b0:	7823      	ldrb	r3, [r4, #0]
 80082b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80082b4:	d10a      	bne.n	80082cc <_svfiprintf_r+0x130>
 80082b6:	7863      	ldrb	r3, [r4, #1]
 80082b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ba:	d132      	bne.n	8008322 <_svfiprintf_r+0x186>
 80082bc:	9b03      	ldr	r3, [sp, #12]
 80082be:	1d1a      	adds	r2, r3, #4
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	9203      	str	r2, [sp, #12]
 80082c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082c8:	3402      	adds	r4, #2
 80082ca:	9305      	str	r3, [sp, #20]
 80082cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008390 <_svfiprintf_r+0x1f4>
 80082d0:	7821      	ldrb	r1, [r4, #0]
 80082d2:	2203      	movs	r2, #3
 80082d4:	4650      	mov	r0, sl
 80082d6:	f7f7 ff83 	bl	80001e0 <memchr>
 80082da:	b138      	cbz	r0, 80082ec <_svfiprintf_r+0x150>
 80082dc:	9b04      	ldr	r3, [sp, #16]
 80082de:	eba0 000a 	sub.w	r0, r0, sl
 80082e2:	2240      	movs	r2, #64	@ 0x40
 80082e4:	4082      	lsls	r2, r0
 80082e6:	4313      	orrs	r3, r2
 80082e8:	3401      	adds	r4, #1
 80082ea:	9304      	str	r3, [sp, #16]
 80082ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082f0:	4824      	ldr	r0, [pc, #144]	@ (8008384 <_svfiprintf_r+0x1e8>)
 80082f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082f6:	2206      	movs	r2, #6
 80082f8:	f7f7 ff72 	bl	80001e0 <memchr>
 80082fc:	2800      	cmp	r0, #0
 80082fe:	d036      	beq.n	800836e <_svfiprintf_r+0x1d2>
 8008300:	4b21      	ldr	r3, [pc, #132]	@ (8008388 <_svfiprintf_r+0x1ec>)
 8008302:	bb1b      	cbnz	r3, 800834c <_svfiprintf_r+0x1b0>
 8008304:	9b03      	ldr	r3, [sp, #12]
 8008306:	3307      	adds	r3, #7
 8008308:	f023 0307 	bic.w	r3, r3, #7
 800830c:	3308      	adds	r3, #8
 800830e:	9303      	str	r3, [sp, #12]
 8008310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008312:	4433      	add	r3, r6
 8008314:	9309      	str	r3, [sp, #36]	@ 0x24
 8008316:	e76a      	b.n	80081ee <_svfiprintf_r+0x52>
 8008318:	fb0c 3202 	mla	r2, ip, r2, r3
 800831c:	460c      	mov	r4, r1
 800831e:	2001      	movs	r0, #1
 8008320:	e7a8      	b.n	8008274 <_svfiprintf_r+0xd8>
 8008322:	2300      	movs	r3, #0
 8008324:	3401      	adds	r4, #1
 8008326:	9305      	str	r3, [sp, #20]
 8008328:	4619      	mov	r1, r3
 800832a:	f04f 0c0a 	mov.w	ip, #10
 800832e:	4620      	mov	r0, r4
 8008330:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008334:	3a30      	subs	r2, #48	@ 0x30
 8008336:	2a09      	cmp	r2, #9
 8008338:	d903      	bls.n	8008342 <_svfiprintf_r+0x1a6>
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0c6      	beq.n	80082cc <_svfiprintf_r+0x130>
 800833e:	9105      	str	r1, [sp, #20]
 8008340:	e7c4      	b.n	80082cc <_svfiprintf_r+0x130>
 8008342:	fb0c 2101 	mla	r1, ip, r1, r2
 8008346:	4604      	mov	r4, r0
 8008348:	2301      	movs	r3, #1
 800834a:	e7f0      	b.n	800832e <_svfiprintf_r+0x192>
 800834c:	ab03      	add	r3, sp, #12
 800834e:	9300      	str	r3, [sp, #0]
 8008350:	462a      	mov	r2, r5
 8008352:	4b0e      	ldr	r3, [pc, #56]	@ (800838c <_svfiprintf_r+0x1f0>)
 8008354:	a904      	add	r1, sp, #16
 8008356:	4638      	mov	r0, r7
 8008358:	f7fd fe7e 	bl	8006058 <_printf_float>
 800835c:	1c42      	adds	r2, r0, #1
 800835e:	4606      	mov	r6, r0
 8008360:	d1d6      	bne.n	8008310 <_svfiprintf_r+0x174>
 8008362:	89ab      	ldrh	r3, [r5, #12]
 8008364:	065b      	lsls	r3, r3, #25
 8008366:	f53f af2d 	bmi.w	80081c4 <_svfiprintf_r+0x28>
 800836a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800836c:	e72c      	b.n	80081c8 <_svfiprintf_r+0x2c>
 800836e:	ab03      	add	r3, sp, #12
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	462a      	mov	r2, r5
 8008374:	4b05      	ldr	r3, [pc, #20]	@ (800838c <_svfiprintf_r+0x1f0>)
 8008376:	a904      	add	r1, sp, #16
 8008378:	4638      	mov	r0, r7
 800837a:	f7fe f905 	bl	8006588 <_printf_i>
 800837e:	e7ed      	b.n	800835c <_svfiprintf_r+0x1c0>
 8008380:	08009e42 	.word	0x08009e42
 8008384:	08009e4c 	.word	0x08009e4c
 8008388:	08006059 	.word	0x08006059
 800838c:	080080e5 	.word	0x080080e5
 8008390:	08009e48 	.word	0x08009e48

08008394 <__sflush_r>:
 8008394:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800839c:	0716      	lsls	r6, r2, #28
 800839e:	4605      	mov	r5, r0
 80083a0:	460c      	mov	r4, r1
 80083a2:	d454      	bmi.n	800844e <__sflush_r+0xba>
 80083a4:	684b      	ldr	r3, [r1, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	dc02      	bgt.n	80083b0 <__sflush_r+0x1c>
 80083aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	dd48      	ble.n	8008442 <__sflush_r+0xae>
 80083b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083b2:	2e00      	cmp	r6, #0
 80083b4:	d045      	beq.n	8008442 <__sflush_r+0xae>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80083bc:	682f      	ldr	r7, [r5, #0]
 80083be:	6a21      	ldr	r1, [r4, #32]
 80083c0:	602b      	str	r3, [r5, #0]
 80083c2:	d030      	beq.n	8008426 <__sflush_r+0x92>
 80083c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	0759      	lsls	r1, r3, #29
 80083ca:	d505      	bpl.n	80083d8 <__sflush_r+0x44>
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	1ad2      	subs	r2, r2, r3
 80083d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083d2:	b10b      	cbz	r3, 80083d8 <__sflush_r+0x44>
 80083d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083d6:	1ad2      	subs	r2, r2, r3
 80083d8:	2300      	movs	r3, #0
 80083da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083dc:	6a21      	ldr	r1, [r4, #32]
 80083de:	4628      	mov	r0, r5
 80083e0:	47b0      	blx	r6
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	89a3      	ldrh	r3, [r4, #12]
 80083e6:	d106      	bne.n	80083f6 <__sflush_r+0x62>
 80083e8:	6829      	ldr	r1, [r5, #0]
 80083ea:	291d      	cmp	r1, #29
 80083ec:	d82b      	bhi.n	8008446 <__sflush_r+0xb2>
 80083ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008498 <__sflush_r+0x104>)
 80083f0:	40ca      	lsrs	r2, r1
 80083f2:	07d6      	lsls	r6, r2, #31
 80083f4:	d527      	bpl.n	8008446 <__sflush_r+0xb2>
 80083f6:	2200      	movs	r2, #0
 80083f8:	6062      	str	r2, [r4, #4]
 80083fa:	04d9      	lsls	r1, r3, #19
 80083fc:	6922      	ldr	r2, [r4, #16]
 80083fe:	6022      	str	r2, [r4, #0]
 8008400:	d504      	bpl.n	800840c <__sflush_r+0x78>
 8008402:	1c42      	adds	r2, r0, #1
 8008404:	d101      	bne.n	800840a <__sflush_r+0x76>
 8008406:	682b      	ldr	r3, [r5, #0]
 8008408:	b903      	cbnz	r3, 800840c <__sflush_r+0x78>
 800840a:	6560      	str	r0, [r4, #84]	@ 0x54
 800840c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800840e:	602f      	str	r7, [r5, #0]
 8008410:	b1b9      	cbz	r1, 8008442 <__sflush_r+0xae>
 8008412:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008416:	4299      	cmp	r1, r3
 8008418:	d002      	beq.n	8008420 <__sflush_r+0x8c>
 800841a:	4628      	mov	r0, r5
 800841c:	f7ff f9e8 	bl	80077f0 <_free_r>
 8008420:	2300      	movs	r3, #0
 8008422:	6363      	str	r3, [r4, #52]	@ 0x34
 8008424:	e00d      	b.n	8008442 <__sflush_r+0xae>
 8008426:	2301      	movs	r3, #1
 8008428:	4628      	mov	r0, r5
 800842a:	47b0      	blx	r6
 800842c:	4602      	mov	r2, r0
 800842e:	1c50      	adds	r0, r2, #1
 8008430:	d1c9      	bne.n	80083c6 <__sflush_r+0x32>
 8008432:	682b      	ldr	r3, [r5, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d0c6      	beq.n	80083c6 <__sflush_r+0x32>
 8008438:	2b1d      	cmp	r3, #29
 800843a:	d001      	beq.n	8008440 <__sflush_r+0xac>
 800843c:	2b16      	cmp	r3, #22
 800843e:	d11e      	bne.n	800847e <__sflush_r+0xea>
 8008440:	602f      	str	r7, [r5, #0]
 8008442:	2000      	movs	r0, #0
 8008444:	e022      	b.n	800848c <__sflush_r+0xf8>
 8008446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800844a:	b21b      	sxth	r3, r3
 800844c:	e01b      	b.n	8008486 <__sflush_r+0xf2>
 800844e:	690f      	ldr	r7, [r1, #16]
 8008450:	2f00      	cmp	r7, #0
 8008452:	d0f6      	beq.n	8008442 <__sflush_r+0xae>
 8008454:	0793      	lsls	r3, r2, #30
 8008456:	680e      	ldr	r6, [r1, #0]
 8008458:	bf08      	it	eq
 800845a:	694b      	ldreq	r3, [r1, #20]
 800845c:	600f      	str	r7, [r1, #0]
 800845e:	bf18      	it	ne
 8008460:	2300      	movne	r3, #0
 8008462:	eba6 0807 	sub.w	r8, r6, r7
 8008466:	608b      	str	r3, [r1, #8]
 8008468:	f1b8 0f00 	cmp.w	r8, #0
 800846c:	dde9      	ble.n	8008442 <__sflush_r+0xae>
 800846e:	6a21      	ldr	r1, [r4, #32]
 8008470:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008472:	4643      	mov	r3, r8
 8008474:	463a      	mov	r2, r7
 8008476:	4628      	mov	r0, r5
 8008478:	47b0      	blx	r6
 800847a:	2800      	cmp	r0, #0
 800847c:	dc08      	bgt.n	8008490 <__sflush_r+0xfc>
 800847e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008486:	81a3      	strh	r3, [r4, #12]
 8008488:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800848c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008490:	4407      	add	r7, r0
 8008492:	eba8 0800 	sub.w	r8, r8, r0
 8008496:	e7e7      	b.n	8008468 <__sflush_r+0xd4>
 8008498:	20400001 	.word	0x20400001

0800849c <_fflush_r>:
 800849c:	b538      	push	{r3, r4, r5, lr}
 800849e:	690b      	ldr	r3, [r1, #16]
 80084a0:	4605      	mov	r5, r0
 80084a2:	460c      	mov	r4, r1
 80084a4:	b913      	cbnz	r3, 80084ac <_fflush_r+0x10>
 80084a6:	2500      	movs	r5, #0
 80084a8:	4628      	mov	r0, r5
 80084aa:	bd38      	pop	{r3, r4, r5, pc}
 80084ac:	b118      	cbz	r0, 80084b6 <_fflush_r+0x1a>
 80084ae:	6a03      	ldr	r3, [r0, #32]
 80084b0:	b90b      	cbnz	r3, 80084b6 <_fflush_r+0x1a>
 80084b2:	f7fe fa13 	bl	80068dc <__sinit>
 80084b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0f3      	beq.n	80084a6 <_fflush_r+0xa>
 80084be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084c0:	07d0      	lsls	r0, r2, #31
 80084c2:	d404      	bmi.n	80084ce <_fflush_r+0x32>
 80084c4:	0599      	lsls	r1, r3, #22
 80084c6:	d402      	bmi.n	80084ce <_fflush_r+0x32>
 80084c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084ca:	f7fe fb34 	bl	8006b36 <__retarget_lock_acquire_recursive>
 80084ce:	4628      	mov	r0, r5
 80084d0:	4621      	mov	r1, r4
 80084d2:	f7ff ff5f 	bl	8008394 <__sflush_r>
 80084d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084d8:	07da      	lsls	r2, r3, #31
 80084da:	4605      	mov	r5, r0
 80084dc:	d4e4      	bmi.n	80084a8 <_fflush_r+0xc>
 80084de:	89a3      	ldrh	r3, [r4, #12]
 80084e0:	059b      	lsls	r3, r3, #22
 80084e2:	d4e1      	bmi.n	80084a8 <_fflush_r+0xc>
 80084e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084e6:	f7fe fb27 	bl	8006b38 <__retarget_lock_release_recursive>
 80084ea:	e7dd      	b.n	80084a8 <_fflush_r+0xc>

080084ec <memmove>:
 80084ec:	4288      	cmp	r0, r1
 80084ee:	b510      	push	{r4, lr}
 80084f0:	eb01 0402 	add.w	r4, r1, r2
 80084f4:	d902      	bls.n	80084fc <memmove+0x10>
 80084f6:	4284      	cmp	r4, r0
 80084f8:	4623      	mov	r3, r4
 80084fa:	d807      	bhi.n	800850c <memmove+0x20>
 80084fc:	1e43      	subs	r3, r0, #1
 80084fe:	42a1      	cmp	r1, r4
 8008500:	d008      	beq.n	8008514 <memmove+0x28>
 8008502:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008506:	f803 2f01 	strb.w	r2, [r3, #1]!
 800850a:	e7f8      	b.n	80084fe <memmove+0x12>
 800850c:	4402      	add	r2, r0
 800850e:	4601      	mov	r1, r0
 8008510:	428a      	cmp	r2, r1
 8008512:	d100      	bne.n	8008516 <memmove+0x2a>
 8008514:	bd10      	pop	{r4, pc}
 8008516:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800851a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800851e:	e7f7      	b.n	8008510 <memmove+0x24>

08008520 <_sbrk_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	4d06      	ldr	r5, [pc, #24]	@ (800853c <_sbrk_r+0x1c>)
 8008524:	2300      	movs	r3, #0
 8008526:	4604      	mov	r4, r0
 8008528:	4608      	mov	r0, r1
 800852a:	602b      	str	r3, [r5, #0]
 800852c:	f7fa faf8 	bl	8002b20 <_sbrk>
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	d102      	bne.n	800853a <_sbrk_r+0x1a>
 8008534:	682b      	ldr	r3, [r5, #0]
 8008536:	b103      	cbz	r3, 800853a <_sbrk_r+0x1a>
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	20000560 	.word	0x20000560

08008540 <memcpy>:
 8008540:	440a      	add	r2, r1
 8008542:	4291      	cmp	r1, r2
 8008544:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008548:	d100      	bne.n	800854c <memcpy+0xc>
 800854a:	4770      	bx	lr
 800854c:	b510      	push	{r4, lr}
 800854e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008552:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008556:	4291      	cmp	r1, r2
 8008558:	d1f9      	bne.n	800854e <memcpy+0xe>
 800855a:	bd10      	pop	{r4, pc}

0800855c <__assert_func>:
 800855c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800855e:	4614      	mov	r4, r2
 8008560:	461a      	mov	r2, r3
 8008562:	4b09      	ldr	r3, [pc, #36]	@ (8008588 <__assert_func+0x2c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4605      	mov	r5, r0
 8008568:	68d8      	ldr	r0, [r3, #12]
 800856a:	b14c      	cbz	r4, 8008580 <__assert_func+0x24>
 800856c:	4b07      	ldr	r3, [pc, #28]	@ (800858c <__assert_func+0x30>)
 800856e:	9100      	str	r1, [sp, #0]
 8008570:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008574:	4906      	ldr	r1, [pc, #24]	@ (8008590 <__assert_func+0x34>)
 8008576:	462b      	mov	r3, r5
 8008578:	f000 f870 	bl	800865c <fiprintf>
 800857c:	f000 f880 	bl	8008680 <abort>
 8008580:	4b04      	ldr	r3, [pc, #16]	@ (8008594 <__assert_func+0x38>)
 8008582:	461c      	mov	r4, r3
 8008584:	e7f3      	b.n	800856e <__assert_func+0x12>
 8008586:	bf00      	nop
 8008588:	20000020 	.word	0x20000020
 800858c:	08009e5d 	.word	0x08009e5d
 8008590:	08009e6a 	.word	0x08009e6a
 8008594:	08009e98 	.word	0x08009e98

08008598 <_calloc_r>:
 8008598:	b570      	push	{r4, r5, r6, lr}
 800859a:	fba1 5402 	umull	r5, r4, r1, r2
 800859e:	b934      	cbnz	r4, 80085ae <_calloc_r+0x16>
 80085a0:	4629      	mov	r1, r5
 80085a2:	f7ff f999 	bl	80078d8 <_malloc_r>
 80085a6:	4606      	mov	r6, r0
 80085a8:	b928      	cbnz	r0, 80085b6 <_calloc_r+0x1e>
 80085aa:	4630      	mov	r0, r6
 80085ac:	bd70      	pop	{r4, r5, r6, pc}
 80085ae:	220c      	movs	r2, #12
 80085b0:	6002      	str	r2, [r0, #0]
 80085b2:	2600      	movs	r6, #0
 80085b4:	e7f9      	b.n	80085aa <_calloc_r+0x12>
 80085b6:	462a      	mov	r2, r5
 80085b8:	4621      	mov	r1, r4
 80085ba:	f7fe fa3e 	bl	8006a3a <memset>
 80085be:	e7f4      	b.n	80085aa <_calloc_r+0x12>

080085c0 <__ascii_mbtowc>:
 80085c0:	b082      	sub	sp, #8
 80085c2:	b901      	cbnz	r1, 80085c6 <__ascii_mbtowc+0x6>
 80085c4:	a901      	add	r1, sp, #4
 80085c6:	b142      	cbz	r2, 80085da <__ascii_mbtowc+0x1a>
 80085c8:	b14b      	cbz	r3, 80085de <__ascii_mbtowc+0x1e>
 80085ca:	7813      	ldrb	r3, [r2, #0]
 80085cc:	600b      	str	r3, [r1, #0]
 80085ce:	7812      	ldrb	r2, [r2, #0]
 80085d0:	1e10      	subs	r0, r2, #0
 80085d2:	bf18      	it	ne
 80085d4:	2001      	movne	r0, #1
 80085d6:	b002      	add	sp, #8
 80085d8:	4770      	bx	lr
 80085da:	4610      	mov	r0, r2
 80085dc:	e7fb      	b.n	80085d6 <__ascii_mbtowc+0x16>
 80085de:	f06f 0001 	mvn.w	r0, #1
 80085e2:	e7f8      	b.n	80085d6 <__ascii_mbtowc+0x16>

080085e4 <_realloc_r>:
 80085e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e8:	4607      	mov	r7, r0
 80085ea:	4614      	mov	r4, r2
 80085ec:	460d      	mov	r5, r1
 80085ee:	b921      	cbnz	r1, 80085fa <_realloc_r+0x16>
 80085f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085f4:	4611      	mov	r1, r2
 80085f6:	f7ff b96f 	b.w	80078d8 <_malloc_r>
 80085fa:	b92a      	cbnz	r2, 8008608 <_realloc_r+0x24>
 80085fc:	f7ff f8f8 	bl	80077f0 <_free_r>
 8008600:	4625      	mov	r5, r4
 8008602:	4628      	mov	r0, r5
 8008604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008608:	f000 f841 	bl	800868e <_malloc_usable_size_r>
 800860c:	4284      	cmp	r4, r0
 800860e:	4606      	mov	r6, r0
 8008610:	d802      	bhi.n	8008618 <_realloc_r+0x34>
 8008612:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008616:	d8f4      	bhi.n	8008602 <_realloc_r+0x1e>
 8008618:	4621      	mov	r1, r4
 800861a:	4638      	mov	r0, r7
 800861c:	f7ff f95c 	bl	80078d8 <_malloc_r>
 8008620:	4680      	mov	r8, r0
 8008622:	b908      	cbnz	r0, 8008628 <_realloc_r+0x44>
 8008624:	4645      	mov	r5, r8
 8008626:	e7ec      	b.n	8008602 <_realloc_r+0x1e>
 8008628:	42b4      	cmp	r4, r6
 800862a:	4622      	mov	r2, r4
 800862c:	4629      	mov	r1, r5
 800862e:	bf28      	it	cs
 8008630:	4632      	movcs	r2, r6
 8008632:	f7ff ff85 	bl	8008540 <memcpy>
 8008636:	4629      	mov	r1, r5
 8008638:	4638      	mov	r0, r7
 800863a:	f7ff f8d9 	bl	80077f0 <_free_r>
 800863e:	e7f1      	b.n	8008624 <_realloc_r+0x40>

08008640 <__ascii_wctomb>:
 8008640:	4603      	mov	r3, r0
 8008642:	4608      	mov	r0, r1
 8008644:	b141      	cbz	r1, 8008658 <__ascii_wctomb+0x18>
 8008646:	2aff      	cmp	r2, #255	@ 0xff
 8008648:	d904      	bls.n	8008654 <__ascii_wctomb+0x14>
 800864a:	228a      	movs	r2, #138	@ 0x8a
 800864c:	601a      	str	r2, [r3, #0]
 800864e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008652:	4770      	bx	lr
 8008654:	700a      	strb	r2, [r1, #0]
 8008656:	2001      	movs	r0, #1
 8008658:	4770      	bx	lr
	...

0800865c <fiprintf>:
 800865c:	b40e      	push	{r1, r2, r3}
 800865e:	b503      	push	{r0, r1, lr}
 8008660:	4601      	mov	r1, r0
 8008662:	ab03      	add	r3, sp, #12
 8008664:	4805      	ldr	r0, [pc, #20]	@ (800867c <fiprintf+0x20>)
 8008666:	f853 2b04 	ldr.w	r2, [r3], #4
 800866a:	6800      	ldr	r0, [r0, #0]
 800866c:	9301      	str	r3, [sp, #4]
 800866e:	f000 f83f 	bl	80086f0 <_vfiprintf_r>
 8008672:	b002      	add	sp, #8
 8008674:	f85d eb04 	ldr.w	lr, [sp], #4
 8008678:	b003      	add	sp, #12
 800867a:	4770      	bx	lr
 800867c:	20000020 	.word	0x20000020

08008680 <abort>:
 8008680:	b508      	push	{r3, lr}
 8008682:	2006      	movs	r0, #6
 8008684:	f000 fa08 	bl	8008a98 <raise>
 8008688:	2001      	movs	r0, #1
 800868a:	f7fa f9d1 	bl	8002a30 <_exit>

0800868e <_malloc_usable_size_r>:
 800868e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008692:	1f18      	subs	r0, r3, #4
 8008694:	2b00      	cmp	r3, #0
 8008696:	bfbc      	itt	lt
 8008698:	580b      	ldrlt	r3, [r1, r0]
 800869a:	18c0      	addlt	r0, r0, r3
 800869c:	4770      	bx	lr

0800869e <__sfputc_r>:
 800869e:	6893      	ldr	r3, [r2, #8]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	b410      	push	{r4}
 80086a6:	6093      	str	r3, [r2, #8]
 80086a8:	da08      	bge.n	80086bc <__sfputc_r+0x1e>
 80086aa:	6994      	ldr	r4, [r2, #24]
 80086ac:	42a3      	cmp	r3, r4
 80086ae:	db01      	blt.n	80086b4 <__sfputc_r+0x16>
 80086b0:	290a      	cmp	r1, #10
 80086b2:	d103      	bne.n	80086bc <__sfputc_r+0x1e>
 80086b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086b8:	f000 b932 	b.w	8008920 <__swbuf_r>
 80086bc:	6813      	ldr	r3, [r2, #0]
 80086be:	1c58      	adds	r0, r3, #1
 80086c0:	6010      	str	r0, [r2, #0]
 80086c2:	7019      	strb	r1, [r3, #0]
 80086c4:	4608      	mov	r0, r1
 80086c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <__sfputs_r>:
 80086cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ce:	4606      	mov	r6, r0
 80086d0:	460f      	mov	r7, r1
 80086d2:	4614      	mov	r4, r2
 80086d4:	18d5      	adds	r5, r2, r3
 80086d6:	42ac      	cmp	r4, r5
 80086d8:	d101      	bne.n	80086de <__sfputs_r+0x12>
 80086da:	2000      	movs	r0, #0
 80086dc:	e007      	b.n	80086ee <__sfputs_r+0x22>
 80086de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086e2:	463a      	mov	r2, r7
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7ff ffda 	bl	800869e <__sfputc_r>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	d1f3      	bne.n	80086d6 <__sfputs_r+0xa>
 80086ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086f0 <_vfiprintf_r>:
 80086f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f4:	460d      	mov	r5, r1
 80086f6:	b09d      	sub	sp, #116	@ 0x74
 80086f8:	4614      	mov	r4, r2
 80086fa:	4698      	mov	r8, r3
 80086fc:	4606      	mov	r6, r0
 80086fe:	b118      	cbz	r0, 8008708 <_vfiprintf_r+0x18>
 8008700:	6a03      	ldr	r3, [r0, #32]
 8008702:	b90b      	cbnz	r3, 8008708 <_vfiprintf_r+0x18>
 8008704:	f7fe f8ea 	bl	80068dc <__sinit>
 8008708:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800870a:	07d9      	lsls	r1, r3, #31
 800870c:	d405      	bmi.n	800871a <_vfiprintf_r+0x2a>
 800870e:	89ab      	ldrh	r3, [r5, #12]
 8008710:	059a      	lsls	r2, r3, #22
 8008712:	d402      	bmi.n	800871a <_vfiprintf_r+0x2a>
 8008714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008716:	f7fe fa0e 	bl	8006b36 <__retarget_lock_acquire_recursive>
 800871a:	89ab      	ldrh	r3, [r5, #12]
 800871c:	071b      	lsls	r3, r3, #28
 800871e:	d501      	bpl.n	8008724 <_vfiprintf_r+0x34>
 8008720:	692b      	ldr	r3, [r5, #16]
 8008722:	b99b      	cbnz	r3, 800874c <_vfiprintf_r+0x5c>
 8008724:	4629      	mov	r1, r5
 8008726:	4630      	mov	r0, r6
 8008728:	f000 f938 	bl	800899c <__swsetup_r>
 800872c:	b170      	cbz	r0, 800874c <_vfiprintf_r+0x5c>
 800872e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008730:	07dc      	lsls	r4, r3, #31
 8008732:	d504      	bpl.n	800873e <_vfiprintf_r+0x4e>
 8008734:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008738:	b01d      	add	sp, #116	@ 0x74
 800873a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873e:	89ab      	ldrh	r3, [r5, #12]
 8008740:	0598      	lsls	r0, r3, #22
 8008742:	d4f7      	bmi.n	8008734 <_vfiprintf_r+0x44>
 8008744:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008746:	f7fe f9f7 	bl	8006b38 <__retarget_lock_release_recursive>
 800874a:	e7f3      	b.n	8008734 <_vfiprintf_r+0x44>
 800874c:	2300      	movs	r3, #0
 800874e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008750:	2320      	movs	r3, #32
 8008752:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008756:	f8cd 800c 	str.w	r8, [sp, #12]
 800875a:	2330      	movs	r3, #48	@ 0x30
 800875c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800890c <_vfiprintf_r+0x21c>
 8008760:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008764:	f04f 0901 	mov.w	r9, #1
 8008768:	4623      	mov	r3, r4
 800876a:	469a      	mov	sl, r3
 800876c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008770:	b10a      	cbz	r2, 8008776 <_vfiprintf_r+0x86>
 8008772:	2a25      	cmp	r2, #37	@ 0x25
 8008774:	d1f9      	bne.n	800876a <_vfiprintf_r+0x7a>
 8008776:	ebba 0b04 	subs.w	fp, sl, r4
 800877a:	d00b      	beq.n	8008794 <_vfiprintf_r+0xa4>
 800877c:	465b      	mov	r3, fp
 800877e:	4622      	mov	r2, r4
 8008780:	4629      	mov	r1, r5
 8008782:	4630      	mov	r0, r6
 8008784:	f7ff ffa2 	bl	80086cc <__sfputs_r>
 8008788:	3001      	adds	r0, #1
 800878a:	f000 80a7 	beq.w	80088dc <_vfiprintf_r+0x1ec>
 800878e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008790:	445a      	add	r2, fp
 8008792:	9209      	str	r2, [sp, #36]	@ 0x24
 8008794:	f89a 3000 	ldrb.w	r3, [sl]
 8008798:	2b00      	cmp	r3, #0
 800879a:	f000 809f 	beq.w	80088dc <_vfiprintf_r+0x1ec>
 800879e:	2300      	movs	r3, #0
 80087a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087a8:	f10a 0a01 	add.w	sl, sl, #1
 80087ac:	9304      	str	r3, [sp, #16]
 80087ae:	9307      	str	r3, [sp, #28]
 80087b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80087b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80087b6:	4654      	mov	r4, sl
 80087b8:	2205      	movs	r2, #5
 80087ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087be:	4853      	ldr	r0, [pc, #332]	@ (800890c <_vfiprintf_r+0x21c>)
 80087c0:	f7f7 fd0e 	bl	80001e0 <memchr>
 80087c4:	9a04      	ldr	r2, [sp, #16]
 80087c6:	b9d8      	cbnz	r0, 8008800 <_vfiprintf_r+0x110>
 80087c8:	06d1      	lsls	r1, r2, #27
 80087ca:	bf44      	itt	mi
 80087cc:	2320      	movmi	r3, #32
 80087ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087d2:	0713      	lsls	r3, r2, #28
 80087d4:	bf44      	itt	mi
 80087d6:	232b      	movmi	r3, #43	@ 0x2b
 80087d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087dc:	f89a 3000 	ldrb.w	r3, [sl]
 80087e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80087e2:	d015      	beq.n	8008810 <_vfiprintf_r+0x120>
 80087e4:	9a07      	ldr	r2, [sp, #28]
 80087e6:	4654      	mov	r4, sl
 80087e8:	2000      	movs	r0, #0
 80087ea:	f04f 0c0a 	mov.w	ip, #10
 80087ee:	4621      	mov	r1, r4
 80087f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087f4:	3b30      	subs	r3, #48	@ 0x30
 80087f6:	2b09      	cmp	r3, #9
 80087f8:	d94b      	bls.n	8008892 <_vfiprintf_r+0x1a2>
 80087fa:	b1b0      	cbz	r0, 800882a <_vfiprintf_r+0x13a>
 80087fc:	9207      	str	r2, [sp, #28]
 80087fe:	e014      	b.n	800882a <_vfiprintf_r+0x13a>
 8008800:	eba0 0308 	sub.w	r3, r0, r8
 8008804:	fa09 f303 	lsl.w	r3, r9, r3
 8008808:	4313      	orrs	r3, r2
 800880a:	9304      	str	r3, [sp, #16]
 800880c:	46a2      	mov	sl, r4
 800880e:	e7d2      	b.n	80087b6 <_vfiprintf_r+0xc6>
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	1d19      	adds	r1, r3, #4
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	9103      	str	r1, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	bfbb      	ittet	lt
 800881c:	425b      	neglt	r3, r3
 800881e:	f042 0202 	orrlt.w	r2, r2, #2
 8008822:	9307      	strge	r3, [sp, #28]
 8008824:	9307      	strlt	r3, [sp, #28]
 8008826:	bfb8      	it	lt
 8008828:	9204      	strlt	r2, [sp, #16]
 800882a:	7823      	ldrb	r3, [r4, #0]
 800882c:	2b2e      	cmp	r3, #46	@ 0x2e
 800882e:	d10a      	bne.n	8008846 <_vfiprintf_r+0x156>
 8008830:	7863      	ldrb	r3, [r4, #1]
 8008832:	2b2a      	cmp	r3, #42	@ 0x2a
 8008834:	d132      	bne.n	800889c <_vfiprintf_r+0x1ac>
 8008836:	9b03      	ldr	r3, [sp, #12]
 8008838:	1d1a      	adds	r2, r3, #4
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	9203      	str	r2, [sp, #12]
 800883e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008842:	3402      	adds	r4, #2
 8008844:	9305      	str	r3, [sp, #20]
 8008846:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800891c <_vfiprintf_r+0x22c>
 800884a:	7821      	ldrb	r1, [r4, #0]
 800884c:	2203      	movs	r2, #3
 800884e:	4650      	mov	r0, sl
 8008850:	f7f7 fcc6 	bl	80001e0 <memchr>
 8008854:	b138      	cbz	r0, 8008866 <_vfiprintf_r+0x176>
 8008856:	9b04      	ldr	r3, [sp, #16]
 8008858:	eba0 000a 	sub.w	r0, r0, sl
 800885c:	2240      	movs	r2, #64	@ 0x40
 800885e:	4082      	lsls	r2, r0
 8008860:	4313      	orrs	r3, r2
 8008862:	3401      	adds	r4, #1
 8008864:	9304      	str	r3, [sp, #16]
 8008866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800886a:	4829      	ldr	r0, [pc, #164]	@ (8008910 <_vfiprintf_r+0x220>)
 800886c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008870:	2206      	movs	r2, #6
 8008872:	f7f7 fcb5 	bl	80001e0 <memchr>
 8008876:	2800      	cmp	r0, #0
 8008878:	d03f      	beq.n	80088fa <_vfiprintf_r+0x20a>
 800887a:	4b26      	ldr	r3, [pc, #152]	@ (8008914 <_vfiprintf_r+0x224>)
 800887c:	bb1b      	cbnz	r3, 80088c6 <_vfiprintf_r+0x1d6>
 800887e:	9b03      	ldr	r3, [sp, #12]
 8008880:	3307      	adds	r3, #7
 8008882:	f023 0307 	bic.w	r3, r3, #7
 8008886:	3308      	adds	r3, #8
 8008888:	9303      	str	r3, [sp, #12]
 800888a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800888c:	443b      	add	r3, r7
 800888e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008890:	e76a      	b.n	8008768 <_vfiprintf_r+0x78>
 8008892:	fb0c 3202 	mla	r2, ip, r2, r3
 8008896:	460c      	mov	r4, r1
 8008898:	2001      	movs	r0, #1
 800889a:	e7a8      	b.n	80087ee <_vfiprintf_r+0xfe>
 800889c:	2300      	movs	r3, #0
 800889e:	3401      	adds	r4, #1
 80088a0:	9305      	str	r3, [sp, #20]
 80088a2:	4619      	mov	r1, r3
 80088a4:	f04f 0c0a 	mov.w	ip, #10
 80088a8:	4620      	mov	r0, r4
 80088aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088ae:	3a30      	subs	r2, #48	@ 0x30
 80088b0:	2a09      	cmp	r2, #9
 80088b2:	d903      	bls.n	80088bc <_vfiprintf_r+0x1cc>
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0c6      	beq.n	8008846 <_vfiprintf_r+0x156>
 80088b8:	9105      	str	r1, [sp, #20]
 80088ba:	e7c4      	b.n	8008846 <_vfiprintf_r+0x156>
 80088bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80088c0:	4604      	mov	r4, r0
 80088c2:	2301      	movs	r3, #1
 80088c4:	e7f0      	b.n	80088a8 <_vfiprintf_r+0x1b8>
 80088c6:	ab03      	add	r3, sp, #12
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	462a      	mov	r2, r5
 80088cc:	4b12      	ldr	r3, [pc, #72]	@ (8008918 <_vfiprintf_r+0x228>)
 80088ce:	a904      	add	r1, sp, #16
 80088d0:	4630      	mov	r0, r6
 80088d2:	f7fd fbc1 	bl	8006058 <_printf_float>
 80088d6:	4607      	mov	r7, r0
 80088d8:	1c78      	adds	r0, r7, #1
 80088da:	d1d6      	bne.n	800888a <_vfiprintf_r+0x19a>
 80088dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088de:	07d9      	lsls	r1, r3, #31
 80088e0:	d405      	bmi.n	80088ee <_vfiprintf_r+0x1fe>
 80088e2:	89ab      	ldrh	r3, [r5, #12]
 80088e4:	059a      	lsls	r2, r3, #22
 80088e6:	d402      	bmi.n	80088ee <_vfiprintf_r+0x1fe>
 80088e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ea:	f7fe f925 	bl	8006b38 <__retarget_lock_release_recursive>
 80088ee:	89ab      	ldrh	r3, [r5, #12]
 80088f0:	065b      	lsls	r3, r3, #25
 80088f2:	f53f af1f 	bmi.w	8008734 <_vfiprintf_r+0x44>
 80088f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088f8:	e71e      	b.n	8008738 <_vfiprintf_r+0x48>
 80088fa:	ab03      	add	r3, sp, #12
 80088fc:	9300      	str	r3, [sp, #0]
 80088fe:	462a      	mov	r2, r5
 8008900:	4b05      	ldr	r3, [pc, #20]	@ (8008918 <_vfiprintf_r+0x228>)
 8008902:	a904      	add	r1, sp, #16
 8008904:	4630      	mov	r0, r6
 8008906:	f7fd fe3f 	bl	8006588 <_printf_i>
 800890a:	e7e4      	b.n	80088d6 <_vfiprintf_r+0x1e6>
 800890c:	08009e42 	.word	0x08009e42
 8008910:	08009e4c 	.word	0x08009e4c
 8008914:	08006059 	.word	0x08006059
 8008918:	080086cd 	.word	0x080086cd
 800891c:	08009e48 	.word	0x08009e48

08008920 <__swbuf_r>:
 8008920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008922:	460e      	mov	r6, r1
 8008924:	4614      	mov	r4, r2
 8008926:	4605      	mov	r5, r0
 8008928:	b118      	cbz	r0, 8008932 <__swbuf_r+0x12>
 800892a:	6a03      	ldr	r3, [r0, #32]
 800892c:	b90b      	cbnz	r3, 8008932 <__swbuf_r+0x12>
 800892e:	f7fd ffd5 	bl	80068dc <__sinit>
 8008932:	69a3      	ldr	r3, [r4, #24]
 8008934:	60a3      	str	r3, [r4, #8]
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	071a      	lsls	r2, r3, #28
 800893a:	d501      	bpl.n	8008940 <__swbuf_r+0x20>
 800893c:	6923      	ldr	r3, [r4, #16]
 800893e:	b943      	cbnz	r3, 8008952 <__swbuf_r+0x32>
 8008940:	4621      	mov	r1, r4
 8008942:	4628      	mov	r0, r5
 8008944:	f000 f82a 	bl	800899c <__swsetup_r>
 8008948:	b118      	cbz	r0, 8008952 <__swbuf_r+0x32>
 800894a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800894e:	4638      	mov	r0, r7
 8008950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	6922      	ldr	r2, [r4, #16]
 8008956:	1a98      	subs	r0, r3, r2
 8008958:	6963      	ldr	r3, [r4, #20]
 800895a:	b2f6      	uxtb	r6, r6
 800895c:	4283      	cmp	r3, r0
 800895e:	4637      	mov	r7, r6
 8008960:	dc05      	bgt.n	800896e <__swbuf_r+0x4e>
 8008962:	4621      	mov	r1, r4
 8008964:	4628      	mov	r0, r5
 8008966:	f7ff fd99 	bl	800849c <_fflush_r>
 800896a:	2800      	cmp	r0, #0
 800896c:	d1ed      	bne.n	800894a <__swbuf_r+0x2a>
 800896e:	68a3      	ldr	r3, [r4, #8]
 8008970:	3b01      	subs	r3, #1
 8008972:	60a3      	str	r3, [r4, #8]
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	1c5a      	adds	r2, r3, #1
 8008978:	6022      	str	r2, [r4, #0]
 800897a:	701e      	strb	r6, [r3, #0]
 800897c:	6962      	ldr	r2, [r4, #20]
 800897e:	1c43      	adds	r3, r0, #1
 8008980:	429a      	cmp	r2, r3
 8008982:	d004      	beq.n	800898e <__swbuf_r+0x6e>
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	07db      	lsls	r3, r3, #31
 8008988:	d5e1      	bpl.n	800894e <__swbuf_r+0x2e>
 800898a:	2e0a      	cmp	r6, #10
 800898c:	d1df      	bne.n	800894e <__swbuf_r+0x2e>
 800898e:	4621      	mov	r1, r4
 8008990:	4628      	mov	r0, r5
 8008992:	f7ff fd83 	bl	800849c <_fflush_r>
 8008996:	2800      	cmp	r0, #0
 8008998:	d0d9      	beq.n	800894e <__swbuf_r+0x2e>
 800899a:	e7d6      	b.n	800894a <__swbuf_r+0x2a>

0800899c <__swsetup_r>:
 800899c:	b538      	push	{r3, r4, r5, lr}
 800899e:	4b29      	ldr	r3, [pc, #164]	@ (8008a44 <__swsetup_r+0xa8>)
 80089a0:	4605      	mov	r5, r0
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	460c      	mov	r4, r1
 80089a6:	b118      	cbz	r0, 80089b0 <__swsetup_r+0x14>
 80089a8:	6a03      	ldr	r3, [r0, #32]
 80089aa:	b90b      	cbnz	r3, 80089b0 <__swsetup_r+0x14>
 80089ac:	f7fd ff96 	bl	80068dc <__sinit>
 80089b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089b4:	0719      	lsls	r1, r3, #28
 80089b6:	d422      	bmi.n	80089fe <__swsetup_r+0x62>
 80089b8:	06da      	lsls	r2, r3, #27
 80089ba:	d407      	bmi.n	80089cc <__swsetup_r+0x30>
 80089bc:	2209      	movs	r2, #9
 80089be:	602a      	str	r2, [r5, #0]
 80089c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089c4:	81a3      	strh	r3, [r4, #12]
 80089c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089ca:	e033      	b.n	8008a34 <__swsetup_r+0x98>
 80089cc:	0758      	lsls	r0, r3, #29
 80089ce:	d512      	bpl.n	80089f6 <__swsetup_r+0x5a>
 80089d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089d2:	b141      	cbz	r1, 80089e6 <__swsetup_r+0x4a>
 80089d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089d8:	4299      	cmp	r1, r3
 80089da:	d002      	beq.n	80089e2 <__swsetup_r+0x46>
 80089dc:	4628      	mov	r0, r5
 80089de:	f7fe ff07 	bl	80077f0 <_free_r>
 80089e2:	2300      	movs	r3, #0
 80089e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80089e6:	89a3      	ldrh	r3, [r4, #12]
 80089e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089ec:	81a3      	strh	r3, [r4, #12]
 80089ee:	2300      	movs	r3, #0
 80089f0:	6063      	str	r3, [r4, #4]
 80089f2:	6923      	ldr	r3, [r4, #16]
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	89a3      	ldrh	r3, [r4, #12]
 80089f8:	f043 0308 	orr.w	r3, r3, #8
 80089fc:	81a3      	strh	r3, [r4, #12]
 80089fe:	6923      	ldr	r3, [r4, #16]
 8008a00:	b94b      	cbnz	r3, 8008a16 <__swsetup_r+0x7a>
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a0c:	d003      	beq.n	8008a16 <__swsetup_r+0x7a>
 8008a0e:	4621      	mov	r1, r4
 8008a10:	4628      	mov	r0, r5
 8008a12:	f000 f883 	bl	8008b1c <__smakebuf_r>
 8008a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a1a:	f013 0201 	ands.w	r2, r3, #1
 8008a1e:	d00a      	beq.n	8008a36 <__swsetup_r+0x9a>
 8008a20:	2200      	movs	r2, #0
 8008a22:	60a2      	str	r2, [r4, #8]
 8008a24:	6962      	ldr	r2, [r4, #20]
 8008a26:	4252      	negs	r2, r2
 8008a28:	61a2      	str	r2, [r4, #24]
 8008a2a:	6922      	ldr	r2, [r4, #16]
 8008a2c:	b942      	cbnz	r2, 8008a40 <__swsetup_r+0xa4>
 8008a2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a32:	d1c5      	bne.n	80089c0 <__swsetup_r+0x24>
 8008a34:	bd38      	pop	{r3, r4, r5, pc}
 8008a36:	0799      	lsls	r1, r3, #30
 8008a38:	bf58      	it	pl
 8008a3a:	6962      	ldrpl	r2, [r4, #20]
 8008a3c:	60a2      	str	r2, [r4, #8]
 8008a3e:	e7f4      	b.n	8008a2a <__swsetup_r+0x8e>
 8008a40:	2000      	movs	r0, #0
 8008a42:	e7f7      	b.n	8008a34 <__swsetup_r+0x98>
 8008a44:	20000020 	.word	0x20000020

08008a48 <_raise_r>:
 8008a48:	291f      	cmp	r1, #31
 8008a4a:	b538      	push	{r3, r4, r5, lr}
 8008a4c:	4605      	mov	r5, r0
 8008a4e:	460c      	mov	r4, r1
 8008a50:	d904      	bls.n	8008a5c <_raise_r+0x14>
 8008a52:	2316      	movs	r3, #22
 8008a54:	6003      	str	r3, [r0, #0]
 8008a56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a5a:	bd38      	pop	{r3, r4, r5, pc}
 8008a5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a5e:	b112      	cbz	r2, 8008a66 <_raise_r+0x1e>
 8008a60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a64:	b94b      	cbnz	r3, 8008a7a <_raise_r+0x32>
 8008a66:	4628      	mov	r0, r5
 8008a68:	f000 f830 	bl	8008acc <_getpid_r>
 8008a6c:	4622      	mov	r2, r4
 8008a6e:	4601      	mov	r1, r0
 8008a70:	4628      	mov	r0, r5
 8008a72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a76:	f000 b817 	b.w	8008aa8 <_kill_r>
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d00a      	beq.n	8008a94 <_raise_r+0x4c>
 8008a7e:	1c59      	adds	r1, r3, #1
 8008a80:	d103      	bne.n	8008a8a <_raise_r+0x42>
 8008a82:	2316      	movs	r3, #22
 8008a84:	6003      	str	r3, [r0, #0]
 8008a86:	2001      	movs	r0, #1
 8008a88:	e7e7      	b.n	8008a5a <_raise_r+0x12>
 8008a8a:	2100      	movs	r1, #0
 8008a8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008a90:	4620      	mov	r0, r4
 8008a92:	4798      	blx	r3
 8008a94:	2000      	movs	r0, #0
 8008a96:	e7e0      	b.n	8008a5a <_raise_r+0x12>

08008a98 <raise>:
 8008a98:	4b02      	ldr	r3, [pc, #8]	@ (8008aa4 <raise+0xc>)
 8008a9a:	4601      	mov	r1, r0
 8008a9c:	6818      	ldr	r0, [r3, #0]
 8008a9e:	f7ff bfd3 	b.w	8008a48 <_raise_r>
 8008aa2:	bf00      	nop
 8008aa4:	20000020 	.word	0x20000020

08008aa8 <_kill_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4d07      	ldr	r5, [pc, #28]	@ (8008ac8 <_kill_r+0x20>)
 8008aac:	2300      	movs	r3, #0
 8008aae:	4604      	mov	r4, r0
 8008ab0:	4608      	mov	r0, r1
 8008ab2:	4611      	mov	r1, r2
 8008ab4:	602b      	str	r3, [r5, #0]
 8008ab6:	f7f9 ffab 	bl	8002a10 <_kill>
 8008aba:	1c43      	adds	r3, r0, #1
 8008abc:	d102      	bne.n	8008ac4 <_kill_r+0x1c>
 8008abe:	682b      	ldr	r3, [r5, #0]
 8008ac0:	b103      	cbz	r3, 8008ac4 <_kill_r+0x1c>
 8008ac2:	6023      	str	r3, [r4, #0]
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	bf00      	nop
 8008ac8:	20000560 	.word	0x20000560

08008acc <_getpid_r>:
 8008acc:	f7f9 bf98 	b.w	8002a00 <_getpid>

08008ad0 <__swhatbuf_r>:
 8008ad0:	b570      	push	{r4, r5, r6, lr}
 8008ad2:	460c      	mov	r4, r1
 8008ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ad8:	2900      	cmp	r1, #0
 8008ada:	b096      	sub	sp, #88	@ 0x58
 8008adc:	4615      	mov	r5, r2
 8008ade:	461e      	mov	r6, r3
 8008ae0:	da0d      	bge.n	8008afe <__swhatbuf_r+0x2e>
 8008ae2:	89a3      	ldrh	r3, [r4, #12]
 8008ae4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ae8:	f04f 0100 	mov.w	r1, #0
 8008aec:	bf14      	ite	ne
 8008aee:	2340      	movne	r3, #64	@ 0x40
 8008af0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008af4:	2000      	movs	r0, #0
 8008af6:	6031      	str	r1, [r6, #0]
 8008af8:	602b      	str	r3, [r5, #0]
 8008afa:	b016      	add	sp, #88	@ 0x58
 8008afc:	bd70      	pop	{r4, r5, r6, pc}
 8008afe:	466a      	mov	r2, sp
 8008b00:	f000 f848 	bl	8008b94 <_fstat_r>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	dbec      	blt.n	8008ae2 <__swhatbuf_r+0x12>
 8008b08:	9901      	ldr	r1, [sp, #4]
 8008b0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b12:	4259      	negs	r1, r3
 8008b14:	4159      	adcs	r1, r3
 8008b16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b1a:	e7eb      	b.n	8008af4 <__swhatbuf_r+0x24>

08008b1c <__smakebuf_r>:
 8008b1c:	898b      	ldrh	r3, [r1, #12]
 8008b1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b20:	079d      	lsls	r5, r3, #30
 8008b22:	4606      	mov	r6, r0
 8008b24:	460c      	mov	r4, r1
 8008b26:	d507      	bpl.n	8008b38 <__smakebuf_r+0x1c>
 8008b28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	6123      	str	r3, [r4, #16]
 8008b30:	2301      	movs	r3, #1
 8008b32:	6163      	str	r3, [r4, #20]
 8008b34:	b003      	add	sp, #12
 8008b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b38:	ab01      	add	r3, sp, #4
 8008b3a:	466a      	mov	r2, sp
 8008b3c:	f7ff ffc8 	bl	8008ad0 <__swhatbuf_r>
 8008b40:	9f00      	ldr	r7, [sp, #0]
 8008b42:	4605      	mov	r5, r0
 8008b44:	4639      	mov	r1, r7
 8008b46:	4630      	mov	r0, r6
 8008b48:	f7fe fec6 	bl	80078d8 <_malloc_r>
 8008b4c:	b948      	cbnz	r0, 8008b62 <__smakebuf_r+0x46>
 8008b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b52:	059a      	lsls	r2, r3, #22
 8008b54:	d4ee      	bmi.n	8008b34 <__smakebuf_r+0x18>
 8008b56:	f023 0303 	bic.w	r3, r3, #3
 8008b5a:	f043 0302 	orr.w	r3, r3, #2
 8008b5e:	81a3      	strh	r3, [r4, #12]
 8008b60:	e7e2      	b.n	8008b28 <__smakebuf_r+0xc>
 8008b62:	89a3      	ldrh	r3, [r4, #12]
 8008b64:	6020      	str	r0, [r4, #0]
 8008b66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	9b01      	ldr	r3, [sp, #4]
 8008b6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b72:	b15b      	cbz	r3, 8008b8c <__smakebuf_r+0x70>
 8008b74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f000 f81d 	bl	8008bb8 <_isatty_r>
 8008b7e:	b128      	cbz	r0, 8008b8c <__smakebuf_r+0x70>
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f023 0303 	bic.w	r3, r3, #3
 8008b86:	f043 0301 	orr.w	r3, r3, #1
 8008b8a:	81a3      	strh	r3, [r4, #12]
 8008b8c:	89a3      	ldrh	r3, [r4, #12]
 8008b8e:	431d      	orrs	r5, r3
 8008b90:	81a5      	strh	r5, [r4, #12]
 8008b92:	e7cf      	b.n	8008b34 <__smakebuf_r+0x18>

08008b94 <_fstat_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	4d07      	ldr	r5, [pc, #28]	@ (8008bb4 <_fstat_r+0x20>)
 8008b98:	2300      	movs	r3, #0
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	4608      	mov	r0, r1
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	602b      	str	r3, [r5, #0]
 8008ba2:	f7f9 ff95 	bl	8002ad0 <_fstat>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	d102      	bne.n	8008bb0 <_fstat_r+0x1c>
 8008baa:	682b      	ldr	r3, [r5, #0]
 8008bac:	b103      	cbz	r3, 8008bb0 <_fstat_r+0x1c>
 8008bae:	6023      	str	r3, [r4, #0]
 8008bb0:	bd38      	pop	{r3, r4, r5, pc}
 8008bb2:	bf00      	nop
 8008bb4:	20000560 	.word	0x20000560

08008bb8 <_isatty_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4d06      	ldr	r5, [pc, #24]	@ (8008bd4 <_isatty_r+0x1c>)
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	4608      	mov	r0, r1
 8008bc2:	602b      	str	r3, [r5, #0]
 8008bc4:	f7f9 ff94 	bl	8002af0 <_isatty>
 8008bc8:	1c43      	adds	r3, r0, #1
 8008bca:	d102      	bne.n	8008bd2 <_isatty_r+0x1a>
 8008bcc:	682b      	ldr	r3, [r5, #0]
 8008bce:	b103      	cbz	r3, 8008bd2 <_isatty_r+0x1a>
 8008bd0:	6023      	str	r3, [r4, #0]
 8008bd2:	bd38      	pop	{r3, r4, r5, pc}
 8008bd4:	20000560 	.word	0x20000560

08008bd8 <cos>:
 8008bd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008bda:	ec53 2b10 	vmov	r2, r3, d0
 8008bde:	4826      	ldr	r0, [pc, #152]	@ (8008c78 <cos+0xa0>)
 8008be0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008be4:	4281      	cmp	r1, r0
 8008be6:	d806      	bhi.n	8008bf6 <cos+0x1e>
 8008be8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008c70 <cos+0x98>
 8008bec:	b005      	add	sp, #20
 8008bee:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bf2:	f000 b899 	b.w	8008d28 <__kernel_cos>
 8008bf6:	4821      	ldr	r0, [pc, #132]	@ (8008c7c <cos+0xa4>)
 8008bf8:	4281      	cmp	r1, r0
 8008bfa:	d908      	bls.n	8008c0e <cos+0x36>
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	4619      	mov	r1, r3
 8008c00:	f7f7 fb4a 	bl	8000298 <__aeabi_dsub>
 8008c04:	ec41 0b10 	vmov	d0, r0, r1
 8008c08:	b005      	add	sp, #20
 8008c0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c0e:	4668      	mov	r0, sp
 8008c10:	f000 fa0e 	bl	8009030 <__ieee754_rem_pio2>
 8008c14:	f000 0003 	and.w	r0, r0, #3
 8008c18:	2801      	cmp	r0, #1
 8008c1a:	d00b      	beq.n	8008c34 <cos+0x5c>
 8008c1c:	2802      	cmp	r0, #2
 8008c1e:	d015      	beq.n	8008c4c <cos+0x74>
 8008c20:	b9d8      	cbnz	r0, 8008c5a <cos+0x82>
 8008c22:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008c26:	ed9d 0b00 	vldr	d0, [sp]
 8008c2a:	f000 f87d 	bl	8008d28 <__kernel_cos>
 8008c2e:	ec51 0b10 	vmov	r0, r1, d0
 8008c32:	e7e7      	b.n	8008c04 <cos+0x2c>
 8008c34:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008c38:	ed9d 0b00 	vldr	d0, [sp]
 8008c3c:	f000 f93c 	bl	8008eb8 <__kernel_sin>
 8008c40:	ec53 2b10 	vmov	r2, r3, d0
 8008c44:	4610      	mov	r0, r2
 8008c46:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008c4a:	e7db      	b.n	8008c04 <cos+0x2c>
 8008c4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008c50:	ed9d 0b00 	vldr	d0, [sp]
 8008c54:	f000 f868 	bl	8008d28 <__kernel_cos>
 8008c58:	e7f2      	b.n	8008c40 <cos+0x68>
 8008c5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008c5e:	ed9d 0b00 	vldr	d0, [sp]
 8008c62:	2001      	movs	r0, #1
 8008c64:	f000 f928 	bl	8008eb8 <__kernel_sin>
 8008c68:	e7e1      	b.n	8008c2e <cos+0x56>
 8008c6a:	bf00      	nop
 8008c6c:	f3af 8000 	nop.w
	...
 8008c78:	3fe921fb 	.word	0x3fe921fb
 8008c7c:	7fefffff 	.word	0x7fefffff

08008c80 <sin>:
 8008c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c82:	ec53 2b10 	vmov	r2, r3, d0
 8008c86:	4826      	ldr	r0, [pc, #152]	@ (8008d20 <sin+0xa0>)
 8008c88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008c8c:	4281      	cmp	r1, r0
 8008c8e:	d807      	bhi.n	8008ca0 <sin+0x20>
 8008c90:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008d18 <sin+0x98>
 8008c94:	2000      	movs	r0, #0
 8008c96:	b005      	add	sp, #20
 8008c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c9c:	f000 b90c 	b.w	8008eb8 <__kernel_sin>
 8008ca0:	4820      	ldr	r0, [pc, #128]	@ (8008d24 <sin+0xa4>)
 8008ca2:	4281      	cmp	r1, r0
 8008ca4:	d908      	bls.n	8008cb8 <sin+0x38>
 8008ca6:	4610      	mov	r0, r2
 8008ca8:	4619      	mov	r1, r3
 8008caa:	f7f7 faf5 	bl	8000298 <__aeabi_dsub>
 8008cae:	ec41 0b10 	vmov	d0, r0, r1
 8008cb2:	b005      	add	sp, #20
 8008cb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8008cb8:	4668      	mov	r0, sp
 8008cba:	f000 f9b9 	bl	8009030 <__ieee754_rem_pio2>
 8008cbe:	f000 0003 	and.w	r0, r0, #3
 8008cc2:	2801      	cmp	r0, #1
 8008cc4:	d00c      	beq.n	8008ce0 <sin+0x60>
 8008cc6:	2802      	cmp	r0, #2
 8008cc8:	d011      	beq.n	8008cee <sin+0x6e>
 8008cca:	b9e8      	cbnz	r0, 8008d08 <sin+0x88>
 8008ccc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008cd0:	ed9d 0b00 	vldr	d0, [sp]
 8008cd4:	2001      	movs	r0, #1
 8008cd6:	f000 f8ef 	bl	8008eb8 <__kernel_sin>
 8008cda:	ec51 0b10 	vmov	r0, r1, d0
 8008cde:	e7e6      	b.n	8008cae <sin+0x2e>
 8008ce0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008ce4:	ed9d 0b00 	vldr	d0, [sp]
 8008ce8:	f000 f81e 	bl	8008d28 <__kernel_cos>
 8008cec:	e7f5      	b.n	8008cda <sin+0x5a>
 8008cee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008cf2:	ed9d 0b00 	vldr	d0, [sp]
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	f000 f8de 	bl	8008eb8 <__kernel_sin>
 8008cfc:	ec53 2b10 	vmov	r2, r3, d0
 8008d00:	4610      	mov	r0, r2
 8008d02:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008d06:	e7d2      	b.n	8008cae <sin+0x2e>
 8008d08:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008d0c:	ed9d 0b00 	vldr	d0, [sp]
 8008d10:	f000 f80a 	bl	8008d28 <__kernel_cos>
 8008d14:	e7f2      	b.n	8008cfc <sin+0x7c>
 8008d16:	bf00      	nop
	...
 8008d20:	3fe921fb 	.word	0x3fe921fb
 8008d24:	7fefffff 	.word	0x7fefffff

08008d28 <__kernel_cos>:
 8008d28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	ec57 6b10 	vmov	r6, r7, d0
 8008d30:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008d34:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8008d38:	ed8d 1b00 	vstr	d1, [sp]
 8008d3c:	d206      	bcs.n	8008d4c <__kernel_cos+0x24>
 8008d3e:	4630      	mov	r0, r6
 8008d40:	4639      	mov	r1, r7
 8008d42:	f7f7 ff11 	bl	8000b68 <__aeabi_d2iz>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f000 8088 	beq.w	8008e5c <__kernel_cos+0x134>
 8008d4c:	4632      	mov	r2, r6
 8008d4e:	463b      	mov	r3, r7
 8008d50:	4630      	mov	r0, r6
 8008d52:	4639      	mov	r1, r7
 8008d54:	f7f7 fc58 	bl	8000608 <__aeabi_dmul>
 8008d58:	4b51      	ldr	r3, [pc, #324]	@ (8008ea0 <__kernel_cos+0x178>)
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	4604      	mov	r4, r0
 8008d5e:	460d      	mov	r5, r1
 8008d60:	f7f7 fc52 	bl	8000608 <__aeabi_dmul>
 8008d64:	a340      	add	r3, pc, #256	@ (adr r3, 8008e68 <__kernel_cos+0x140>)
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	4682      	mov	sl, r0
 8008d6c:	468b      	mov	fp, r1
 8008d6e:	4620      	mov	r0, r4
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 fc49 	bl	8000608 <__aeabi_dmul>
 8008d76:	a33e      	add	r3, pc, #248	@ (adr r3, 8008e70 <__kernel_cos+0x148>)
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	f7f7 fa8e 	bl	800029c <__adddf3>
 8008d80:	4622      	mov	r2, r4
 8008d82:	462b      	mov	r3, r5
 8008d84:	f7f7 fc40 	bl	8000608 <__aeabi_dmul>
 8008d88:	a33b      	add	r3, pc, #236	@ (adr r3, 8008e78 <__kernel_cos+0x150>)
 8008d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8e:	f7f7 fa83 	bl	8000298 <__aeabi_dsub>
 8008d92:	4622      	mov	r2, r4
 8008d94:	462b      	mov	r3, r5
 8008d96:	f7f7 fc37 	bl	8000608 <__aeabi_dmul>
 8008d9a:	a339      	add	r3, pc, #228	@ (adr r3, 8008e80 <__kernel_cos+0x158>)
 8008d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da0:	f7f7 fa7c 	bl	800029c <__adddf3>
 8008da4:	4622      	mov	r2, r4
 8008da6:	462b      	mov	r3, r5
 8008da8:	f7f7 fc2e 	bl	8000608 <__aeabi_dmul>
 8008dac:	a336      	add	r3, pc, #216	@ (adr r3, 8008e88 <__kernel_cos+0x160>)
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f7f7 fa71 	bl	8000298 <__aeabi_dsub>
 8008db6:	4622      	mov	r2, r4
 8008db8:	462b      	mov	r3, r5
 8008dba:	f7f7 fc25 	bl	8000608 <__aeabi_dmul>
 8008dbe:	a334      	add	r3, pc, #208	@ (adr r3, 8008e90 <__kernel_cos+0x168>)
 8008dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc4:	f7f7 fa6a 	bl	800029c <__adddf3>
 8008dc8:	4622      	mov	r2, r4
 8008dca:	462b      	mov	r3, r5
 8008dcc:	f7f7 fc1c 	bl	8000608 <__aeabi_dmul>
 8008dd0:	4622      	mov	r2, r4
 8008dd2:	462b      	mov	r3, r5
 8008dd4:	f7f7 fc18 	bl	8000608 <__aeabi_dmul>
 8008dd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ddc:	4604      	mov	r4, r0
 8008dde:	460d      	mov	r5, r1
 8008de0:	4630      	mov	r0, r6
 8008de2:	4639      	mov	r1, r7
 8008de4:	f7f7 fc10 	bl	8000608 <__aeabi_dmul>
 8008de8:	460b      	mov	r3, r1
 8008dea:	4602      	mov	r2, r0
 8008dec:	4629      	mov	r1, r5
 8008dee:	4620      	mov	r0, r4
 8008df0:	f7f7 fa52 	bl	8000298 <__aeabi_dsub>
 8008df4:	4b2b      	ldr	r3, [pc, #172]	@ (8008ea4 <__kernel_cos+0x17c>)
 8008df6:	4598      	cmp	r8, r3
 8008df8:	4606      	mov	r6, r0
 8008dfa:	460f      	mov	r7, r1
 8008dfc:	d810      	bhi.n	8008e20 <__kernel_cos+0xf8>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	460b      	mov	r3, r1
 8008e02:	4650      	mov	r0, sl
 8008e04:	4659      	mov	r1, fp
 8008e06:	f7f7 fa47 	bl	8000298 <__aeabi_dsub>
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	4926      	ldr	r1, [pc, #152]	@ (8008ea8 <__kernel_cos+0x180>)
 8008e0e:	4602      	mov	r2, r0
 8008e10:	2000      	movs	r0, #0
 8008e12:	f7f7 fa41 	bl	8000298 <__aeabi_dsub>
 8008e16:	ec41 0b10 	vmov	d0, r0, r1
 8008e1a:	b003      	add	sp, #12
 8008e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e20:	4b22      	ldr	r3, [pc, #136]	@ (8008eac <__kernel_cos+0x184>)
 8008e22:	4921      	ldr	r1, [pc, #132]	@ (8008ea8 <__kernel_cos+0x180>)
 8008e24:	4598      	cmp	r8, r3
 8008e26:	bf8c      	ite	hi
 8008e28:	4d21      	ldrhi	r5, [pc, #132]	@ (8008eb0 <__kernel_cos+0x188>)
 8008e2a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8008e2e:	2400      	movs	r4, #0
 8008e30:	4622      	mov	r2, r4
 8008e32:	462b      	mov	r3, r5
 8008e34:	2000      	movs	r0, #0
 8008e36:	f7f7 fa2f 	bl	8000298 <__aeabi_dsub>
 8008e3a:	4622      	mov	r2, r4
 8008e3c:	4680      	mov	r8, r0
 8008e3e:	4689      	mov	r9, r1
 8008e40:	462b      	mov	r3, r5
 8008e42:	4650      	mov	r0, sl
 8008e44:	4659      	mov	r1, fp
 8008e46:	f7f7 fa27 	bl	8000298 <__aeabi_dsub>
 8008e4a:	4632      	mov	r2, r6
 8008e4c:	463b      	mov	r3, r7
 8008e4e:	f7f7 fa23 	bl	8000298 <__aeabi_dsub>
 8008e52:	4602      	mov	r2, r0
 8008e54:	460b      	mov	r3, r1
 8008e56:	4640      	mov	r0, r8
 8008e58:	4649      	mov	r1, r9
 8008e5a:	e7da      	b.n	8008e12 <__kernel_cos+0xea>
 8008e5c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8008e98 <__kernel_cos+0x170>
 8008e60:	e7db      	b.n	8008e1a <__kernel_cos+0xf2>
 8008e62:	bf00      	nop
 8008e64:	f3af 8000 	nop.w
 8008e68:	be8838d4 	.word	0xbe8838d4
 8008e6c:	bda8fae9 	.word	0xbda8fae9
 8008e70:	bdb4b1c4 	.word	0xbdb4b1c4
 8008e74:	3e21ee9e 	.word	0x3e21ee9e
 8008e78:	809c52ad 	.word	0x809c52ad
 8008e7c:	3e927e4f 	.word	0x3e927e4f
 8008e80:	19cb1590 	.word	0x19cb1590
 8008e84:	3efa01a0 	.word	0x3efa01a0
 8008e88:	16c15177 	.word	0x16c15177
 8008e8c:	3f56c16c 	.word	0x3f56c16c
 8008e90:	5555554c 	.word	0x5555554c
 8008e94:	3fa55555 	.word	0x3fa55555
 8008e98:	00000000 	.word	0x00000000
 8008e9c:	3ff00000 	.word	0x3ff00000
 8008ea0:	3fe00000 	.word	0x3fe00000
 8008ea4:	3fd33332 	.word	0x3fd33332
 8008ea8:	3ff00000 	.word	0x3ff00000
 8008eac:	3fe90000 	.word	0x3fe90000
 8008eb0:	3fd20000 	.word	0x3fd20000
 8008eb4:	00000000 	.word	0x00000000

08008eb8 <__kernel_sin>:
 8008eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ebc:	ec55 4b10 	vmov	r4, r5, d0
 8008ec0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8008eca:	ed8d 1b02 	vstr	d1, [sp, #8]
 8008ece:	4680      	mov	r8, r0
 8008ed0:	d205      	bcs.n	8008ede <__kernel_sin+0x26>
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	4629      	mov	r1, r5
 8008ed6:	f7f7 fe47 	bl	8000b68 <__aeabi_d2iz>
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d052      	beq.n	8008f84 <__kernel_sin+0xcc>
 8008ede:	4622      	mov	r2, r4
 8008ee0:	462b      	mov	r3, r5
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	4629      	mov	r1, r5
 8008ee6:	f7f7 fb8f 	bl	8000608 <__aeabi_dmul>
 8008eea:	4682      	mov	sl, r0
 8008eec:	468b      	mov	fp, r1
 8008eee:	4602      	mov	r2, r0
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	4629      	mov	r1, r5
 8008ef6:	f7f7 fb87 	bl	8000608 <__aeabi_dmul>
 8008efa:	a342      	add	r3, pc, #264	@ (adr r3, 8009004 <__kernel_sin+0x14c>)
 8008efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f00:	e9cd 0100 	strd	r0, r1, [sp]
 8008f04:	4650      	mov	r0, sl
 8008f06:	4659      	mov	r1, fp
 8008f08:	f7f7 fb7e 	bl	8000608 <__aeabi_dmul>
 8008f0c:	a33f      	add	r3, pc, #252	@ (adr r3, 800900c <__kernel_sin+0x154>)
 8008f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f12:	f7f7 f9c1 	bl	8000298 <__aeabi_dsub>
 8008f16:	4652      	mov	r2, sl
 8008f18:	465b      	mov	r3, fp
 8008f1a:	f7f7 fb75 	bl	8000608 <__aeabi_dmul>
 8008f1e:	a33d      	add	r3, pc, #244	@ (adr r3, 8009014 <__kernel_sin+0x15c>)
 8008f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f24:	f7f7 f9ba 	bl	800029c <__adddf3>
 8008f28:	4652      	mov	r2, sl
 8008f2a:	465b      	mov	r3, fp
 8008f2c:	f7f7 fb6c 	bl	8000608 <__aeabi_dmul>
 8008f30:	a33a      	add	r3, pc, #232	@ (adr r3, 800901c <__kernel_sin+0x164>)
 8008f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f36:	f7f7 f9af 	bl	8000298 <__aeabi_dsub>
 8008f3a:	4652      	mov	r2, sl
 8008f3c:	465b      	mov	r3, fp
 8008f3e:	f7f7 fb63 	bl	8000608 <__aeabi_dmul>
 8008f42:	a338      	add	r3, pc, #224	@ (adr r3, 8009024 <__kernel_sin+0x16c>)
 8008f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f48:	f7f7 f9a8 	bl	800029c <__adddf3>
 8008f4c:	4606      	mov	r6, r0
 8008f4e:	460f      	mov	r7, r1
 8008f50:	f1b8 0f00 	cmp.w	r8, #0
 8008f54:	d11b      	bne.n	8008f8e <__kernel_sin+0xd6>
 8008f56:	4602      	mov	r2, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4650      	mov	r0, sl
 8008f5c:	4659      	mov	r1, fp
 8008f5e:	f7f7 fb53 	bl	8000608 <__aeabi_dmul>
 8008f62:	a325      	add	r3, pc, #148	@ (adr r3, 8008ff8 <__kernel_sin+0x140>)
 8008f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f68:	f7f7 f996 	bl	8000298 <__aeabi_dsub>
 8008f6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f70:	f7f7 fb4a 	bl	8000608 <__aeabi_dmul>
 8008f74:	4602      	mov	r2, r0
 8008f76:	460b      	mov	r3, r1
 8008f78:	4620      	mov	r0, r4
 8008f7a:	4629      	mov	r1, r5
 8008f7c:	f7f7 f98e 	bl	800029c <__adddf3>
 8008f80:	4604      	mov	r4, r0
 8008f82:	460d      	mov	r5, r1
 8008f84:	ec45 4b10 	vmov	d0, r4, r5
 8008f88:	b005      	add	sp, #20
 8008f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f92:	4b1b      	ldr	r3, [pc, #108]	@ (8009000 <__kernel_sin+0x148>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	f7f7 fb37 	bl	8000608 <__aeabi_dmul>
 8008f9a:	4632      	mov	r2, r6
 8008f9c:	4680      	mov	r8, r0
 8008f9e:	4689      	mov	r9, r1
 8008fa0:	463b      	mov	r3, r7
 8008fa2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fa6:	f7f7 fb2f 	bl	8000608 <__aeabi_dmul>
 8008faa:	4602      	mov	r2, r0
 8008fac:	460b      	mov	r3, r1
 8008fae:	4640      	mov	r0, r8
 8008fb0:	4649      	mov	r1, r9
 8008fb2:	f7f7 f971 	bl	8000298 <__aeabi_dsub>
 8008fb6:	4652      	mov	r2, sl
 8008fb8:	465b      	mov	r3, fp
 8008fba:	f7f7 fb25 	bl	8000608 <__aeabi_dmul>
 8008fbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008fc2:	f7f7 f969 	bl	8000298 <__aeabi_dsub>
 8008fc6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008ff8 <__kernel_sin+0x140>)
 8008fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fcc:	4606      	mov	r6, r0
 8008fce:	460f      	mov	r7, r1
 8008fd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fd4:	f7f7 fb18 	bl	8000608 <__aeabi_dmul>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	460b      	mov	r3, r1
 8008fdc:	4630      	mov	r0, r6
 8008fde:	4639      	mov	r1, r7
 8008fe0:	f7f7 f95c 	bl	800029c <__adddf3>
 8008fe4:	4602      	mov	r2, r0
 8008fe6:	460b      	mov	r3, r1
 8008fe8:	4620      	mov	r0, r4
 8008fea:	4629      	mov	r1, r5
 8008fec:	f7f7 f954 	bl	8000298 <__aeabi_dsub>
 8008ff0:	e7c6      	b.n	8008f80 <__kernel_sin+0xc8>
 8008ff2:	bf00      	nop
 8008ff4:	f3af 8000 	nop.w
 8008ff8:	55555549 	.word	0x55555549
 8008ffc:	3fc55555 	.word	0x3fc55555
 8009000:	3fe00000 	.word	0x3fe00000
 8009004:	5acfd57c 	.word	0x5acfd57c
 8009008:	3de5d93a 	.word	0x3de5d93a
 800900c:	8a2b9ceb 	.word	0x8a2b9ceb
 8009010:	3e5ae5e6 	.word	0x3e5ae5e6
 8009014:	57b1fe7d 	.word	0x57b1fe7d
 8009018:	3ec71de3 	.word	0x3ec71de3
 800901c:	19c161d5 	.word	0x19c161d5
 8009020:	3f2a01a0 	.word	0x3f2a01a0
 8009024:	1110f8a6 	.word	0x1110f8a6
 8009028:	3f811111 	.word	0x3f811111
 800902c:	00000000 	.word	0x00000000

08009030 <__ieee754_rem_pio2>:
 8009030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	ec57 6b10 	vmov	r6, r7, d0
 8009038:	4bc5      	ldr	r3, [pc, #788]	@ (8009350 <__ieee754_rem_pio2+0x320>)
 800903a:	b08d      	sub	sp, #52	@ 0x34
 800903c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009040:	4598      	cmp	r8, r3
 8009042:	4604      	mov	r4, r0
 8009044:	9704      	str	r7, [sp, #16]
 8009046:	d807      	bhi.n	8009058 <__ieee754_rem_pio2+0x28>
 8009048:	2200      	movs	r2, #0
 800904a:	2300      	movs	r3, #0
 800904c:	ed80 0b00 	vstr	d0, [r0]
 8009050:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009054:	2500      	movs	r5, #0
 8009056:	e028      	b.n	80090aa <__ieee754_rem_pio2+0x7a>
 8009058:	4bbe      	ldr	r3, [pc, #760]	@ (8009354 <__ieee754_rem_pio2+0x324>)
 800905a:	4598      	cmp	r8, r3
 800905c:	d878      	bhi.n	8009150 <__ieee754_rem_pio2+0x120>
 800905e:	9b04      	ldr	r3, [sp, #16]
 8009060:	4dbd      	ldr	r5, [pc, #756]	@ (8009358 <__ieee754_rem_pio2+0x328>)
 8009062:	2b00      	cmp	r3, #0
 8009064:	4630      	mov	r0, r6
 8009066:	a3ac      	add	r3, pc, #688	@ (adr r3, 8009318 <__ieee754_rem_pio2+0x2e8>)
 8009068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906c:	4639      	mov	r1, r7
 800906e:	dd38      	ble.n	80090e2 <__ieee754_rem_pio2+0xb2>
 8009070:	f7f7 f912 	bl	8000298 <__aeabi_dsub>
 8009074:	45a8      	cmp	r8, r5
 8009076:	4606      	mov	r6, r0
 8009078:	460f      	mov	r7, r1
 800907a:	d01a      	beq.n	80090b2 <__ieee754_rem_pio2+0x82>
 800907c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8009320 <__ieee754_rem_pio2+0x2f0>)
 800907e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009082:	f7f7 f909 	bl	8000298 <__aeabi_dsub>
 8009086:	4602      	mov	r2, r0
 8009088:	460b      	mov	r3, r1
 800908a:	4680      	mov	r8, r0
 800908c:	4689      	mov	r9, r1
 800908e:	4630      	mov	r0, r6
 8009090:	4639      	mov	r1, r7
 8009092:	f7f7 f901 	bl	8000298 <__aeabi_dsub>
 8009096:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009320 <__ieee754_rem_pio2+0x2f0>)
 8009098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909c:	f7f7 f8fc 	bl	8000298 <__aeabi_dsub>
 80090a0:	e9c4 8900 	strd	r8, r9, [r4]
 80090a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80090a8:	2501      	movs	r5, #1
 80090aa:	4628      	mov	r0, r5
 80090ac:	b00d      	add	sp, #52	@ 0x34
 80090ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b2:	a39d      	add	r3, pc, #628	@ (adr r3, 8009328 <__ieee754_rem_pio2+0x2f8>)
 80090b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b8:	f7f7 f8ee 	bl	8000298 <__aeabi_dsub>
 80090bc:	a39c      	add	r3, pc, #624	@ (adr r3, 8009330 <__ieee754_rem_pio2+0x300>)
 80090be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c2:	4606      	mov	r6, r0
 80090c4:	460f      	mov	r7, r1
 80090c6:	f7f7 f8e7 	bl	8000298 <__aeabi_dsub>
 80090ca:	4602      	mov	r2, r0
 80090cc:	460b      	mov	r3, r1
 80090ce:	4680      	mov	r8, r0
 80090d0:	4689      	mov	r9, r1
 80090d2:	4630      	mov	r0, r6
 80090d4:	4639      	mov	r1, r7
 80090d6:	f7f7 f8df 	bl	8000298 <__aeabi_dsub>
 80090da:	a395      	add	r3, pc, #596	@ (adr r3, 8009330 <__ieee754_rem_pio2+0x300>)
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	e7dc      	b.n	800909c <__ieee754_rem_pio2+0x6c>
 80090e2:	f7f7 f8db 	bl	800029c <__adddf3>
 80090e6:	45a8      	cmp	r8, r5
 80090e8:	4606      	mov	r6, r0
 80090ea:	460f      	mov	r7, r1
 80090ec:	d018      	beq.n	8009120 <__ieee754_rem_pio2+0xf0>
 80090ee:	a38c      	add	r3, pc, #560	@ (adr r3, 8009320 <__ieee754_rem_pio2+0x2f0>)
 80090f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f4:	f7f7 f8d2 	bl	800029c <__adddf3>
 80090f8:	4602      	mov	r2, r0
 80090fa:	460b      	mov	r3, r1
 80090fc:	4680      	mov	r8, r0
 80090fe:	4689      	mov	r9, r1
 8009100:	4630      	mov	r0, r6
 8009102:	4639      	mov	r1, r7
 8009104:	f7f7 f8c8 	bl	8000298 <__aeabi_dsub>
 8009108:	a385      	add	r3, pc, #532	@ (adr r3, 8009320 <__ieee754_rem_pio2+0x2f0>)
 800910a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910e:	f7f7 f8c5 	bl	800029c <__adddf3>
 8009112:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009116:	e9c4 8900 	strd	r8, r9, [r4]
 800911a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800911e:	e7c4      	b.n	80090aa <__ieee754_rem_pio2+0x7a>
 8009120:	a381      	add	r3, pc, #516	@ (adr r3, 8009328 <__ieee754_rem_pio2+0x2f8>)
 8009122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009126:	f7f7 f8b9 	bl	800029c <__adddf3>
 800912a:	a381      	add	r3, pc, #516	@ (adr r3, 8009330 <__ieee754_rem_pio2+0x300>)
 800912c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009130:	4606      	mov	r6, r0
 8009132:	460f      	mov	r7, r1
 8009134:	f7f7 f8b2 	bl	800029c <__adddf3>
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	4680      	mov	r8, r0
 800913e:	4689      	mov	r9, r1
 8009140:	4630      	mov	r0, r6
 8009142:	4639      	mov	r1, r7
 8009144:	f7f7 f8a8 	bl	8000298 <__aeabi_dsub>
 8009148:	a379      	add	r3, pc, #484	@ (adr r3, 8009330 <__ieee754_rem_pio2+0x300>)
 800914a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914e:	e7de      	b.n	800910e <__ieee754_rem_pio2+0xde>
 8009150:	4b82      	ldr	r3, [pc, #520]	@ (800935c <__ieee754_rem_pio2+0x32c>)
 8009152:	4598      	cmp	r8, r3
 8009154:	f200 80d1 	bhi.w	80092fa <__ieee754_rem_pio2+0x2ca>
 8009158:	f000 f966 	bl	8009428 <fabs>
 800915c:	ec57 6b10 	vmov	r6, r7, d0
 8009160:	a375      	add	r3, pc, #468	@ (adr r3, 8009338 <__ieee754_rem_pio2+0x308>)
 8009162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009166:	4630      	mov	r0, r6
 8009168:	4639      	mov	r1, r7
 800916a:	f7f7 fa4d 	bl	8000608 <__aeabi_dmul>
 800916e:	4b7c      	ldr	r3, [pc, #496]	@ (8009360 <__ieee754_rem_pio2+0x330>)
 8009170:	2200      	movs	r2, #0
 8009172:	f7f7 f893 	bl	800029c <__adddf3>
 8009176:	f7f7 fcf7 	bl	8000b68 <__aeabi_d2iz>
 800917a:	4605      	mov	r5, r0
 800917c:	f7f7 f9da 	bl	8000534 <__aeabi_i2d>
 8009180:	4602      	mov	r2, r0
 8009182:	460b      	mov	r3, r1
 8009184:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009188:	a363      	add	r3, pc, #396	@ (adr r3, 8009318 <__ieee754_rem_pio2+0x2e8>)
 800918a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918e:	f7f7 fa3b 	bl	8000608 <__aeabi_dmul>
 8009192:	4602      	mov	r2, r0
 8009194:	460b      	mov	r3, r1
 8009196:	4630      	mov	r0, r6
 8009198:	4639      	mov	r1, r7
 800919a:	f7f7 f87d 	bl	8000298 <__aeabi_dsub>
 800919e:	a360      	add	r3, pc, #384	@ (adr r3, 8009320 <__ieee754_rem_pio2+0x2f0>)
 80091a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a4:	4682      	mov	sl, r0
 80091a6:	468b      	mov	fp, r1
 80091a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ac:	f7f7 fa2c 	bl	8000608 <__aeabi_dmul>
 80091b0:	2d1f      	cmp	r5, #31
 80091b2:	4606      	mov	r6, r0
 80091b4:	460f      	mov	r7, r1
 80091b6:	dc0c      	bgt.n	80091d2 <__ieee754_rem_pio2+0x1a2>
 80091b8:	4b6a      	ldr	r3, [pc, #424]	@ (8009364 <__ieee754_rem_pio2+0x334>)
 80091ba:	1e6a      	subs	r2, r5, #1
 80091bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c0:	4543      	cmp	r3, r8
 80091c2:	d006      	beq.n	80091d2 <__ieee754_rem_pio2+0x1a2>
 80091c4:	4632      	mov	r2, r6
 80091c6:	463b      	mov	r3, r7
 80091c8:	4650      	mov	r0, sl
 80091ca:	4659      	mov	r1, fp
 80091cc:	f7f7 f864 	bl	8000298 <__aeabi_dsub>
 80091d0:	e00e      	b.n	80091f0 <__ieee754_rem_pio2+0x1c0>
 80091d2:	463b      	mov	r3, r7
 80091d4:	4632      	mov	r2, r6
 80091d6:	4650      	mov	r0, sl
 80091d8:	4659      	mov	r1, fp
 80091da:	f7f7 f85d 	bl	8000298 <__aeabi_dsub>
 80091de:	ea4f 5328 	mov.w	r3, r8, asr #20
 80091e2:	9305      	str	r3, [sp, #20]
 80091e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80091e8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80091ec:	2b10      	cmp	r3, #16
 80091ee:	dc02      	bgt.n	80091f6 <__ieee754_rem_pio2+0x1c6>
 80091f0:	e9c4 0100 	strd	r0, r1, [r4]
 80091f4:	e039      	b.n	800926a <__ieee754_rem_pio2+0x23a>
 80091f6:	a34c      	add	r3, pc, #304	@ (adr r3, 8009328 <__ieee754_rem_pio2+0x2f8>)
 80091f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009200:	f7f7 fa02 	bl	8000608 <__aeabi_dmul>
 8009204:	4606      	mov	r6, r0
 8009206:	460f      	mov	r7, r1
 8009208:	4602      	mov	r2, r0
 800920a:	460b      	mov	r3, r1
 800920c:	4650      	mov	r0, sl
 800920e:	4659      	mov	r1, fp
 8009210:	f7f7 f842 	bl	8000298 <__aeabi_dsub>
 8009214:	4602      	mov	r2, r0
 8009216:	460b      	mov	r3, r1
 8009218:	4680      	mov	r8, r0
 800921a:	4689      	mov	r9, r1
 800921c:	4650      	mov	r0, sl
 800921e:	4659      	mov	r1, fp
 8009220:	f7f7 f83a 	bl	8000298 <__aeabi_dsub>
 8009224:	4632      	mov	r2, r6
 8009226:	463b      	mov	r3, r7
 8009228:	f7f7 f836 	bl	8000298 <__aeabi_dsub>
 800922c:	a340      	add	r3, pc, #256	@ (adr r3, 8009330 <__ieee754_rem_pio2+0x300>)
 800922e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009232:	4606      	mov	r6, r0
 8009234:	460f      	mov	r7, r1
 8009236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800923a:	f7f7 f9e5 	bl	8000608 <__aeabi_dmul>
 800923e:	4632      	mov	r2, r6
 8009240:	463b      	mov	r3, r7
 8009242:	f7f7 f829 	bl	8000298 <__aeabi_dsub>
 8009246:	4602      	mov	r2, r0
 8009248:	460b      	mov	r3, r1
 800924a:	4606      	mov	r6, r0
 800924c:	460f      	mov	r7, r1
 800924e:	4640      	mov	r0, r8
 8009250:	4649      	mov	r1, r9
 8009252:	f7f7 f821 	bl	8000298 <__aeabi_dsub>
 8009256:	9a05      	ldr	r2, [sp, #20]
 8009258:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800925c:	1ad3      	subs	r3, r2, r3
 800925e:	2b31      	cmp	r3, #49	@ 0x31
 8009260:	dc20      	bgt.n	80092a4 <__ieee754_rem_pio2+0x274>
 8009262:	e9c4 0100 	strd	r0, r1, [r4]
 8009266:	46c2      	mov	sl, r8
 8009268:	46cb      	mov	fp, r9
 800926a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800926e:	4650      	mov	r0, sl
 8009270:	4642      	mov	r2, r8
 8009272:	464b      	mov	r3, r9
 8009274:	4659      	mov	r1, fp
 8009276:	f7f7 f80f 	bl	8000298 <__aeabi_dsub>
 800927a:	463b      	mov	r3, r7
 800927c:	4632      	mov	r2, r6
 800927e:	f7f7 f80b 	bl	8000298 <__aeabi_dsub>
 8009282:	9b04      	ldr	r3, [sp, #16]
 8009284:	2b00      	cmp	r3, #0
 8009286:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800928a:	f6bf af0e 	bge.w	80090aa <__ieee754_rem_pio2+0x7a>
 800928e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8009292:	6063      	str	r3, [r4, #4]
 8009294:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009298:	f8c4 8000 	str.w	r8, [r4]
 800929c:	60a0      	str	r0, [r4, #8]
 800929e:	60e3      	str	r3, [r4, #12]
 80092a0:	426d      	negs	r5, r5
 80092a2:	e702      	b.n	80090aa <__ieee754_rem_pio2+0x7a>
 80092a4:	a326      	add	r3, pc, #152	@ (adr r3, 8009340 <__ieee754_rem_pio2+0x310>)
 80092a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092ae:	f7f7 f9ab 	bl	8000608 <__aeabi_dmul>
 80092b2:	4606      	mov	r6, r0
 80092b4:	460f      	mov	r7, r1
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4640      	mov	r0, r8
 80092bc:	4649      	mov	r1, r9
 80092be:	f7f6 ffeb 	bl	8000298 <__aeabi_dsub>
 80092c2:	4602      	mov	r2, r0
 80092c4:	460b      	mov	r3, r1
 80092c6:	4682      	mov	sl, r0
 80092c8:	468b      	mov	fp, r1
 80092ca:	4640      	mov	r0, r8
 80092cc:	4649      	mov	r1, r9
 80092ce:	f7f6 ffe3 	bl	8000298 <__aeabi_dsub>
 80092d2:	4632      	mov	r2, r6
 80092d4:	463b      	mov	r3, r7
 80092d6:	f7f6 ffdf 	bl	8000298 <__aeabi_dsub>
 80092da:	a31b      	add	r3, pc, #108	@ (adr r3, 8009348 <__ieee754_rem_pio2+0x318>)
 80092dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e0:	4606      	mov	r6, r0
 80092e2:	460f      	mov	r7, r1
 80092e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092e8:	f7f7 f98e 	bl	8000608 <__aeabi_dmul>
 80092ec:	4632      	mov	r2, r6
 80092ee:	463b      	mov	r3, r7
 80092f0:	f7f6 ffd2 	bl	8000298 <__aeabi_dsub>
 80092f4:	4606      	mov	r6, r0
 80092f6:	460f      	mov	r7, r1
 80092f8:	e764      	b.n	80091c4 <__ieee754_rem_pio2+0x194>
 80092fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009368 <__ieee754_rem_pio2+0x338>)
 80092fc:	4598      	cmp	r8, r3
 80092fe:	d935      	bls.n	800936c <__ieee754_rem_pio2+0x33c>
 8009300:	4632      	mov	r2, r6
 8009302:	463b      	mov	r3, r7
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f6 ffc6 	bl	8000298 <__aeabi_dsub>
 800930c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009310:	e9c4 0100 	strd	r0, r1, [r4]
 8009314:	e69e      	b.n	8009054 <__ieee754_rem_pio2+0x24>
 8009316:	bf00      	nop
 8009318:	54400000 	.word	0x54400000
 800931c:	3ff921fb 	.word	0x3ff921fb
 8009320:	1a626331 	.word	0x1a626331
 8009324:	3dd0b461 	.word	0x3dd0b461
 8009328:	1a600000 	.word	0x1a600000
 800932c:	3dd0b461 	.word	0x3dd0b461
 8009330:	2e037073 	.word	0x2e037073
 8009334:	3ba3198a 	.word	0x3ba3198a
 8009338:	6dc9c883 	.word	0x6dc9c883
 800933c:	3fe45f30 	.word	0x3fe45f30
 8009340:	2e000000 	.word	0x2e000000
 8009344:	3ba3198a 	.word	0x3ba3198a
 8009348:	252049c1 	.word	0x252049c1
 800934c:	397b839a 	.word	0x397b839a
 8009350:	3fe921fb 	.word	0x3fe921fb
 8009354:	4002d97b 	.word	0x4002d97b
 8009358:	3ff921fb 	.word	0x3ff921fb
 800935c:	413921fb 	.word	0x413921fb
 8009360:	3fe00000 	.word	0x3fe00000
 8009364:	0800a09c 	.word	0x0800a09c
 8009368:	7fefffff 	.word	0x7fefffff
 800936c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009370:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8009374:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009378:	4630      	mov	r0, r6
 800937a:	460f      	mov	r7, r1
 800937c:	f7f7 fbf4 	bl	8000b68 <__aeabi_d2iz>
 8009380:	f7f7 f8d8 	bl	8000534 <__aeabi_i2d>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	4630      	mov	r0, r6
 800938a:	4639      	mov	r1, r7
 800938c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009390:	f7f6 ff82 	bl	8000298 <__aeabi_dsub>
 8009394:	4b22      	ldr	r3, [pc, #136]	@ (8009420 <__ieee754_rem_pio2+0x3f0>)
 8009396:	2200      	movs	r2, #0
 8009398:	f7f7 f936 	bl	8000608 <__aeabi_dmul>
 800939c:	460f      	mov	r7, r1
 800939e:	4606      	mov	r6, r0
 80093a0:	f7f7 fbe2 	bl	8000b68 <__aeabi_d2iz>
 80093a4:	f7f7 f8c6 	bl	8000534 <__aeabi_i2d>
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	4630      	mov	r0, r6
 80093ae:	4639      	mov	r1, r7
 80093b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80093b4:	f7f6 ff70 	bl	8000298 <__aeabi_dsub>
 80093b8:	4b19      	ldr	r3, [pc, #100]	@ (8009420 <__ieee754_rem_pio2+0x3f0>)
 80093ba:	2200      	movs	r2, #0
 80093bc:	f7f7 f924 	bl	8000608 <__aeabi_dmul>
 80093c0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80093c4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80093c8:	f04f 0803 	mov.w	r8, #3
 80093cc:	2600      	movs	r6, #0
 80093ce:	2700      	movs	r7, #0
 80093d0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80093d4:	4632      	mov	r2, r6
 80093d6:	463b      	mov	r3, r7
 80093d8:	46c2      	mov	sl, r8
 80093da:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80093de:	f7f7 fb7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	d1f4      	bne.n	80093d0 <__ieee754_rem_pio2+0x3a0>
 80093e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009424 <__ieee754_rem_pio2+0x3f4>)
 80093e8:	9301      	str	r3, [sp, #4]
 80093ea:	2302      	movs	r3, #2
 80093ec:	9300      	str	r3, [sp, #0]
 80093ee:	462a      	mov	r2, r5
 80093f0:	4653      	mov	r3, sl
 80093f2:	4621      	mov	r1, r4
 80093f4:	a806      	add	r0, sp, #24
 80093f6:	f000 f81f 	bl	8009438 <__kernel_rem_pio2>
 80093fa:	9b04      	ldr	r3, [sp, #16]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	4605      	mov	r5, r0
 8009400:	f6bf ae53 	bge.w	80090aa <__ieee754_rem_pio2+0x7a>
 8009404:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009408:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800940c:	e9c4 2300 	strd	r2, r3, [r4]
 8009410:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8009414:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009418:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800941c:	e740      	b.n	80092a0 <__ieee754_rem_pio2+0x270>
 800941e:	bf00      	nop
 8009420:	41700000 	.word	0x41700000
 8009424:	0800a11c 	.word	0x0800a11c

08009428 <fabs>:
 8009428:	ec51 0b10 	vmov	r0, r1, d0
 800942c:	4602      	mov	r2, r0
 800942e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009432:	ec43 2b10 	vmov	d0, r2, r3
 8009436:	4770      	bx	lr

08009438 <__kernel_rem_pio2>:
 8009438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800943c:	ed2d 8b02 	vpush	{d8}
 8009440:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8009444:	f112 0f14 	cmn.w	r2, #20
 8009448:	9306      	str	r3, [sp, #24]
 800944a:	9104      	str	r1, [sp, #16]
 800944c:	4bc2      	ldr	r3, [pc, #776]	@ (8009758 <__kernel_rem_pio2+0x320>)
 800944e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8009450:	9008      	str	r0, [sp, #32]
 8009452:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	9b06      	ldr	r3, [sp, #24]
 800945a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800945e:	bfa8      	it	ge
 8009460:	1ed4      	subge	r4, r2, #3
 8009462:	9305      	str	r3, [sp, #20]
 8009464:	bfb2      	itee	lt
 8009466:	2400      	movlt	r4, #0
 8009468:	2318      	movge	r3, #24
 800946a:	fb94 f4f3 	sdivge	r4, r4, r3
 800946e:	f06f 0317 	mvn.w	r3, #23
 8009472:	fb04 3303 	mla	r3, r4, r3, r3
 8009476:	eb03 0b02 	add.w	fp, r3, r2
 800947a:	9b00      	ldr	r3, [sp, #0]
 800947c:	9a05      	ldr	r2, [sp, #20]
 800947e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8009748 <__kernel_rem_pio2+0x310>
 8009482:	eb03 0802 	add.w	r8, r3, r2
 8009486:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009488:	1aa7      	subs	r7, r4, r2
 800948a:	ae20      	add	r6, sp, #128	@ 0x80
 800948c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009490:	2500      	movs	r5, #0
 8009492:	4545      	cmp	r5, r8
 8009494:	dd12      	ble.n	80094bc <__kernel_rem_pio2+0x84>
 8009496:	9b06      	ldr	r3, [sp, #24]
 8009498:	aa20      	add	r2, sp, #128	@ 0x80
 800949a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800949e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80094a2:	2700      	movs	r7, #0
 80094a4:	9b00      	ldr	r3, [sp, #0]
 80094a6:	429f      	cmp	r7, r3
 80094a8:	dc2e      	bgt.n	8009508 <__kernel_rem_pio2+0xd0>
 80094aa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8009748 <__kernel_rem_pio2+0x310>
 80094ae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80094b6:	46a8      	mov	r8, r5
 80094b8:	2600      	movs	r6, #0
 80094ba:	e01b      	b.n	80094f4 <__kernel_rem_pio2+0xbc>
 80094bc:	42ef      	cmn	r7, r5
 80094be:	d407      	bmi.n	80094d0 <__kernel_rem_pio2+0x98>
 80094c0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80094c4:	f7f7 f836 	bl	8000534 <__aeabi_i2d>
 80094c8:	e8e6 0102 	strd	r0, r1, [r6], #8
 80094cc:	3501      	adds	r5, #1
 80094ce:	e7e0      	b.n	8009492 <__kernel_rem_pio2+0x5a>
 80094d0:	ec51 0b18 	vmov	r0, r1, d8
 80094d4:	e7f8      	b.n	80094c8 <__kernel_rem_pio2+0x90>
 80094d6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80094da:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80094de:	f7f7 f893 	bl	8000608 <__aeabi_dmul>
 80094e2:	4602      	mov	r2, r0
 80094e4:	460b      	mov	r3, r1
 80094e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094ea:	f7f6 fed7 	bl	800029c <__adddf3>
 80094ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094f2:	3601      	adds	r6, #1
 80094f4:	9b05      	ldr	r3, [sp, #20]
 80094f6:	429e      	cmp	r6, r3
 80094f8:	dded      	ble.n	80094d6 <__kernel_rem_pio2+0x9e>
 80094fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80094fe:	3701      	adds	r7, #1
 8009500:	ecaa 7b02 	vstmia	sl!, {d7}
 8009504:	3508      	adds	r5, #8
 8009506:	e7cd      	b.n	80094a4 <__kernel_rem_pio2+0x6c>
 8009508:	9b00      	ldr	r3, [sp, #0]
 800950a:	f8dd 8000 	ldr.w	r8, [sp]
 800950e:	aa0c      	add	r2, sp, #48	@ 0x30
 8009510:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009514:	930a      	str	r3, [sp, #40]	@ 0x28
 8009516:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009518:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800951c:	9309      	str	r3, [sp, #36]	@ 0x24
 800951e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8009522:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009524:	ab98      	add	r3, sp, #608	@ 0x260
 8009526:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800952a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800952e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009532:	ac0c      	add	r4, sp, #48	@ 0x30
 8009534:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009536:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800953a:	46a1      	mov	r9, r4
 800953c:	46c2      	mov	sl, r8
 800953e:	f1ba 0f00 	cmp.w	sl, #0
 8009542:	dc77      	bgt.n	8009634 <__kernel_rem_pio2+0x1fc>
 8009544:	4658      	mov	r0, fp
 8009546:	ed9d 0b02 	vldr	d0, [sp, #8]
 800954a:	f000 fac5 	bl	8009ad8 <scalbn>
 800954e:	ec57 6b10 	vmov	r6, r7, d0
 8009552:	2200      	movs	r2, #0
 8009554:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8009558:	4630      	mov	r0, r6
 800955a:	4639      	mov	r1, r7
 800955c:	f7f7 f854 	bl	8000608 <__aeabi_dmul>
 8009560:	ec41 0b10 	vmov	d0, r0, r1
 8009564:	f000 fb34 	bl	8009bd0 <floor>
 8009568:	4b7c      	ldr	r3, [pc, #496]	@ (800975c <__kernel_rem_pio2+0x324>)
 800956a:	ec51 0b10 	vmov	r0, r1, d0
 800956e:	2200      	movs	r2, #0
 8009570:	f7f7 f84a 	bl	8000608 <__aeabi_dmul>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4630      	mov	r0, r6
 800957a:	4639      	mov	r1, r7
 800957c:	f7f6 fe8c 	bl	8000298 <__aeabi_dsub>
 8009580:	460f      	mov	r7, r1
 8009582:	4606      	mov	r6, r0
 8009584:	f7f7 faf0 	bl	8000b68 <__aeabi_d2iz>
 8009588:	9002      	str	r0, [sp, #8]
 800958a:	f7f6 ffd3 	bl	8000534 <__aeabi_i2d>
 800958e:	4602      	mov	r2, r0
 8009590:	460b      	mov	r3, r1
 8009592:	4630      	mov	r0, r6
 8009594:	4639      	mov	r1, r7
 8009596:	f7f6 fe7f 	bl	8000298 <__aeabi_dsub>
 800959a:	f1bb 0f00 	cmp.w	fp, #0
 800959e:	4606      	mov	r6, r0
 80095a0:	460f      	mov	r7, r1
 80095a2:	dd6c      	ble.n	800967e <__kernel_rem_pio2+0x246>
 80095a4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 80095a8:	ab0c      	add	r3, sp, #48	@ 0x30
 80095aa:	9d02      	ldr	r5, [sp, #8]
 80095ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095b0:	f1cb 0018 	rsb	r0, fp, #24
 80095b4:	fa43 f200 	asr.w	r2, r3, r0
 80095b8:	4415      	add	r5, r2
 80095ba:	4082      	lsls	r2, r0
 80095bc:	1a9b      	subs	r3, r3, r2
 80095be:	aa0c      	add	r2, sp, #48	@ 0x30
 80095c0:	9502      	str	r5, [sp, #8]
 80095c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80095c6:	f1cb 0217 	rsb	r2, fp, #23
 80095ca:	fa43 f902 	asr.w	r9, r3, r2
 80095ce:	f1b9 0f00 	cmp.w	r9, #0
 80095d2:	dd64      	ble.n	800969e <__kernel_rem_pio2+0x266>
 80095d4:	9b02      	ldr	r3, [sp, #8]
 80095d6:	2200      	movs	r2, #0
 80095d8:	3301      	adds	r3, #1
 80095da:	9302      	str	r3, [sp, #8]
 80095dc:	4615      	mov	r5, r2
 80095de:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80095e2:	4590      	cmp	r8, r2
 80095e4:	f300 80a1 	bgt.w	800972a <__kernel_rem_pio2+0x2f2>
 80095e8:	f1bb 0f00 	cmp.w	fp, #0
 80095ec:	dd07      	ble.n	80095fe <__kernel_rem_pio2+0x1c6>
 80095ee:	f1bb 0f01 	cmp.w	fp, #1
 80095f2:	f000 80c1 	beq.w	8009778 <__kernel_rem_pio2+0x340>
 80095f6:	f1bb 0f02 	cmp.w	fp, #2
 80095fa:	f000 80c8 	beq.w	800978e <__kernel_rem_pio2+0x356>
 80095fe:	f1b9 0f02 	cmp.w	r9, #2
 8009602:	d14c      	bne.n	800969e <__kernel_rem_pio2+0x266>
 8009604:	4632      	mov	r2, r6
 8009606:	463b      	mov	r3, r7
 8009608:	4955      	ldr	r1, [pc, #340]	@ (8009760 <__kernel_rem_pio2+0x328>)
 800960a:	2000      	movs	r0, #0
 800960c:	f7f6 fe44 	bl	8000298 <__aeabi_dsub>
 8009610:	4606      	mov	r6, r0
 8009612:	460f      	mov	r7, r1
 8009614:	2d00      	cmp	r5, #0
 8009616:	d042      	beq.n	800969e <__kernel_rem_pio2+0x266>
 8009618:	4658      	mov	r0, fp
 800961a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8009750 <__kernel_rem_pio2+0x318>
 800961e:	f000 fa5b 	bl	8009ad8 <scalbn>
 8009622:	4630      	mov	r0, r6
 8009624:	4639      	mov	r1, r7
 8009626:	ec53 2b10 	vmov	r2, r3, d0
 800962a:	f7f6 fe35 	bl	8000298 <__aeabi_dsub>
 800962e:	4606      	mov	r6, r0
 8009630:	460f      	mov	r7, r1
 8009632:	e034      	b.n	800969e <__kernel_rem_pio2+0x266>
 8009634:	4b4b      	ldr	r3, [pc, #300]	@ (8009764 <__kernel_rem_pio2+0x32c>)
 8009636:	2200      	movs	r2, #0
 8009638:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800963c:	f7f6 ffe4 	bl	8000608 <__aeabi_dmul>
 8009640:	f7f7 fa92 	bl	8000b68 <__aeabi_d2iz>
 8009644:	f7f6 ff76 	bl	8000534 <__aeabi_i2d>
 8009648:	4b47      	ldr	r3, [pc, #284]	@ (8009768 <__kernel_rem_pio2+0x330>)
 800964a:	2200      	movs	r2, #0
 800964c:	4606      	mov	r6, r0
 800964e:	460f      	mov	r7, r1
 8009650:	f7f6 ffda 	bl	8000608 <__aeabi_dmul>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800965c:	f7f6 fe1c 	bl	8000298 <__aeabi_dsub>
 8009660:	f7f7 fa82 	bl	8000b68 <__aeabi_d2iz>
 8009664:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009668:	f849 0b04 	str.w	r0, [r9], #4
 800966c:	4639      	mov	r1, r7
 800966e:	4630      	mov	r0, r6
 8009670:	f7f6 fe14 	bl	800029c <__adddf3>
 8009674:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009678:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800967c:	e75f      	b.n	800953e <__kernel_rem_pio2+0x106>
 800967e:	d107      	bne.n	8009690 <__kernel_rem_pio2+0x258>
 8009680:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8009684:	aa0c      	add	r2, sp, #48	@ 0x30
 8009686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800968a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800968e:	e79e      	b.n	80095ce <__kernel_rem_pio2+0x196>
 8009690:	4b36      	ldr	r3, [pc, #216]	@ (800976c <__kernel_rem_pio2+0x334>)
 8009692:	2200      	movs	r2, #0
 8009694:	f7f7 fa3e 	bl	8000b14 <__aeabi_dcmpge>
 8009698:	2800      	cmp	r0, #0
 800969a:	d143      	bne.n	8009724 <__kernel_rem_pio2+0x2ec>
 800969c:	4681      	mov	r9, r0
 800969e:	2200      	movs	r2, #0
 80096a0:	2300      	movs	r3, #0
 80096a2:	4630      	mov	r0, r6
 80096a4:	4639      	mov	r1, r7
 80096a6:	f7f7 fa17 	bl	8000ad8 <__aeabi_dcmpeq>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	f000 80c1 	beq.w	8009832 <__kernel_rem_pio2+0x3fa>
 80096b0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80096b4:	2200      	movs	r2, #0
 80096b6:	9900      	ldr	r1, [sp, #0]
 80096b8:	428b      	cmp	r3, r1
 80096ba:	da70      	bge.n	800979e <__kernel_rem_pio2+0x366>
 80096bc:	2a00      	cmp	r2, #0
 80096be:	f000 808b 	beq.w	80097d8 <__kernel_rem_pio2+0x3a0>
 80096c2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80096c6:	ab0c      	add	r3, sp, #48	@ 0x30
 80096c8:	f1ab 0b18 	sub.w	fp, fp, #24
 80096cc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d0f6      	beq.n	80096c2 <__kernel_rem_pio2+0x28a>
 80096d4:	4658      	mov	r0, fp
 80096d6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8009750 <__kernel_rem_pio2+0x318>
 80096da:	f000 f9fd 	bl	8009ad8 <scalbn>
 80096de:	f108 0301 	add.w	r3, r8, #1
 80096e2:	00da      	lsls	r2, r3, #3
 80096e4:	9205      	str	r2, [sp, #20]
 80096e6:	ec55 4b10 	vmov	r4, r5, d0
 80096ea:	aa70      	add	r2, sp, #448	@ 0x1c0
 80096ec:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8009764 <__kernel_rem_pio2+0x32c>
 80096f0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80096f4:	4646      	mov	r6, r8
 80096f6:	f04f 0a00 	mov.w	sl, #0
 80096fa:	2e00      	cmp	r6, #0
 80096fc:	f280 80d1 	bge.w	80098a2 <__kernel_rem_pio2+0x46a>
 8009700:	4644      	mov	r4, r8
 8009702:	2c00      	cmp	r4, #0
 8009704:	f2c0 80ff 	blt.w	8009906 <__kernel_rem_pio2+0x4ce>
 8009708:	4b19      	ldr	r3, [pc, #100]	@ (8009770 <__kernel_rem_pio2+0x338>)
 800970a:	461f      	mov	r7, r3
 800970c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800970e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009712:	9306      	str	r3, [sp, #24]
 8009714:	f04f 0a00 	mov.w	sl, #0
 8009718:	f04f 0b00 	mov.w	fp, #0
 800971c:	2600      	movs	r6, #0
 800971e:	eba8 0504 	sub.w	r5, r8, r4
 8009722:	e0e4      	b.n	80098ee <__kernel_rem_pio2+0x4b6>
 8009724:	f04f 0902 	mov.w	r9, #2
 8009728:	e754      	b.n	80095d4 <__kernel_rem_pio2+0x19c>
 800972a:	f854 3b04 	ldr.w	r3, [r4], #4
 800972e:	bb0d      	cbnz	r5, 8009774 <__kernel_rem_pio2+0x33c>
 8009730:	b123      	cbz	r3, 800973c <__kernel_rem_pio2+0x304>
 8009732:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8009736:	f844 3c04 	str.w	r3, [r4, #-4]
 800973a:	2301      	movs	r3, #1
 800973c:	3201      	adds	r2, #1
 800973e:	461d      	mov	r5, r3
 8009740:	e74f      	b.n	80095e2 <__kernel_rem_pio2+0x1aa>
 8009742:	bf00      	nop
 8009744:	f3af 8000 	nop.w
	...
 8009754:	3ff00000 	.word	0x3ff00000
 8009758:	0800a268 	.word	0x0800a268
 800975c:	40200000 	.word	0x40200000
 8009760:	3ff00000 	.word	0x3ff00000
 8009764:	3e700000 	.word	0x3e700000
 8009768:	41700000 	.word	0x41700000
 800976c:	3fe00000 	.word	0x3fe00000
 8009770:	0800a228 	.word	0x0800a228
 8009774:	1acb      	subs	r3, r1, r3
 8009776:	e7de      	b.n	8009736 <__kernel_rem_pio2+0x2fe>
 8009778:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800977c:	ab0c      	add	r3, sp, #48	@ 0x30
 800977e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009782:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009786:	a90c      	add	r1, sp, #48	@ 0x30
 8009788:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800978c:	e737      	b.n	80095fe <__kernel_rem_pio2+0x1c6>
 800978e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8009792:	ab0c      	add	r3, sp, #48	@ 0x30
 8009794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009798:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800979c:	e7f3      	b.n	8009786 <__kernel_rem_pio2+0x34e>
 800979e:	a90c      	add	r1, sp, #48	@ 0x30
 80097a0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80097a4:	3b01      	subs	r3, #1
 80097a6:	430a      	orrs	r2, r1
 80097a8:	e785      	b.n	80096b6 <__kernel_rem_pio2+0x27e>
 80097aa:	3401      	adds	r4, #1
 80097ac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80097b0:	2a00      	cmp	r2, #0
 80097b2:	d0fa      	beq.n	80097aa <__kernel_rem_pio2+0x372>
 80097b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80097ba:	eb0d 0503 	add.w	r5, sp, r3
 80097be:	9b06      	ldr	r3, [sp, #24]
 80097c0:	aa20      	add	r2, sp, #128	@ 0x80
 80097c2:	4443      	add	r3, r8
 80097c4:	f108 0701 	add.w	r7, r8, #1
 80097c8:	3d98      	subs	r5, #152	@ 0x98
 80097ca:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80097ce:	4444      	add	r4, r8
 80097d0:	42bc      	cmp	r4, r7
 80097d2:	da04      	bge.n	80097de <__kernel_rem_pio2+0x3a6>
 80097d4:	46a0      	mov	r8, r4
 80097d6:	e6a2      	b.n	800951e <__kernel_rem_pio2+0xe6>
 80097d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097da:	2401      	movs	r4, #1
 80097dc:	e7e6      	b.n	80097ac <__kernel_rem_pio2+0x374>
 80097de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097e0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80097e4:	f7f6 fea6 	bl	8000534 <__aeabi_i2d>
 80097e8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8009aa8 <__kernel_rem_pio2+0x670>
 80097ec:	e8e6 0102 	strd	r0, r1, [r6], #8
 80097f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80097f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097f8:	46b2      	mov	sl, r6
 80097fa:	f04f 0800 	mov.w	r8, #0
 80097fe:	9b05      	ldr	r3, [sp, #20]
 8009800:	4598      	cmp	r8, r3
 8009802:	dd05      	ble.n	8009810 <__kernel_rem_pio2+0x3d8>
 8009804:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009808:	3701      	adds	r7, #1
 800980a:	eca5 7b02 	vstmia	r5!, {d7}
 800980e:	e7df      	b.n	80097d0 <__kernel_rem_pio2+0x398>
 8009810:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8009814:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009818:	f7f6 fef6 	bl	8000608 <__aeabi_dmul>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009824:	f7f6 fd3a 	bl	800029c <__adddf3>
 8009828:	f108 0801 	add.w	r8, r8, #1
 800982c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009830:	e7e5      	b.n	80097fe <__kernel_rem_pio2+0x3c6>
 8009832:	f1cb 0000 	rsb	r0, fp, #0
 8009836:	ec47 6b10 	vmov	d0, r6, r7
 800983a:	f000 f94d 	bl	8009ad8 <scalbn>
 800983e:	ec55 4b10 	vmov	r4, r5, d0
 8009842:	4b9b      	ldr	r3, [pc, #620]	@ (8009ab0 <__kernel_rem_pio2+0x678>)
 8009844:	2200      	movs	r2, #0
 8009846:	4620      	mov	r0, r4
 8009848:	4629      	mov	r1, r5
 800984a:	f7f7 f963 	bl	8000b14 <__aeabi_dcmpge>
 800984e:	b300      	cbz	r0, 8009892 <__kernel_rem_pio2+0x45a>
 8009850:	4b98      	ldr	r3, [pc, #608]	@ (8009ab4 <__kernel_rem_pio2+0x67c>)
 8009852:	2200      	movs	r2, #0
 8009854:	4620      	mov	r0, r4
 8009856:	4629      	mov	r1, r5
 8009858:	f7f6 fed6 	bl	8000608 <__aeabi_dmul>
 800985c:	f7f7 f984 	bl	8000b68 <__aeabi_d2iz>
 8009860:	4606      	mov	r6, r0
 8009862:	f7f6 fe67 	bl	8000534 <__aeabi_i2d>
 8009866:	4b92      	ldr	r3, [pc, #584]	@ (8009ab0 <__kernel_rem_pio2+0x678>)
 8009868:	2200      	movs	r2, #0
 800986a:	f7f6 fecd 	bl	8000608 <__aeabi_dmul>
 800986e:	460b      	mov	r3, r1
 8009870:	4602      	mov	r2, r0
 8009872:	4629      	mov	r1, r5
 8009874:	4620      	mov	r0, r4
 8009876:	f7f6 fd0f 	bl	8000298 <__aeabi_dsub>
 800987a:	f7f7 f975 	bl	8000b68 <__aeabi_d2iz>
 800987e:	ab0c      	add	r3, sp, #48	@ 0x30
 8009880:	f10b 0b18 	add.w	fp, fp, #24
 8009884:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009888:	f108 0801 	add.w	r8, r8, #1
 800988c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8009890:	e720      	b.n	80096d4 <__kernel_rem_pio2+0x29c>
 8009892:	4620      	mov	r0, r4
 8009894:	4629      	mov	r1, r5
 8009896:	f7f7 f967 	bl	8000b68 <__aeabi_d2iz>
 800989a:	ab0c      	add	r3, sp, #48	@ 0x30
 800989c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80098a0:	e718      	b.n	80096d4 <__kernel_rem_pio2+0x29c>
 80098a2:	ab0c      	add	r3, sp, #48	@ 0x30
 80098a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80098a8:	f7f6 fe44 	bl	8000534 <__aeabi_i2d>
 80098ac:	4622      	mov	r2, r4
 80098ae:	462b      	mov	r3, r5
 80098b0:	f7f6 feaa 	bl	8000608 <__aeabi_dmul>
 80098b4:	4652      	mov	r2, sl
 80098b6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80098ba:	465b      	mov	r3, fp
 80098bc:	4620      	mov	r0, r4
 80098be:	4629      	mov	r1, r5
 80098c0:	f7f6 fea2 	bl	8000608 <__aeabi_dmul>
 80098c4:	3e01      	subs	r6, #1
 80098c6:	4604      	mov	r4, r0
 80098c8:	460d      	mov	r5, r1
 80098ca:	e716      	b.n	80096fa <__kernel_rem_pio2+0x2c2>
 80098cc:	9906      	ldr	r1, [sp, #24]
 80098ce:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80098d2:	9106      	str	r1, [sp, #24]
 80098d4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80098d8:	f7f6 fe96 	bl	8000608 <__aeabi_dmul>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	4650      	mov	r0, sl
 80098e2:	4659      	mov	r1, fp
 80098e4:	f7f6 fcda 	bl	800029c <__adddf3>
 80098e8:	3601      	adds	r6, #1
 80098ea:	4682      	mov	sl, r0
 80098ec:	468b      	mov	fp, r1
 80098ee:	9b00      	ldr	r3, [sp, #0]
 80098f0:	429e      	cmp	r6, r3
 80098f2:	dc01      	bgt.n	80098f8 <__kernel_rem_pio2+0x4c0>
 80098f4:	42ae      	cmp	r6, r5
 80098f6:	dde9      	ble.n	80098cc <__kernel_rem_pio2+0x494>
 80098f8:	ab48      	add	r3, sp, #288	@ 0x120
 80098fa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80098fe:	e9c5 ab00 	strd	sl, fp, [r5]
 8009902:	3c01      	subs	r4, #1
 8009904:	e6fd      	b.n	8009702 <__kernel_rem_pio2+0x2ca>
 8009906:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009908:	2b02      	cmp	r3, #2
 800990a:	dc0b      	bgt.n	8009924 <__kernel_rem_pio2+0x4ec>
 800990c:	2b00      	cmp	r3, #0
 800990e:	dc35      	bgt.n	800997c <__kernel_rem_pio2+0x544>
 8009910:	d059      	beq.n	80099c6 <__kernel_rem_pio2+0x58e>
 8009912:	9b02      	ldr	r3, [sp, #8]
 8009914:	f003 0007 	and.w	r0, r3, #7
 8009918:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800991c:	ecbd 8b02 	vpop	{d8}
 8009920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009924:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009926:	2b03      	cmp	r3, #3
 8009928:	d1f3      	bne.n	8009912 <__kernel_rem_pio2+0x4da>
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009930:	eb0d 0403 	add.w	r4, sp, r3
 8009934:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8009938:	4625      	mov	r5, r4
 800993a:	46c2      	mov	sl, r8
 800993c:	f1ba 0f00 	cmp.w	sl, #0
 8009940:	dc69      	bgt.n	8009a16 <__kernel_rem_pio2+0x5de>
 8009942:	4645      	mov	r5, r8
 8009944:	2d01      	cmp	r5, #1
 8009946:	f300 8087 	bgt.w	8009a58 <__kernel_rem_pio2+0x620>
 800994a:	9c05      	ldr	r4, [sp, #20]
 800994c:	ab48      	add	r3, sp, #288	@ 0x120
 800994e:	441c      	add	r4, r3
 8009950:	2000      	movs	r0, #0
 8009952:	2100      	movs	r1, #0
 8009954:	f1b8 0f01 	cmp.w	r8, #1
 8009958:	f300 809c 	bgt.w	8009a94 <__kernel_rem_pio2+0x65c>
 800995c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8009960:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8009964:	f1b9 0f00 	cmp.w	r9, #0
 8009968:	f040 80a6 	bne.w	8009ab8 <__kernel_rem_pio2+0x680>
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	e9c3 5600 	strd	r5, r6, [r3]
 8009972:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009976:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800997a:	e7ca      	b.n	8009912 <__kernel_rem_pio2+0x4da>
 800997c:	9d05      	ldr	r5, [sp, #20]
 800997e:	ab48      	add	r3, sp, #288	@ 0x120
 8009980:	441d      	add	r5, r3
 8009982:	4644      	mov	r4, r8
 8009984:	2000      	movs	r0, #0
 8009986:	2100      	movs	r1, #0
 8009988:	2c00      	cmp	r4, #0
 800998a:	da35      	bge.n	80099f8 <__kernel_rem_pio2+0x5c0>
 800998c:	f1b9 0f00 	cmp.w	r9, #0
 8009990:	d038      	beq.n	8009a04 <__kernel_rem_pio2+0x5cc>
 8009992:	4602      	mov	r2, r0
 8009994:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009998:	9c04      	ldr	r4, [sp, #16]
 800999a:	e9c4 2300 	strd	r2, r3, [r4]
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80099a6:	f7f6 fc77 	bl	8000298 <__aeabi_dsub>
 80099aa:	ad4a      	add	r5, sp, #296	@ 0x128
 80099ac:	2401      	movs	r4, #1
 80099ae:	45a0      	cmp	r8, r4
 80099b0:	da2b      	bge.n	8009a0a <__kernel_rem_pio2+0x5d2>
 80099b2:	f1b9 0f00 	cmp.w	r9, #0
 80099b6:	d002      	beq.n	80099be <__kernel_rem_pio2+0x586>
 80099b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099bc:	4619      	mov	r1, r3
 80099be:	9b04      	ldr	r3, [sp, #16]
 80099c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80099c4:	e7a5      	b.n	8009912 <__kernel_rem_pio2+0x4da>
 80099c6:	9c05      	ldr	r4, [sp, #20]
 80099c8:	ab48      	add	r3, sp, #288	@ 0x120
 80099ca:	441c      	add	r4, r3
 80099cc:	2000      	movs	r0, #0
 80099ce:	2100      	movs	r1, #0
 80099d0:	f1b8 0f00 	cmp.w	r8, #0
 80099d4:	da09      	bge.n	80099ea <__kernel_rem_pio2+0x5b2>
 80099d6:	f1b9 0f00 	cmp.w	r9, #0
 80099da:	d002      	beq.n	80099e2 <__kernel_rem_pio2+0x5aa>
 80099dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099e0:	4619      	mov	r1, r3
 80099e2:	9b04      	ldr	r3, [sp, #16]
 80099e4:	e9c3 0100 	strd	r0, r1, [r3]
 80099e8:	e793      	b.n	8009912 <__kernel_rem_pio2+0x4da>
 80099ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80099ee:	f7f6 fc55 	bl	800029c <__adddf3>
 80099f2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80099f6:	e7eb      	b.n	80099d0 <__kernel_rem_pio2+0x598>
 80099f8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80099fc:	f7f6 fc4e 	bl	800029c <__adddf3>
 8009a00:	3c01      	subs	r4, #1
 8009a02:	e7c1      	b.n	8009988 <__kernel_rem_pio2+0x550>
 8009a04:	4602      	mov	r2, r0
 8009a06:	460b      	mov	r3, r1
 8009a08:	e7c6      	b.n	8009998 <__kernel_rem_pio2+0x560>
 8009a0a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009a0e:	f7f6 fc45 	bl	800029c <__adddf3>
 8009a12:	3401      	adds	r4, #1
 8009a14:	e7cb      	b.n	80099ae <__kernel_rem_pio2+0x576>
 8009a16:	ed35 7b02 	vldmdb	r5!, {d7}
 8009a1a:	ed8d 7b00 	vstr	d7, [sp]
 8009a1e:	ed95 7b02 	vldr	d7, [r5, #8]
 8009a22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a26:	ec53 2b17 	vmov	r2, r3, d7
 8009a2a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009a2e:	f7f6 fc35 	bl	800029c <__adddf3>
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	4606      	mov	r6, r0
 8009a38:	460f      	mov	r7, r1
 8009a3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a3e:	f7f6 fc2b 	bl	8000298 <__aeabi_dsub>
 8009a42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a46:	f7f6 fc29 	bl	800029c <__adddf3>
 8009a4a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009a4e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8009a52:	e9c5 6700 	strd	r6, r7, [r5]
 8009a56:	e771      	b.n	800993c <__kernel_rem_pio2+0x504>
 8009a58:	ed34 7b02 	vldmdb	r4!, {d7}
 8009a5c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8009a60:	ec51 0b17 	vmov	r0, r1, d7
 8009a64:	4652      	mov	r2, sl
 8009a66:	465b      	mov	r3, fp
 8009a68:	ed8d 7b00 	vstr	d7, [sp]
 8009a6c:	f7f6 fc16 	bl	800029c <__adddf3>
 8009a70:	4602      	mov	r2, r0
 8009a72:	460b      	mov	r3, r1
 8009a74:	4606      	mov	r6, r0
 8009a76:	460f      	mov	r7, r1
 8009a78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a7c:	f7f6 fc0c 	bl	8000298 <__aeabi_dsub>
 8009a80:	4652      	mov	r2, sl
 8009a82:	465b      	mov	r3, fp
 8009a84:	f7f6 fc0a 	bl	800029c <__adddf3>
 8009a88:	3d01      	subs	r5, #1
 8009a8a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a8e:	e9c4 6700 	strd	r6, r7, [r4]
 8009a92:	e757      	b.n	8009944 <__kernel_rem_pio2+0x50c>
 8009a94:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009a98:	f7f6 fc00 	bl	800029c <__adddf3>
 8009a9c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009aa0:	e758      	b.n	8009954 <__kernel_rem_pio2+0x51c>
 8009aa2:	bf00      	nop
 8009aa4:	f3af 8000 	nop.w
	...
 8009ab0:	41700000 	.word	0x41700000
 8009ab4:	3e700000 	.word	0x3e700000
 8009ab8:	9b04      	ldr	r3, [sp, #16]
 8009aba:	9a04      	ldr	r2, [sp, #16]
 8009abc:	601d      	str	r5, [r3, #0]
 8009abe:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8009ac2:	605c      	str	r4, [r3, #4]
 8009ac4:	609f      	str	r7, [r3, #8]
 8009ac6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8009aca:	60d3      	str	r3, [r2, #12]
 8009acc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ad0:	6110      	str	r0, [r2, #16]
 8009ad2:	6153      	str	r3, [r2, #20]
 8009ad4:	e71d      	b.n	8009912 <__kernel_rem_pio2+0x4da>
 8009ad6:	bf00      	nop

08009ad8 <scalbn>:
 8009ad8:	b570      	push	{r4, r5, r6, lr}
 8009ada:	ec55 4b10 	vmov	r4, r5, d0
 8009ade:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009ae2:	4606      	mov	r6, r0
 8009ae4:	462b      	mov	r3, r5
 8009ae6:	b991      	cbnz	r1, 8009b0e <scalbn+0x36>
 8009ae8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009aec:	4323      	orrs	r3, r4
 8009aee:	d03b      	beq.n	8009b68 <scalbn+0x90>
 8009af0:	4b33      	ldr	r3, [pc, #204]	@ (8009bc0 <scalbn+0xe8>)
 8009af2:	4620      	mov	r0, r4
 8009af4:	4629      	mov	r1, r5
 8009af6:	2200      	movs	r2, #0
 8009af8:	f7f6 fd86 	bl	8000608 <__aeabi_dmul>
 8009afc:	4b31      	ldr	r3, [pc, #196]	@ (8009bc4 <scalbn+0xec>)
 8009afe:	429e      	cmp	r6, r3
 8009b00:	4604      	mov	r4, r0
 8009b02:	460d      	mov	r5, r1
 8009b04:	da0f      	bge.n	8009b26 <scalbn+0x4e>
 8009b06:	a326      	add	r3, pc, #152	@ (adr r3, 8009ba0 <scalbn+0xc8>)
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	e01e      	b.n	8009b4c <scalbn+0x74>
 8009b0e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009b12:	4291      	cmp	r1, r2
 8009b14:	d10b      	bne.n	8009b2e <scalbn+0x56>
 8009b16:	4622      	mov	r2, r4
 8009b18:	4620      	mov	r0, r4
 8009b1a:	4629      	mov	r1, r5
 8009b1c:	f7f6 fbbe 	bl	800029c <__adddf3>
 8009b20:	4604      	mov	r4, r0
 8009b22:	460d      	mov	r5, r1
 8009b24:	e020      	b.n	8009b68 <scalbn+0x90>
 8009b26:	460b      	mov	r3, r1
 8009b28:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009b2c:	3936      	subs	r1, #54	@ 0x36
 8009b2e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009b32:	4296      	cmp	r6, r2
 8009b34:	dd0d      	ble.n	8009b52 <scalbn+0x7a>
 8009b36:	2d00      	cmp	r5, #0
 8009b38:	a11b      	add	r1, pc, #108	@ (adr r1, 8009ba8 <scalbn+0xd0>)
 8009b3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b3e:	da02      	bge.n	8009b46 <scalbn+0x6e>
 8009b40:	a11b      	add	r1, pc, #108	@ (adr r1, 8009bb0 <scalbn+0xd8>)
 8009b42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b46:	a318      	add	r3, pc, #96	@ (adr r3, 8009ba8 <scalbn+0xd0>)
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	f7f6 fd5c 	bl	8000608 <__aeabi_dmul>
 8009b50:	e7e6      	b.n	8009b20 <scalbn+0x48>
 8009b52:	1872      	adds	r2, r6, r1
 8009b54:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009b58:	428a      	cmp	r2, r1
 8009b5a:	dcec      	bgt.n	8009b36 <scalbn+0x5e>
 8009b5c:	2a00      	cmp	r2, #0
 8009b5e:	dd06      	ble.n	8009b6e <scalbn+0x96>
 8009b60:	f36f 531e 	bfc	r3, #20, #11
 8009b64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009b68:	ec45 4b10 	vmov	d0, r4, r5
 8009b6c:	bd70      	pop	{r4, r5, r6, pc}
 8009b6e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009b72:	da08      	bge.n	8009b86 <scalbn+0xae>
 8009b74:	2d00      	cmp	r5, #0
 8009b76:	a10a      	add	r1, pc, #40	@ (adr r1, 8009ba0 <scalbn+0xc8>)
 8009b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b7c:	dac3      	bge.n	8009b06 <scalbn+0x2e>
 8009b7e:	a10e      	add	r1, pc, #56	@ (adr r1, 8009bb8 <scalbn+0xe0>)
 8009b80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b84:	e7bf      	b.n	8009b06 <scalbn+0x2e>
 8009b86:	3236      	adds	r2, #54	@ 0x36
 8009b88:	f36f 531e 	bfc	r3, #20, #11
 8009b8c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009b90:	4620      	mov	r0, r4
 8009b92:	4b0d      	ldr	r3, [pc, #52]	@ (8009bc8 <scalbn+0xf0>)
 8009b94:	4629      	mov	r1, r5
 8009b96:	2200      	movs	r2, #0
 8009b98:	e7d8      	b.n	8009b4c <scalbn+0x74>
 8009b9a:	bf00      	nop
 8009b9c:	f3af 8000 	nop.w
 8009ba0:	c2f8f359 	.word	0xc2f8f359
 8009ba4:	01a56e1f 	.word	0x01a56e1f
 8009ba8:	8800759c 	.word	0x8800759c
 8009bac:	7e37e43c 	.word	0x7e37e43c
 8009bb0:	8800759c 	.word	0x8800759c
 8009bb4:	fe37e43c 	.word	0xfe37e43c
 8009bb8:	c2f8f359 	.word	0xc2f8f359
 8009bbc:	81a56e1f 	.word	0x81a56e1f
 8009bc0:	43500000 	.word	0x43500000
 8009bc4:	ffff3cb0 	.word	0xffff3cb0
 8009bc8:	3c900000 	.word	0x3c900000
 8009bcc:	00000000 	.word	0x00000000

08009bd0 <floor>:
 8009bd0:	ec51 0b10 	vmov	r0, r1, d0
 8009bd4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bdc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009be0:	2e13      	cmp	r6, #19
 8009be2:	460c      	mov	r4, r1
 8009be4:	4605      	mov	r5, r0
 8009be6:	4680      	mov	r8, r0
 8009be8:	dc34      	bgt.n	8009c54 <floor+0x84>
 8009bea:	2e00      	cmp	r6, #0
 8009bec:	da17      	bge.n	8009c1e <floor+0x4e>
 8009bee:	a332      	add	r3, pc, #200	@ (adr r3, 8009cb8 <floor+0xe8>)
 8009bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf4:	f7f6 fb52 	bl	800029c <__adddf3>
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f7f6 ff94 	bl	8000b28 <__aeabi_dcmpgt>
 8009c00:	b150      	cbz	r0, 8009c18 <floor+0x48>
 8009c02:	2c00      	cmp	r4, #0
 8009c04:	da55      	bge.n	8009cb2 <floor+0xe2>
 8009c06:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009c0a:	432c      	orrs	r4, r5
 8009c0c:	2500      	movs	r5, #0
 8009c0e:	42ac      	cmp	r4, r5
 8009c10:	4c2b      	ldr	r4, [pc, #172]	@ (8009cc0 <floor+0xf0>)
 8009c12:	bf08      	it	eq
 8009c14:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009c18:	4621      	mov	r1, r4
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	e023      	b.n	8009c66 <floor+0x96>
 8009c1e:	4f29      	ldr	r7, [pc, #164]	@ (8009cc4 <floor+0xf4>)
 8009c20:	4137      	asrs	r7, r6
 8009c22:	ea01 0307 	and.w	r3, r1, r7
 8009c26:	4303      	orrs	r3, r0
 8009c28:	d01d      	beq.n	8009c66 <floor+0x96>
 8009c2a:	a323      	add	r3, pc, #140	@ (adr r3, 8009cb8 <floor+0xe8>)
 8009c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c30:	f7f6 fb34 	bl	800029c <__adddf3>
 8009c34:	2200      	movs	r2, #0
 8009c36:	2300      	movs	r3, #0
 8009c38:	f7f6 ff76 	bl	8000b28 <__aeabi_dcmpgt>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d0eb      	beq.n	8009c18 <floor+0x48>
 8009c40:	2c00      	cmp	r4, #0
 8009c42:	bfbe      	ittt	lt
 8009c44:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8009c48:	4133      	asrlt	r3, r6
 8009c4a:	18e4      	addlt	r4, r4, r3
 8009c4c:	ea24 0407 	bic.w	r4, r4, r7
 8009c50:	2500      	movs	r5, #0
 8009c52:	e7e1      	b.n	8009c18 <floor+0x48>
 8009c54:	2e33      	cmp	r6, #51	@ 0x33
 8009c56:	dd0a      	ble.n	8009c6e <floor+0x9e>
 8009c58:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8009c5c:	d103      	bne.n	8009c66 <floor+0x96>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	460b      	mov	r3, r1
 8009c62:	f7f6 fb1b 	bl	800029c <__adddf3>
 8009c66:	ec41 0b10 	vmov	d0, r0, r1
 8009c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c6e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8009c72:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009c76:	40df      	lsrs	r7, r3
 8009c78:	4207      	tst	r7, r0
 8009c7a:	d0f4      	beq.n	8009c66 <floor+0x96>
 8009c7c:	a30e      	add	r3, pc, #56	@ (adr r3, 8009cb8 <floor+0xe8>)
 8009c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c82:	f7f6 fb0b 	bl	800029c <__adddf3>
 8009c86:	2200      	movs	r2, #0
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f7f6 ff4d 	bl	8000b28 <__aeabi_dcmpgt>
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	d0c2      	beq.n	8009c18 <floor+0x48>
 8009c92:	2c00      	cmp	r4, #0
 8009c94:	da0a      	bge.n	8009cac <floor+0xdc>
 8009c96:	2e14      	cmp	r6, #20
 8009c98:	d101      	bne.n	8009c9e <floor+0xce>
 8009c9a:	3401      	adds	r4, #1
 8009c9c:	e006      	b.n	8009cac <floor+0xdc>
 8009c9e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	40b3      	lsls	r3, r6
 8009ca6:	441d      	add	r5, r3
 8009ca8:	4545      	cmp	r5, r8
 8009caa:	d3f6      	bcc.n	8009c9a <floor+0xca>
 8009cac:	ea25 0507 	bic.w	r5, r5, r7
 8009cb0:	e7b2      	b.n	8009c18 <floor+0x48>
 8009cb2:	2500      	movs	r5, #0
 8009cb4:	462c      	mov	r4, r5
 8009cb6:	e7af      	b.n	8009c18 <floor+0x48>
 8009cb8:	8800759c 	.word	0x8800759c
 8009cbc:	7e37e43c 	.word	0x7e37e43c
 8009cc0:	bff00000 	.word	0xbff00000
 8009cc4:	000fffff 	.word	0x000fffff

08009cc8 <_init>:
 8009cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cca:	bf00      	nop
 8009ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cce:	bc08      	pop	{r3}
 8009cd0:	469e      	mov	lr, r3
 8009cd2:	4770      	bx	lr

08009cd4 <_fini>:
 8009cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd6:	bf00      	nop
 8009cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cda:	bc08      	pop	{r3}
 8009cdc:	469e      	mov	lr, r3
 8009cde:	4770      	bx	lr
