// Seed: 1203959443
module module_0 (
    input tri id_0
);
  wire id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  logic id_2,
    input  wand  id_3
);
  module_0(
      id_3
  );
  logic id_5;
  always begin
    id_5 <= 1'b0;
    id_1 <= id_2;
  end
  always id_5 = id_2;
  wire id_6;
  assign id_1 = 1'h0;
  assign id_1 = id_5;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    input  wand id_0,
    input  tri1 id_1,
    output wand id_2,
    input  tri0 id_3
);
  reg id_5;
  assign id_2 = 1'b0;
  wire id_6;
  module_0(
      id_3
  );
  if (id_6) begin
    integer id_7;
  end else begin
    wire id_8;
  end
  wire id_9;
  always begin
    fork
      id_5 <= 1;
    join
  end
endmodule
