<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: MICRO 1999</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro1999">32. MICRO 1999: Haifa, Israel</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro1999">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro1999">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro1999">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro1999">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p>


<ul>
</ul>




<h2>Welcome and Keynote</h2>
 

<ul>
</ul>



<h2>Faster FrontEnd</h2>
 

<ul>
<li id="RotenbergS99"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Control Independence in Trace Processors.</b> 4-15<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809438"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RotenbergS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RotenbergS99.xml">XML</a></small></small></li>
<li id="ReinmanCA99"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reinman:Glenn">Glenn Reinman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Fetch Directed Instruction Prefetching.</b> 16-27<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809439"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ReinmanCA99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ReinmanCA99.xml">XML</a></small></small></li>
<li id="HeilSS99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heil:Timothy_H=">Timothy H. Heil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Zak">Zak Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Improving Branch Predictors by Correlating on Data Values.</b> 28-37<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809440"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HeilSS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HeilSS99.xml">XML</a></small></small></li>
<li id="KlauserG99"><a href="http://dblp.dagstuhl.de/pers/hc/k/Klauser:Artur">Artur Klauser</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>:<br /><b>Instruction Fetch Mechanisms for Multipath Execution Processors.</b> 38-47<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809441"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KlauserG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KlauserG99.xml">XML</a></small></small></li>
</ul>



<h2>3D and MultiMedia</h2>
 

<ul>
<li id="WolfeN99"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wolfe:Andrew">Andrew Wolfe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Noonburg:Derek_B=">Derek B. Noonburg</a>:<br /><b>A Superscalar 3D Graphics Engine.</b> 50-61<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809443"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WolfeN99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WolfeN99.xml">XML</a></small></small></li>
<li id="MitraC99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mitra:Tulika">Tulika Mitra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chiueh:Tzi=cker">Tzi-cker Chiueh</a>:<br /><b>Dynamic 3D Graphics Workload Characterization and the Architectural Implications.</b> 62-71<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809444"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MitraC99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MitraC99.xml">XML</a></small></small></li>
<li id="CorbalEV99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Corbal:Jes=uacute=s">Jes&#250;s Corbal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Exploiting a New Level of DLP in Multimedia Applications.</b> 72-79<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809445"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CorbalEV99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CorbalEV99.xml">XML</a></small></small></li>
</ul>



<h2>Efficient Embedded Processors</h2>
 

<ul>
<li id="LarinC99"><a href="http://dblp.dagstuhl.de/pers/hc/l/Larin:Sergei_Y=">Sergei Y. Larin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>:<br /><b>Compiler-Driven Cached Code Compression Schemes for Embedded ILP Processors.</b> 82-92<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809446"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LarinC99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LarinC99.xml">XML</a></small></small></li>
<li id="LefurgyPM99"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lefurgy:Charles">Charles Lefurgy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Piccininni:Eva">Eva Piccininni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Evaluation of a High Performance Code Compression Method.</b> 93-102<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809447"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LefurgyPM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LefurgyPM99.xml">XML</a></small></small></li>
<li id="LeeSMA99"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Lea_Hwang">Lea Hwang Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Jeff">Jeff Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moyer:Bill">Bill Moyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arends:John">John Arends</a>:<br /><b>Low-Cost Branch Folding for Embedded Applications with Small Tight Loops.</b> 103-111<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809448"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeSMA99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeSMA99.xml">XML</a></small></small></li>
</ul>



<h2>Memory Hierarchy</h2>
 

<ul>
<li id="AbrahamM99"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Santosh_G=">Santosh G. Abraham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems.</b> 114-125<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809449"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AbrahamM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AbrahamM99.xml">XML</a></small></small></li>
<li id="CollinsT99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Collins:Jamison_D=">Jamison D. Collins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Hardware Identification of Cache Conflict Misses.</b> 126-135<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1999.809450"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CollinsT99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CollinsT99.xml">XML</a></small></small></li>
<li id="ChoYL99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Gyungho">Gyungho Lee</a>:<br /><b>Access Region Locality for High-Bandwidth Processor Memory System Design.</b> 136-146<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809451"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChoYL99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChoYL99.xml">XML</a></small></small></li>
<li id="PaiA99"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Vijay_S=">Vijay S. Pai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>Code Transformations to Improve Memory Parallelism.</b> 147-155<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809452"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PaiA99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PaiA99.xml">XML</a></small></small></li>
</ul>



<h2>Better Scheduling</h2>
 

<ul>
<li id="ConnorsH99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Connors:Daniel_A=">Daniel A. Connors</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results.</b> 158-169<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1999.809453"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ConnorsH99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ConnorsH99.xml">XML</a></small></small></li>
<li id="OnderG99"><a href="http://dblp.dagstuhl.de/pers/hc/=/=Ouml=nder:Soner">Soner &#214;nder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Dynamic Memory Disambiguation in the Presence of Out-of-Order Store Issuing.</b> 170-176<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809454"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OnderG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OnderG99.xml">XML</a></small></small></li>
<li id="MoshovosS99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Read-After-Read Memory Dependence Prediction.</b> 177-185<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809455"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MoshovosS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MoshovosS99.xml">XML</a></small></small></li>
<li id="MonrealGVGV99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Monreal:Teresa">Teresa Monreal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vi=ntilde=als:V=iacute=ctor">V&#237;ctor Vi&#241;als</a>:<br /><b>Delaying Physical Register Allocation through Virtual-Physical Registers.</b> 186-192<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809456"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MonrealGVGV99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MonrealGVGV99.xml">XML</a></small></small></li>
</ul>



<h2>Invited Speaker</h2>
 

<ul>
</ul>



<h2>Novel Microarchitectures and Multithreading</h2>
 

<ul>
<li id="Austin99"><a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design.</b> 196-207<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809458"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Austin99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Austin99.xml">XML</a></small></small></li>
<li id="OskinHKCFC99"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hensley:Justin">Justin Hensley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keen:Diana">Diana Keen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chopra:Aneet">Aneet Chopra</a>:<br /><b>Exploiting ILP in Page-based Intelligent Memory.</b> 208-218<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809459"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OskinHKCFC99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OskinHKCFC99.xml">XML</a></small></small></li>
<li id="ZillesES99"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>The Use of Multithreading for Exception Handling.</b> 219-229<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809460"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZillesES99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZillesES99.xml">XML</a></small></small></li>
<li id="MarcuelloTG99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Marcuello:Pedro">Pedro Marcuello</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tubella:Jordi">Jordi Tubella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Value Prediction for Speculative Multithreaded Architectures.</b> 230-236<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809461"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MarcuelloTG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MarcuelloTG99.xml">XML</a></small></small></li>
</ul>



<h2>Low Power Enhancements</h2>
 

<ul>
<li id="Musoll99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Musoll:Enric">Enric Musoll</a>:<br /><b>Predicting the Usefulness of a Block Result: A Micro-Architectural Technique for High-Performance Low-Power Processors.</b> 238-247<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.1999.809462"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Musoll99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Musoll99.xml">XML</a></small></small></li>
<li id="Albonesi99"><a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Selective Cache Ways: On-Demand Cache Resource Allocation.</b> 248-259<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809463"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Albonesi99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Albonesi99.xml">XML</a></small></small></li>
</ul>



<h2>Compilers</h2>
 

<ul>
<li id="BharadwajMM99"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bharadwaj:Jay">Jay Bharadwaj</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Menezes:Kishore_N=">Kishore N. Menezes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinsey:Chris">Chris McKinsey</a>:<br /><b>Wavefront Scheduling: Path based Data Representation and Scheduling of Subgraphs.</b> 262-271<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809464"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BharadwajMM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BharadwajMM99.xml">XML</a></small></small></li>
<li id="EichenbergerM99"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Meleis:Waleed">Waleed Meleis</a>:<br /><b>Balance Scheduling: Weighting Branch Tradeoffs in Superblocks.</b> 272-283<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809465"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EichenbergerM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EichenbergerM99.xml">XML</a></small></small></li>
<li id="EbciogluASG99"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ebcioglu:Kemal">Kemal Ebcioglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Altman:Erik_R=">Erik R. Altman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sathaye:Sumedh_W=">Sumedh W. Sathaye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gschwind:Michael">Michael Gschwind</a>:<br /><b>Optimizations and Oracle Parallelism with Dynamic Translation.</b> 284-295<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1999.809466"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EbciogluASG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EbciogluASG99.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
