#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-notice' '-line' '+lint=all,noVCDE,noNS,noSVA-UA' '-sverilog' '-timescale=1ns/10ps' '-debug_all' '-R' '+define+FSDB' '-debug_access' '-o' 'id_exm_regs_tb.tb' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/sim/immgen_tb.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/sim/control_tb.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/sim/id_exm_regs_tb.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/immgen.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/control.v' '/home/ICer/Project/project_skeleton_sp22/hardware/src/riscv_core/ID/id_exm_regs.v' '-top' 'id_exm_regs_tb' '-l' 'run.log' 2>&1
