\doxysubsubsubsection{APB1 Peripheral Clock Sleep Enable Disable}
\hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable}{}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable}\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}


Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga29c965bb75607a232984ea40981b2991}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad50feef6d1bdd1d254d96ce2786a502b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad8ed5eb87e476b99c98c7918c34b7c1d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga522131685c8187c60751f28bddd4c907}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab24893ba4a827492272e611d2756d928}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga9b663d4793c921b3d1ffce0daf3bab05}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab24893ba4a827492272e611d2756d928}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab24893ba4a827492272e611d2756d928} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01499}{1499}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad50feef6d1bdd1d254d96ce2786a502b}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad50feef6d1bdd1d254d96ce2786a502b} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01485}{1485}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac7dc1c5239cd70bee94eefa3d91cdd7a} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01496}{1496}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga894dbeada170b01faef303d35de84917} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01482}{1482}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga46fe2d4331320cfe49b751b5488fc0cd} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01497}{1497}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gac0167c77fa1c00add900bb1cf788e68c} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01483}{1483}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga6bd3af59e8a11e3321a41bc29ba51f18} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01498}{1498}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga989121c3284e586d4fb14549d15dc0db} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01484}{1484}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga5f05fa1cd35c33e8c10ee13eca75e304} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01500}{1500}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae4782a5ec14457be65b7329655014ef7} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01486}{1486}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3a0712524061bcf92235794d83a84f9c} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01503}{1503}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga458e8b510bea25ae7b8ac85227583295} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01489}{1489}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga9b663d4793c921b3d1ffce0daf3bab05}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga9b663d4793c921b3d1ffce0daf3bab05} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01504}{1504}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad8ed5eb87e476b99c98c7918c34b7c1d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gad8ed5eb87e476b99c98c7918c34b7c1d} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01490}{1490}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaea69ea8dcb91d9778c2d917ed1f4cf47} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01502}{1502}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gab94c265a4ca002e409bec72c7554cefb} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01488}{1488}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga522131685c8187c60751f28bddd4c907}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga522131685c8187c60751f28bddd4c907} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01493}{1493}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga29c965bb75607a232984ea40981b2991}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga29c965bb75607a232984ea40981b2991} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01479}{1479}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga4fff9b3416d2940cac20962e6d5655ec} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01495}{1495}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga8a281ca72aff1c9fa87755c3854cc316} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01480}{1480}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga65aef0935a6eb3e1ee17e9d19ec6ee8e} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01492}{1492}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga975142c90b4e1baf21b361524518235d} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01478}{1478}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga3ad038000c76cee2e7ca00d56ba64c17} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01494}{1494}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_ga12132da4a7f5c62f32cd9d91b1c99495} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01481}{1481}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gae61c24ac6b36e7edbabc5b050b38d63e} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01509}{1509}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26}\label{group__RCC__APB1__Clock__Sleep__Enable__Disable_gaa3978a2e193b921dc24976880dce7a26} 
\index{APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Clock Sleep Enable Disable@{APB1 Peripheral Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock\+Sleep(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01507}{1507}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

