
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={1,rS,17,offset}                           Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F63)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={1,rS,17,offset}                             ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F70)
	S7= IR_ID.In={1,rS,17,offset}                               Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F101)
	S9= CtrlPCInc=1                                             Premise(F102)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= CtrlIR_ID=1                                            Premise(F120)
	S12= [IR_ID]={1,rS,17,offset}                               IR_ID-Write(S7,S11)
	S13= GPR[rS]=a                                              Premise(F133)

ID	S14= IR_ID.Out25_21=rS                                      IR-Out(S12)
	S15= FU.OutID1=>A_EX.In                                     Premise(F267)
	S16= FU.OutID2=>B_EX.In                                     Premise(F269)
	S17= GPR.Rdata1=>FU.InID1                                   Premise(F314)
	S18= GPR.Rdata2=>FU.InID2                                   Premise(F316)
	S19= IR_ID.Out25_21=>GPR.RReg1                              Premise(F318)
	S20= GPR.RReg1=rS                                           Path(S14,S19)
	S21= GPR.Rdata1=a                                           GPR-Read(S20,S13)
	S22= FU.InID1=a                                             Path(S21,S17)
	S23= FU.OutID1=FU(a)                                        FU-Forward(S22)
	S24= A_EX.In=FU(a)                                          Path(S23,S15)
	S25= GPR.Rdata2=32'b0                                       GPR-ReadGPR0()
	S26= FU.InID2=32'b0                                         Path(S25,S18)
	S27= FU.OutID2=FU(32'b0)                                    FU-Forward(S26)
	S28= B_EX.In=FU(32'b0)                                      Path(S27,S16)
	S29= CtrlPC=0                                               Premise(F360)
	S30= CtrlPCInc=0                                            Premise(F361)
	S31= PC[Out]=addr+4                                         PC-Hold(S10,S29,S30)
	S32= CtrlA_EX=1                                             Premise(F364)
	S33= [A_EX]=FU(a)                                           A_EX-Write(S24,S32)
	S34= CtrlB_EX=1                                             Premise(F367)
	S35= [B_EX]=FU(32'b0)                                       B_EX-Write(S28,S34)

EX	S36= PC.Out=addr+4                                          PC-Out(S31)
	S37= A_EX.Out=FU(a)                                         A_EX-Out(S33)
	S38= B_EX.Out=FU(32'b0)                                     B_EX-Out(S35)
	S39= A_EX.Out=>CMPU.A                                       Premise(F401)
	S40= CMPU.A=FU(a)                                           Path(S37,S39)
	S41= B_EX.Out=>CMPU.B                                       Premise(F402)
	S42= CMPU.B=FU(32'b0)                                       Path(S38,S41)
	S43= CMPU.lt=CompareS(FU(a),FU(32'b0))                      CMPU-CMPS(S40,S42)
	S44= CMPU.lt=>ConditionReg_MEM.In                           Premise(F433)
	S45= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))          Path(S43,S44)
	S46= PC.Out=>GPR.WData                                      Premise(F452)
	S47= GPR.WData=addr+4                                       Path(S36,S46)
	S48= GPR.WReg=5'd31                                         Premise(F453)
	S49= CtrlConditionReg_MEM=1                                 Premise(F505)
	S50= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))           ConditionReg_MEM-Write(S45,S49)
	S51= CtrlGPR=1                                              Premise(F516)
	S52= GPR[5'd31]=addr+4                                      GPR-Write(S48,S47,S51)

MEM	S53= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Out(S50)
	S54= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F566)
	S55= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))           Path(S53,S54)
	S56= CtrlConditionReg_WB=1                                  Premise(F638)
	S57= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))            ConditionReg_WB-Write(S55,S56)
	S58= CtrlGPR=0                                              Premise(F646)
	S59= GPR[5'd31]=addr+4                                      GPR-Hold(S52,S58)

WB	S60= CtrlConditionReg_WB=0                                  Premise(F1028)
	S61= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))            ConditionReg_WB-Hold(S57,S60)
	S62= CtrlGPR=0                                              Premise(F1036)
	S63= GPR[5'd31]=addr+4                                      GPR-Hold(S59,S62)

POST	S61= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))            ConditionReg_WB-Hold(S57,S60)
	S63= GPR[5'd31]=addr+4                                      GPR-Hold(S59,S62)

