Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Feb 26 02:33:04 2023
| Host         : DESKTOP-LM3USCV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopTest_control_sets_placed.rpt
| Design       : TopTest
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           24 |
| No           | No                    | Yes                    |             183 |           51 |
| No           | Yes                   | No                     |             135 |           35 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |              49 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------+------------------------------+------------------+----------------+--------------+
|      Clock Signal      |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------+------------------------------+------------------+----------------+--------------+
|  pulse_BUFG            | f0/SI_i_1_n_0            | reset_IBUF                   |                1 |              1 |         1.00 |
|  dm0/d1/out[0]         |                          |                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG         | p0/m4/seconds[7]_i_1_n_0 | reset_IBUF                   |                3 |              8 |         2.67 |
| ~time1_reg[15]_i_3_n_0 | f0/distance20            |                              |                5 |             16 |         3.20 |
|  pulse_BUFG            | f0/time2                 |                              |                4 |             16 |         4.00 |
| ~time1_reg[15]_i_3_n_0 | f0/highAct[0]_i_1_n_0    | reset_IBUF                   |                5 |             20 |         4.00 |
| ~time1_reg[15]_i_3_n_0 | f0/over32[0]_i_1_n_0     | reset_IBUF                   |                5 |             20 |         4.00 |
|  d0/nolabel_line37/CLK |                          |                              |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG         |                          | d0/nolabel_line37/clk2sec    |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG         |                          | p0/m1/counter[27]_i_1_n_0    |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG         |                          | p0/m2/counter[27]_i_1__0_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG         |                          | p0/m3/counter[27]_i_1__4_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG         |                          | f0/s0/clk1sec                |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG         |                          |                              |               14 |             30 |         2.14 |
| ~time1_reg[15]_i_3_n_0 |                          | reset_IBUF                   |               17 |             48 |         2.82 |
|  clk_IBUF_BUFG         |                          | reset_IBUF                   |               13 |             56 |         4.31 |
|  pulse_BUFG            |                          | reset_IBUF                   |               21 |             79 |         3.76 |
+------------------------+--------------------------+------------------------------+------------------+----------------+--------------+


