Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 16 22:45:40 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_cmod_a7_timing_summary_routed.rpt -pb hello_world_cmod_a7_timing_summary_routed.pb -rpx hello_world_cmod_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_cmod_a7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.037        0.000                      0                 4490        0.139        0.000                      0                 4490       41.160        0.000                       0                  1535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              55.037        0.000                      0                 4490        0.139        0.000                      0                 4490       41.160        0.000                       0                  1535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       55.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.037ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.469ns  (logic 3.685ns (13.415%)  route 23.784ns (86.585%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          2.218    30.876    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.152    31.028 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=4, routed)           1.528    32.557    rvsteel_soc_instance/ram_instance/ADDRARDADDR[5]
    RAMB36_X0Y15         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.467    88.162    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.257    88.419    
                         clock uncertainty           -0.035    88.384    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.790    87.594    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         87.594    
                         arrival time                         -32.557    
  -------------------------------------------------------------------
                         slack                                 55.037    

Slack (MET) :             55.240ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.270ns  (logic 3.685ns (13.513%)  route 23.585ns (86.487%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          2.218    30.876    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.152    31.028 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=4, routed)           1.329    32.357    rvsteel_soc_instance/ram_instance/ADDRARDADDR[5]
    RAMB36_X0Y15         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.470    88.165    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.257    88.422    
                         clock uncertainty           -0.035    88.387    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.790    87.597    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         87.597    
                         arrival time                         -32.357    
  -------------------------------------------------------------------
                         slack                                 55.240    

Slack (MET) :             55.380ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.131ns  (logic 3.685ns (13.582%)  route 23.446ns (86.418%))
  Logic Levels:           16  (CARRY4=1 LUT3=2 LUT4=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 88.167 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          2.218    30.876    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.152    31.028 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=4, routed)           1.190    32.219    rvsteel_soc_instance/ram_instance/ADDRARDADDR[5]
    RAMB36_X0Y16         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.472    88.167    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.257    88.424    
                         clock uncertainty           -0.035    88.389    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.790    87.599    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         87.599    
                         arrival time                         -32.219    
  -------------------------------------------------------------------
                         slack                                 55.380    

Slack (MET) :             55.402ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X12Y69         FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.402    

Slack (MET) :             55.402ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X12Y69         FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.402    

Slack (MET) :             55.497ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y69         FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.497    

Slack (MET) :             55.497ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y69         FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.497    

Slack (MET) :             55.497ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y69         FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.497    

Slack (MET) :             55.497ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.130ns  (logic 3.807ns (14.033%)  route 23.323ns (85.967%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    32.217    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X13Y69         FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -32.217    
  -------------------------------------------------------------------
                         slack                                 55.497    

Slack (MET) :             55.502ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.030ns  (logic 3.807ns (14.084%)  route 23.223ns (85.915%))
  Logic Levels:           17  (CARRY4=1 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.544     5.088    rvsteel_soc_instance/system_bus_instance/clock_IBUF_BUFG
    SLICE_X13Y79         FDSE                                         r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDSE (Prop_fdse_C_Q)         0.456     5.544 r  rvsteel_soc_instance/system_bus_instance/selected_response_reg[0]/Q
                         net (fo=85, routed)          1.397     6.941    rvsteel_soc_instance/system_bus_instance/selected_response[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.152     7.093 f  rvsteel_soc_instance/system_bus_instance/write_response/O
                         net (fo=1, routed)           0.290     7.382    rvsteel_soc_instance/system_bus_instance/write_response__0
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.348     7.730 f  rvsteel_soc_instance/system_bus_instance/prev_write_request_i_1/O
                         net (fo=254, routed)         0.857     8.587    rvsteel_soc_instance/system_bus_instance/clock_enable
    SLICE_X9Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.739 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          0.885     9.624    rvsteel_soc_instance/system_bus_instance/instruction2
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.326     9.950 r  rvsteel_soc_instance/system_bus_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         6.211    16.161    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X21Y107        MUXF7 (Prop_muxf7_S_O)       0.296    16.457 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7/O
                         net (fo=1, routed)           0.901    17.358    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[25]_i_7_n_0
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.298    17.656 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[25]_i_4/O
                         net (fo=5, routed)           2.009    19.666    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_54
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.124    19.790 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22/O
                         net (fo=1, routed)           0.000    19.790    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_22_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.303 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.732    21.035    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4_0[0]
    SLICE_X13Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.159 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7/O
                         net (fo=1, routed)           0.597    21.756    rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_7_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I2_O)        0.124    21.880 f  rvsteel_soc_instance/system_bus_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.978    22.858    rvsteel_soc_instance/system_bus_instance/take_branch
    SLICE_X12Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.982 f  rvsteel_soc_instance/system_bus_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.514    23.497    rvsteel_soc_instance/system_bus_instance/take_trap
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    23.621 r  rvsteel_soc_instance/system_bus_instance/prev_rw_address[31]_i_2/O
                         net (fo=31, routed)          3.191    26.812    rvsteel_soc_instance/rvsteel_core_instance/rw_address_internal1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124    26.936 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1/O
                         net (fo=2, routed)           0.844    27.779    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[25]_i_1_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    27.903 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33/O
                         net (fo=1, routed)           0.631    28.535    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_33_n_0
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124    28.659 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31/O
                         net (fo=55, routed)          1.429    30.087    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_31_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124    30.211 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    31.384    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    31.534 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.583    32.117    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429    88.123    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X12Y70         FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -32.117    
  -------------------------------------------------------------------
                         slack                                 55.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.131%)  route 0.087ns (31.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.554     1.458    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.087     1.686    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[3]
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    rvsteel_soc_instance/uart_instance/tx_bit_counter[2]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.820     1.970    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.121     1.592    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.578     1.482    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rvsteel_soc_instance/uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.113     1.736    rvsteel_soc_instance/uart_instance/p_2_in[2]
    SLICE_X7Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.845     1.995    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.072     1.567    rvsteel_soc_instance/uart_instance/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.591     1.495    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[15]/Q
                         net (fo=4, routed)           0.122     1.758    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][14]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[15]_i_1/O
                         net (fo=1, routed)           0.000     1.803    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[15]_0
    SLICE_X2Y88          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.861     2.011    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[15]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.632    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.555     1.459    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]/Q
                         net (fo=3, routed)           0.073     1.696    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[9]
    SLICE_X13Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.741    rvsteel_soc_instance/uart_instance/p_0_in[10]
    SLICE_X13Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.822     1.972    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.091     1.563    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.107%)  route 0.111ns (36.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.592     1.496    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[17]/Q
                         net (fo=4, routed)           0.111     1.748    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][16]
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.049     1.797 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[17]_i_1/O
                         net (fo=1, routed)           0.000     1.797    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[15]
    SLICE_X1Y90          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.862     2.012    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[17]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.107     1.616    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.560     1.464    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/Q
                         net (fo=4, routed)           0.094     1.722    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][4]
    SLICE_X9Y85          LUT3 (Prop_lut3_I0_O)        0.048     1.770 r  rvsteel_soc_instance/system_bus_instance/csr_mepc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[3]
    SLICE_X9Y85          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.828     1.978    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[5]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.107     1.584    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.554     1.458    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=4, routed)           0.082     1.704    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.749    rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.820     1.970    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.092     1.563    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.852%)  route 0.116ns (45.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.578     1.482    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rvsteel_soc_instance/uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.116     1.739    rvsteel_soc_instance/uart_instance/p_2_in[4]
    SLICE_X6Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.845     1.995    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[5]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.052     1.547    rvsteel_soc_instance/uart_instance/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.886%)  route 0.118ns (36.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.551     1.455    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  rvsteel_soc_instance/rvsteel_core_instance/prev_write_data_reg[6]/Q
                         net (fo=3, routed)           0.118     1.737    rvsteel_soc_instance/rvsteel_core_instance/prev_write_data[6]
    SLICE_X12Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[7]_i_1/O
                         net (fo=1, routed)           0.000     1.782    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[7]
    SLICE_X12Y74         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.817     1.967    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[7]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     1.589    rvsteel_soc_instance/uart_instance/tx_register_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.919%)  route 0.153ns (45.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.593     1.497    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[23]/Q
                         net (fo=4, routed)           0.153     1.790    rvsteel_soc_instance/system_bus_instance/csr_mtval_reg[31][22]
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  rvsteel_soc_instance/system_bus_instance/csr_mtval[23]_i_1/O
                         net (fo=1, routed)           0.000     1.835    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[23]_0
    SLICE_X2Y93          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.863     2.013    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[23]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.633    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y15   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y16   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y15   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y16   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X6Y77    rvsteel_soc_instance/ram_instance/read_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y77    rvsteel_soc_instance/ram_instance/write_response_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X7Y80    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X9Y81    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X11Y81   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y77    rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y77    rvsteel_soc_instance/ram_instance/read_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y77    rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y77    rvsteel_soc_instance/ram_instance/write_response_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X7Y80    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X7Y80    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X9Y81    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X9Y81    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X11Y81   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X11Y81   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y77    rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y77    rvsteel_soc_instance/ram_instance/read_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y77    rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y77    rvsteel_soc_instance/ram_instance/write_response_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y80    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y80    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y81    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y81    rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X11Y81   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X11Y81   rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.043ns (59.422%)  route 2.761ns (40.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.549     5.093    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.761     8.371    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.896 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.896    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.390ns (62.532%)  route 0.833ns (37.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.559     1.463    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.833     2.459    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.685 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1773 Endpoints
Min Delay          1773 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.416ns  (logic 1.978ns (13.722%)  route 12.438ns (86.278%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.809    14.416    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.433     4.797    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.292ns  (logic 1.978ns (13.842%)  route 12.313ns (86.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.684    14.292    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.204ns  (logic 1.952ns (13.744%)  route 12.251ns (86.256%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 r  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.124    13.582 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[0]_i_1/O
                         net (fo=1, routed)           0.622    14.204    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[0]
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.433     4.797    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.191ns  (logic 1.978ns (13.939%)  route 12.213ns (86.061%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.583    14.191    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X13Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.191ns  (logic 1.978ns (13.939%)  route 12.213ns (86.061%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=33, routed)          1.061     2.517    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.641 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        8.373    11.014    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.138 f  rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address[2]_i_1/O
                         net (fo=15, routed)          1.023    12.162    rvsteel_soc_instance/rvsteel_core_instance/prev_rw_address_reg[2]_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.124    12.286 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          1.172    13.458    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y72         LUT3 (Prop_lut3_I0_O)        0.150    13.608 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.583    14.191    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.429     4.793    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.224ns (28.650%)  route 0.559ns (71.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.559     0.783    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][13]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.269ns (30.303%)  route 0.619ns (69.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.199     0.889    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.269ns (30.303%)  route 0.619ns (69.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.199     0.889    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][22]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.269ns (30.303%)  route 0.619ns (69.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.199     0.889    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][23]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.269ns (30.303%)  route 0.619ns (69.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.199     0.889    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[5][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][22]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.269ns (29.956%)  route 0.630ns (70.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.209     0.899    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.949     2.099    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[2][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.929%)  route 0.630ns (70.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.210     0.900    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.947     2.097    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][23]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.929%)  route 0.630ns (70.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.210     0.900    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.947     2.097    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.929%)  route 0.630ns (70.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.210     0.900    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.947     2.097    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[11][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[14][18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.929%)  route 0.630ns (70.071%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=33, routed)          0.421     0.645    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1561, routed)        0.210     0.900    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X7Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[14][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.947     2.097    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/integer_file_reg[14][18]/C





