

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_layer_loop_0'
================================================================
* Date:           Sat Sep 27 10:30:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  30.750 us|  30.750 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_0  |     3073|     3073|         5|          3|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      50|     124|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_92_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln201_fu_86_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          23|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_load_3  |   9|          2|   32|         64|
    |i_9_fu_44                    |   9|          2|   11|         22|
    |sum_fu_40                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  92|         20|   91|        184|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_9_fu_44                    |  11|   0|   11|          0|
    |icmp_ln201_reg_136           |   1|   0|    1|          0|
    |sum_fu_40                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  50|   0|   50|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|grp_fu_1492_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|grp_fu_1492_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|grp_fu_1492_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|grp_fu_1492_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|grp_fu_1492_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_0|  return value|
|sum_3_out             |  out|   32|      ap_vld|                                     sum_3_out|       pointer|
|sum_3_out_ap_vld      |  out|    1|      ap_vld|                                     sum_3_out|       pointer|
|xt_address0           |  out|   10|   ap_memory|                                            xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                                            xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                                            xt|         array|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

