(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 3 16 19 34 41)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
              (property PIN_BUSNAME (string "out<1:24>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell ODDR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port C0
              (direction INPUT)
            )
            (port C1
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK2X180
              (direction OUTPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell SRL16
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DSP48A1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CECARRYIN
              (direction INPUT)
            )
            (port RSTC
              (direction INPUT)
            )
            (port RSTCARRYIN
              (direction INPUT)
            )
            (port CED
              (direction INPUT)
            )
            (port RSTD
              (direction INPUT)
            )
            (port CEOPMODE
              (direction INPUT)
            )
            (port CEC
              (direction INPUT)
            )
            (port CARRYOUTF
              (direction OUTPUT)
            )
            (port RSTOPMODE
              (direction INPUT)
            )
            (port RSTM
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CEM
              (direction INPUT)
            )
            (port CEB
              (direction INPUT)
            )
            (port CARRYIN
              (direction INPUT)
            )
            (port CEP
              (direction INPUT)
            )
            (port CEA
              (direction INPUT)
            )
            (port CARRYOUT
              (direction OUTPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port RSTP
              (direction INPUT)
            )
            (port (rename B_17_ "B<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename B_16_ "B<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename B_15_ "B<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename B_14_ "B<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename B_13_ "B<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename B_12_ "B<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename B_11_ "B<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename B_10_ "B<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename B_9_ "B<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename B_8_ "B<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename B_7_ "B<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename B_6_ "B<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename B_5_ "B<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename B_4_ "B<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename B_3_ "B<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename B_2_ "B<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename B_1_ "B<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename B_0_ "B<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename BCOUT_17_ "BCOUT<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename BCOUT_16_ "BCOUT<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename BCOUT_15_ "BCOUT<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename BCOUT_14_ "BCOUT<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename BCOUT_13_ "BCOUT<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename BCOUT_12_ "BCOUT<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename BCOUT_11_ "BCOUT<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename BCOUT_10_ "BCOUT<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename BCOUT_9_ "BCOUT<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename BCOUT_8_ "BCOUT<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename BCOUT_7_ "BCOUT<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename BCOUT_6_ "BCOUT<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename BCOUT_5_ "BCOUT<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename BCOUT_4_ "BCOUT<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename BCOUT_3_ "BCOUT<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename BCOUT_2_ "BCOUT<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename BCOUT_1_ "BCOUT<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename BCOUT_0_ "BCOUT<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCIN_47_ "PCIN<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PCIN_46_ "PCIN<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PCIN_45_ "PCIN<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PCIN_44_ "PCIN<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PCIN_43_ "PCIN<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PCIN_42_ "PCIN<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PCIN_41_ "PCIN<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PCIN_40_ "PCIN<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PCIN_39_ "PCIN<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PCIN_38_ "PCIN<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PCIN_37_ "PCIN<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PCIN_36_ "PCIN<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PCIN_35_ "PCIN<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PCIN_34_ "PCIN<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PCIN_33_ "PCIN<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PCIN_32_ "PCIN<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PCIN_31_ "PCIN<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename PCIN_30_ "PCIN<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCIN_29_ "PCIN<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename PCIN_28_ "PCIN<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename PCIN_27_ "PCIN<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename PCIN_26_ "PCIN<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename PCIN_25_ "PCIN<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename PCIN_24_ "PCIN<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename PCIN_23_ "PCIN<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename PCIN_22_ "PCIN<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename PCIN_21_ "PCIN<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename PCIN_20_ "PCIN<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename PCIN_19_ "PCIN<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename PCIN_18_ "PCIN<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename PCIN_17_ "PCIN<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename PCIN_16_ "PCIN<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename PCIN_15_ "PCIN<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename PCIN_14_ "PCIN<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename PCIN_13_ "PCIN<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename PCIN_12_ "PCIN<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename PCIN_11_ "PCIN<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename PCIN_10_ "PCIN<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename PCIN_9_ "PCIN<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename PCIN_8_ "PCIN<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename PCIN_7_ "PCIN<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename PCIN_6_ "PCIN<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename PCIN_5_ "PCIN<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename PCIN_4_ "PCIN<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename PCIN_3_ "PCIN<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename PCIN_2_ "PCIN<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename PCIN_1_ "PCIN<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename PCIN_0_ "PCIN<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename C_47_ "C<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename C_46_ "C<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename C_45_ "C<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename C_44_ "C<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename C_43_ "C<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename C_42_ "C<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename C_41_ "C<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename C_40_ "C<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename C_39_ "C<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename C_38_ "C<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename C_37_ "C<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename C_36_ "C<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename C_35_ "C<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename C_34_ "C<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename C_33_ "C<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename C_32_ "C<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename C_31_ "C<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename C_30_ "C<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename C_29_ "C<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename C_28_ "C<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename C_27_ "C<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename C_26_ "C<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename C_25_ "C<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename C_24_ "C<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename C_23_ "C<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename C_22_ "C<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename C_21_ "C<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename C_20_ "C<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename C_19_ "C<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename C_18_ "C<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename C_17_ "C<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename C_16_ "C<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename C_15_ "C<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename C_14_ "C<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename C_13_ "C<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename C_12_ "C<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename C_11_ "C<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename C_10_ "C<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename C_9_ "C<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename C_8_ "C<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename C_7_ "C<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename C_6_ "C<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename C_5_ "C<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename C_4_ "C<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename C_3_ "C<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename C_2_ "C<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename C_1_ "C<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename C_0_ "C<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename P_47_ "P<47>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename P_46_ "P<46>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename P_45_ "P<45>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename P_44_ "P<44>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename P_43_ "P<43>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename P_42_ "P<42>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename P_41_ "P<41>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename P_40_ "P<40>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename P_39_ "P<39>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename P_38_ "P<38>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename P_37_ "P<37>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename P_36_ "P<36>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename P_35_ "P<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename P_34_ "P<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename P_33_ "P<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename P_32_ "P<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename P_31_ "P<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename P_30_ "P<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename P_29_ "P<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename P_28_ "P<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename P_27_ "P<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename P_26_ "P<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename P_25_ "P<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename P_24_ "P<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename P_23_ "P<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename P_22_ "P<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename P_21_ "P<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename P_20_ "P<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename P_19_ "P<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename P_18_ "P<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename P_17_ "P<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename P_16_ "P<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename P_15_ "P<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename P_14_ "P<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename P_13_ "P<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename P_12_ "P<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename P_11_ "P<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename P_10_ "P<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename P_9_ "P<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename P_8_ "P<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename P_7_ "P<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename P_6_ "P<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename P_5_ "P<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename P_4_ "P<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename P_3_ "P<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename P_2_ "P<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename P_1_ "P<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename P_0_ "P<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename OPMODE_7_ "OPMODE<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename OPMODE_6_ "OPMODE<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename OPMODE_5_ "OPMODE<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename OPMODE_4_ "OPMODE<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename OPMODE_3_ "OPMODE<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename OPMODE_2_ "OPMODE<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename OPMODE_1_ "OPMODE<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename OPMODE_0_ "OPMODE<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename D_17_ "D<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename D_16_ "D<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename D_15_ "D<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename D_14_ "D<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename D_13_ "D<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename D_12_ "D<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename D_11_ "D<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename D_10_ "D<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename D_9_ "D<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename D_8_ "D<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename D_7_ "D<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename D_6_ "D<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename D_5_ "D<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename D_4_ "D<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename D_3_ "D<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename D_2_ "D<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename D_1_ "D<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename D_0_ "D<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCOUT_47_ "PCOUT<47>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PCOUT_46_ "PCOUT<46>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PCOUT_45_ "PCOUT<45>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PCOUT_44_ "PCOUT<44>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PCOUT_43_ "PCOUT<43>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PCOUT_42_ "PCOUT<42>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PCOUT_41_ "PCOUT<41>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PCOUT_40_ "PCOUT<40>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PCOUT_39_ "PCOUT<39>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PCOUT_38_ "PCOUT<38>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PCOUT_37_ "PCOUT<37>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PCOUT_36_ "PCOUT<36>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PCOUT_35_ "PCOUT<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PCOUT_34_ "PCOUT<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PCOUT_33_ "PCOUT<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PCOUT_32_ "PCOUT<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PCOUT_31_ "PCOUT<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename PCOUT_30_ "PCOUT<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCOUT_29_ "PCOUT<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename PCOUT_28_ "PCOUT<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename PCOUT_27_ "PCOUT<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename PCOUT_26_ "PCOUT<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename PCOUT_25_ "PCOUT<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename PCOUT_24_ "PCOUT<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename PCOUT_23_ "PCOUT<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename PCOUT_22_ "PCOUT<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename PCOUT_21_ "PCOUT<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename PCOUT_20_ "PCOUT<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename PCOUT_19_ "PCOUT<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename PCOUT_18_ "PCOUT<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename PCOUT_17_ "PCOUT<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename PCOUT_16_ "PCOUT<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename PCOUT_15_ "PCOUT<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename PCOUT_14_ "PCOUT<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename PCOUT_13_ "PCOUT<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename PCOUT_12_ "PCOUT<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename PCOUT_11_ "PCOUT<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename PCOUT_10_ "PCOUT<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename PCOUT_9_ "PCOUT<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename PCOUT_8_ "PCOUT<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename PCOUT_7_ "PCOUT<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename PCOUT_6_ "PCOUT<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename PCOUT_5_ "PCOUT<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename PCOUT_4_ "PCOUT<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename PCOUT_3_ "PCOUT<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename PCOUT_2_ "PCOUT<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename PCOUT_1_ "PCOUT<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename PCOUT_0_ "PCOUT<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename A_17_ "A<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename A_16_ "A<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename A_15_ "A<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename A_14_ "A<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename A_13_ "A<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename A_12_ "A<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename A_11_ "A<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename A_10_ "A<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename A_9_ "A<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename A_8_ "A<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename A_7_ "A<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename A_6_ "A<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename A_5_ "A<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename A_4_ "A<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename A_3_ "A<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename A_2_ "A<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename A_1_ "A<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename A_0_ "A<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename M_35_ "M<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename M_34_ "M<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename M_33_ "M<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename M_32_ "M<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename M_31_ "M<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename M_30_ "M<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename M_29_ "M<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename M_28_ "M<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename M_27_ "M<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename M_26_ "M<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename M_25_ "M<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename M_24_ "M<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename M_23_ "M<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename M_22_ "M<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename M_21_ "M<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename M_20_ "M<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename M_19_ "M<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename M_18_ "M<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename M_17_ "M<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename M_16_ "M<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename M_15_ "M<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename M_14_ "M<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename M_13_ "M<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename M_12_ "M<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename M_11_ "M<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename M_10_ "M<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename M_9_ "M<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename M_8_ "M<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename M_7_ "M<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename M_6_ "M<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename M_5_ "M<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename M_4_ "M<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename M_3_ "M<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename M_2_ "M<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename M_1_ "M<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename M_0_ "M<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell char_rom_def
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename dout "dout<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename addr "addr<8:0>") 9)
              (direction INPUT))
          )
      )
    )
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk_i
              (direction INPUT)
            )
            (port reset_n_i
              (direction INPUT)
            )
            (port direct_mode_i
              (direction INPUT)
            )
            (port vga_hsync_o
              (direction OUTPUT)
            )
            (port vga_vsync_o
              (direction OUTPUT)
            )
            (port blank_o
              (direction OUTPUT)
            )
            (port pix_clock_o
              (direction OUTPUT)
            )
            (port psave_o
              (direction OUTPUT)
            )
            (port sync_o
              (direction OUTPUT)
            )
            (port (array (rename display_mode_i "display_mode_i<1:0>") 2)
              (direction INPUT))
            (port (array (rename red_o "red_o<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename green_o "green_o<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename blue_o "blue_o<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx45-2-fgg676")
            (property TYPE (string "top") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:display_mode_i<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:red_o<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:green_o<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:blue_o<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property X_CORE_INFO (string "blkmemsp_v6_2, Xilinx CORE Generator 10.1") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "dcm25MHz,clk_wiz_v3_6,{component_name=dcm25MHz,use_phase_alignment=false,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=DCM_SP,num_out_clk=1,clkin1_period=37.037,clkin2_period=37.037,use_power_down=false,use_reset=true,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=MANUAL,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "24:OUTPUT:out<1:24>") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clk5m_inst
              (viewRef view_1 (cellRef ODDR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property DDR_ALIGNMENT (string "NONE") (owner "Xilinx"))
              (property SRTYPE (string "SYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_res_1_dcm25_i_clkin1_buf "vga_top_i/vga_i/res_1.dcm25_i/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst "vga_top_i/vga_i/res_1.dcm25_i/dcm_sp_inst")
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 27) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 25) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "37.037") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "NONE") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property FACTORY_JF (string "1100000010000000") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_res_1_dcm25_i_clkout1_buf "vga_top_i/vga_i/res_1.dcm25_i/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_SRL16_inst "vga_top_i/vga_i/SRL16_inst")
              (viewRef view_1 (cellRef SRL16 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0 "vga_top_i/char_rom_i/Mmux_rom_mux_output_o_3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1 "vga_top_i/char_rom_i/Mmux_rom_mux_output_o_4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_char_rom_i_Mmux_rom_mux_output_o_2_f7 "vga_top_i/char_rom_i/Mmux_rom_mux_output_o_2_f7")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_Maddsub_n0103 "vga_top_i/Maddsub_n0103")
              (viewRef view_1 (cellRef DSP48A1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:OPMODE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:OUTPUT:BCOUT<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:PCOUT<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:PCIN<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:BCIN<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:B<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:C<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:P<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:D<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:A<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:OUTPUT:M<35:0>") (owner "Xilinx"))
              (property A0REG (integer 0) (owner "Xilinx"))
              (property A1REG (integer 0) (owner "Xilinx"))
              (property B0REG (integer 0) (owner "Xilinx"))
              (property B1REG (integer 0) (owner "Xilinx"))
              (property DREG (integer 0) (owner "Xilinx"))
              (property MREG (integer 0) (owner "Xilinx"))
              (property PREG (integer 0) (owner "Xilinx"))
              (property CREG (integer 1) (owner "Xilinx"))
              (property OPMODEREG (integer 0) (owner "Xilinx"))
              (property CARRYINREG (integer 0) (owner "Xilinx"))
              (property CARRYOUTREG (integer 0) (owner "Xilinx"))
              (property CARRYINSEL (string "OPMODE5") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_Maddsub_n0100 "vga_top_i/Maddsub_n0100")
              (viewRef view_1 (cellRef DSP48A1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:OPMODE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:OUTPUT:BCOUT<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:PCOUT<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:PCIN<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:BCIN<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:B<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:C<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:P<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:D<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:A<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:OUTPUT:M<35:0>") (owner "Xilinx"))
              (property A0REG (integer 0) (owner "Xilinx"))
              (property A1REG (integer 0) (owner "Xilinx"))
              (property B0REG (integer 0) (owner "Xilinx"))
              (property B1REG (integer 0) (owner "Xilinx"))
              (property DREG (integer 0) (owner "Xilinx"))
              (property MREG (integer 0) (owner "Xilinx"))
              (property PREG (integer 0) (owner "Xilinx"))
              (property CREG (integer 1) (owner "Xilinx"))
              (property OPMODEREG (integer 0) (owner "Xilinx"))
              (property CARRYINREG (integer 0) (owner "Xilinx"))
              (property CARRYOUTREG (integer 0) (owner "Xilinx"))
              (property CARRYINSEL (string "OPMODE5") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_locked_del_reg_r_renamed_2 "vga_top_i/vga_i/locked_del_reg_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_active_pixel_s_renamed_3 "vga_top_i/active_pixel_s")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_8__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_7__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_6__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_5__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_4__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_3__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_2__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_1__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_0__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0__ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_8__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_7__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_6__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_5__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_4__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_3__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_2__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_1__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_0__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0__ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_0 "vga_top_i/vga_i/vga_sync_i/h_count_r_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_0 "vga_top_i/vga_i/vga_sync_i/v_count_r_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_9 "vga_top_i/vga_i/vga_sync_i/h_count_r_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_7 "vga_top_i/vga_i/vga_sync_i/h_count_r_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_6 "vga_top_i/vga_i/vga_sync_i/h_count_r_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_8 "vga_top_i/vga_i/vga_sync_i/h_count_r_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_5 "vga_top_i/vga_i/vga_sync_i/h_count_r_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_4 "vga_top_i/vga_i/vga_sync_i/h_count_r_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_2 "vga_top_i/vga_i/vga_sync_i/h_count_r_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_1 "vga_top_i/vga_i/vga_sync_i/h_count_r_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_h_count_r_3 "vga_top_i/vga_i/vga_sync_i/h_count_r_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_9 "vga_top_i/vga_i/vga_sync_i/v_count_r_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_8 "vga_top_i/vga_i/vga_sync_i/v_count_r_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_7 "vga_top_i/vga_i/vga_sync_i/v_count_r_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_6 "vga_top_i/vga_i/vga_sync_i/v_count_r_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_4 "vga_top_i/vga_i/vga_sync_i/v_count_r_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_3 "vga_top_i/vga_i/vga_sync_i/v_count_r_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_5 "vga_top_i/vga_i/vga_sync_i/v_count_r_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_2 "vga_top_i/vga_i/vga_sync_i/v_count_r_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_v_count_r_1 "vga_top_i/vga_i/vga_sync_i/v_count_r_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_blue_r_0 "vga_top_i/vga_i/vga_sync_i/blue_r_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_green_r_0 "vga_top_i/vga_i/vga_sync_i/green_r_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_vert_sync_out_r_renamed_4 "vga_top_i/vga_i/vga_sync_i/vert_sync_out_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r_renamed_5 "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r_renamed_6 "vga_top_i/vga_i/vga_sync_i/vert_sync_out_d_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r_renamed_7 "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_d_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_sync_r_renamed_8 "vga_top_i/vga_i/vga_sync_i/sync_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_blank_r_renamed_9 "vga_top_i/vga_i/vga_sync_i/blank_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_psave_r_renamed_10 "vga_top_i/vga_i/vga_sync_i/psave_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11 "vga_top_i/vga_i/vga_sync_i/vert_sync_r")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_r_renamed_12 "vga_top_i/vga_i/vga_sync_i/horiz_sync_r")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_sync_d_r_renamed_13 "vga_top_i/vga_i/vga_sync_i/sync_d_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_blank_d_r_renamed_14 "vga_top_i/vga_i/vga_sync_i/blank_d_r")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_psave_d_r_renamed_15 "vga_top_i/vga_i/vga_sync_i/psave_d_r")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16 "dir_pixel_column[10]_GND_5_o_LessThan_21_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___dir_pixel_column[10]_GND_5_o_LessThan_21_o11") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_AND_166_o11 "dir_pixel_column[10]_GND_5_o_AND_166_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___dir_pixel_column[10]_GND_5_o_AND_166_o11") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance Mmux_GND_5_o_PWR_5_o_MUX_203_o11
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF1110") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_148_o21 "GND_5_o_dir_pixel_column[10]_AND_148_o21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___GND_5_o_dir_pixel_column[10]_AND_148_o21") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_144_o21 "GND_5_o_dir_pixel_column[10]_AND_144_o21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___GND_5_o_dir_pixel_column[10]_AND_148_o21") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_OR_29_o31 "dir_pixel_column[10]_GND_5_o_OR_29_o31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___dir_pixel_column[10]_GND_5_o_OR_29_o31") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_144_o1 "GND_5_o_dir_pixel_column[10]_AND_144_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0880888008800880") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_LessThan_59_o11 "dir_pixel_column[10]_GND_5_o_LessThan_59_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0004000044444444") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_146_o1 "GND_5_o_dir_pixel_column[10]_AND_146_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0808082808080808") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_147_o1 "GND_5_o_dir_pixel_column[10]_AND_147_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0888088000880880") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_143_o1 "GND_5_o_dir_pixel_column[10]_AND_143_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0828082008080820") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11 "vga_top_i/Mmux_active_pixel_s_rom_out_s_MUX_75_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___vga_top_i/Mmux_active_pixel_s_rom_out_s_MUX_75_o11") (owner "Xilinx"))
              (property INIT (string "78D8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_display_mode_i_1__display_mode_i_1__OR_22_o1 "vga_top_i/display_mode_i[1]_display_mode_i[1]_OR_22_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___vga_top_i/Mmux_active_pixel_s_rom_out_s_MUX_75_o11") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1 "vga_top_i/vga_i/vga_sync_i/background_color_i[15]_dir_green_i[7]_mux_48_OUT<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___vga_top_i/vga_i/vga_sync_i/background_color_i[15]_dir_green_i[7]_mux_48_OUT<0>1") (owner "Xilinx"))
              (property INIT (string "88D8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1 "vga_top_i/vga_i/vga_sync_i/background_color_i[7]_dir_blue_i[7]_mux_51_OUT<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___vga_top_i/vga_i/vga_sync_i/background_color_i[15]_dir_green_i[7]_mux_48_OUT<0>1") (owner "Xilinx"))
              (property INIT (string "88D8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1 "vga_top_i/vga_i/vga_sync_i/GND_11_o_INV_7_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFF777777F") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_vert_sync_r11 "vga_top_i/vga_i/vga_sync_i/vert_sync_r11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_AND_183_o_SW0 "dir_pixel_column[10]_GND_5_o_AND_183_o_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___dir_red_7_D") (owner "Xilinx"))
              (property INIT (string "45") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17 "dir_pixel_column[10]_GND_5_o_AND_183_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2222222202020200") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18 "dir_pixel_column[10]_GND_5_o_AND_182_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA22220002") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19 "GND_5_o_dir_pixel_column[10]_AND_148_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000000240020002") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20 "dir_pixel_column[10]_GND_5_o_OR_29_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFEFEFE") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_145_o_SW0 "GND_5_o_dir_pixel_column[10]_AND_145_o_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___GND_5_o_dir_pixel_column[10]_AND_145_o_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21 "GND_5_o_dir_pixel_column[10]_AND_145_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1004100000040004") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW0 "vga_top_i/text_mem_i/index_t[30]_GND_22_o_LessThan_5_o1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0 "vga_top_i/vga_i/vga_sync_i/GND_11_o_BUS_0008_equal_24_o<11>_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFDFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__ "vga_top_i/vga_i/vga_sync_i/GND_11_o_BUS_0008_equal_24_o<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000200000") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22 "vga_top_i/vga_i/vga_sync_i/active_frame1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame2_renamed_23 "vga_top_i/vga_i/vga_sync_i/active_frame2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24 "vga_top_i/vga_i/vga_sync_i/active_frame3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA8888888") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25 "vga_top_i/vga_i/vga_sync_i/active_frame4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___GND_5_o_dir_pixel_column[10]_AND_145_o_SW0") (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26 "vga_top_i/vga_i/vga_sync_i/active_frame5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___vga_top_i/vga_i/vga_sync_i/active_frame5") (owner "Xilinx"))
              (property INIT (string "FFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27 "vga_top_i/vga_i/vga_sync_i/active_frame6")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_active_frame7 "vga_top_i/vga_i/vga_sync_i/active_frame7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAEAAAEFFFFAAAE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i__n02422_SW0 "vga_top_i/vga_i/vga_sync_i/_n02422_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___vga_top_i/vga_i/vga_sync_i/active_frame5") (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i__n02422 "vga_top_i/vga_i/vga_sync_i/_n02422")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0111111111111111") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0 "vga_top_i/vga_i/vga_sync_i/GND_11_o_INV_11_o_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFBDFF") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28 "vga_top_i/vga_i/vga_sync_i/GND_11_o_INV_11_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF7FFF") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_val_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFEEE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_val")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88888880FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_SW0 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_val_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___dir_pixel_column[10]_GND_5_o_OR_29_o31") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_val")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88808080FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW0 "vga_top_i/graphics_mem_i/index_0_t[30]_GND_40_o_LessThan_8_o1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename display_mode_i_1_IBUF_renamed_31 "display_mode_i_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename display_mode_i_0_IBUF_renamed_32 "display_mode_i_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_n_i_IBUF_renamed_33 "reset_n_i_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename direct_mode_i_IBUF_renamed_34 "direct_mode_i_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance red_o_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance green_o_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blue_o_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vga_hsync_o_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vga_vsync_o_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance blank_o_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pix_clock_o_OBUF_renamed_35 "pix_clock_o_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance psave_o_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sync_o_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_red_r_0 "vga_top_i/vga_i/vga_sync_i/red_r_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__rt_renamed_36 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__rt_renamed_37 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__rt_renamed_38 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__rt_renamed_39 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__rt_renamed_40 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__rt_renamed_41 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__rt_renamed_42 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__rt_renamed_43 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__rt_renamed_44 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__rt_renamed_45 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__rt_renamed_46 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__rt_renamed_47 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__rt_renamed_48 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__rt_renamed_49 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__rt_renamed_50 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__rt_renamed_51 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__rt_renamed_52 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__rt_renamed_53 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index21 "vga_top_i/text_mem_i/Mmux_index21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index31 "vga_top_i/text_mem_i/Mmux_index31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_031 "vga_top_i/graphics_mem_i/Mmux_index_031")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_041 "vga_top_i/graphics_mem_i/Mmux_index_041")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index41 "vga_top_i/text_mem_i/Mmux_index41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000400040004") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index131 "vga_top_i/text_mem_i/Mmux_index131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000F0000010F0") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_021 "vga_top_i/graphics_mem_i/Mmux_index_021")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000F0000010F0") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_051 "vga_top_i/graphics_mem_i/Mmux_index_051")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000001100") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW1 "vga_top_i/text_mem_i/index_t[30]_GND_22_o_LessThan_5_o1_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index14 "vga_top_i/text_mem_i/Mmux_index14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index51 "vga_top_i/text_mem_i/Mmux_index51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index61 "vga_top_i/text_mem_i/Mmux_index61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index71 "vga_top_i/text_mem_i/Mmux_index71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index81 "vga_top_i/text_mem_i/Mmux_index81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index91 "vga_top_i/text_mem_i/Mmux_index91")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index101 "vga_top_i/text_mem_i/Mmux_index101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index111 "vga_top_i/text_mem_i/Mmux_index111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mmux_index121 "vga_top_i/text_mem_i/Mmux_index121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW1 "vga_top_i/graphics_mem_i/index_0_t[30]_GND_40_o_LessThan_8_o1_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_015 "vga_top_i/graphics_mem_i/Mmux_index_015")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_061 "vga_top_i/graphics_mem_i/Mmux_index_061")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_071 "vga_top_i/graphics_mem_i/Mmux_index_071")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_081 "vga_top_i/graphics_mem_i/Mmux_index_081")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_091 "vga_top_i/graphics_mem_i/Mmux_index_091")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_0101 "vga_top_i/graphics_mem_i/Mmux_index_0101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_0111 "vga_top_i/graphics_mem_i/Mmux_index_0111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_0121 "vga_top_i/graphics_mem_i/Mmux_index_0121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_0131 "vga_top_i/graphics_mem_i/Mmux_index_0131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mmux_index_0141 "vga_top_i/graphics_mem_i/Mmux_index_0141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000A002A000A00AA") (owner "Xilinx"))
            )
            (instance (rename dir_green_7_renamed_54 "dir_green_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename dir_blue_7_G_renamed_55 "dir_blue_7_G")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___dir_blue_7_G") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename dir_blue_7_D_renamed_56 "dir_blue_7_D")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___dir_blue_7_G") (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (instance (rename dir_blue_7_renamed_57 "dir_blue_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename dir_red_7_renamed_58 "dir_red_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59 "vga_top_i/vga_i/vga_sync_i/red_r_0_glue_set")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE54") (owner "Xilinx"))
            )
            (instance (rename GND_5_o_dir_pixel_column_10__AND_148_o_SW0 "GND_5_o_dir_pixel_column[10]_AND_148_o_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___dir_pixel_column[10]_GND_5_o_LessThan_21_o11") (owner "Xilinx"))
              (property INIT (string "EAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename dir_pixel_column_10__GND_5_o_OR_29_o_SW0 "dir_pixel_column[10]_GND_5_o_OR_29_o_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1110011010101010") (owner "Xilinx"))
            )
            (instance (rename dir_red_7_D_renamed_60 "dir_red_7_D")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___dir_red_7_D") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename dir_green_7_G_renamed_61 "dir_green_7_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___dir_pixel_column[10]_GND_5_o_AND_166_o11") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_lut_0__INV_0 "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_lut_0__INV_0 "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pix_clock_n1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_rst_n_i_inv1_INV_0 "vga_top_i/vga_i/rst_n_i_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_vga_i_vga_sync_i_rst_n_i_inv1_INV_0 "vga_top_i/vga_i/vga_sync_i/rst_n_i_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_top_i_text_mem_i_Mram_text_mem2 "vga_top_i/text_mem_i/Mram_text_mem2")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_graphics_mem_i_Mram_graphics_mem32 "vga_top_i/graphics_mem_i/Mram_graphics_mem32")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
            )
            (instance (rename vga_top_i_char_rom_i_BRAM_MEM_I "vga_top_i/char_rom_i/BRAM_MEM_I")
              (viewRef view_1 (cellRef char_rom_def (libraryRef top_lib)))
              (property BUS_INFO (string "8:OUTPUT:dout<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "9:INPUT:addr<8:0>") (owner "Xilinx"))
            )
            (net display_mode_i_1_IBUF
              (joined
                (portRef I0 (instanceRef vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11))
                (portRef I1 (instanceRef vga_top_i_display_mode_i_1__display_mode_i_1__OR_22_o1))
                (portRef O (instanceRef display_mode_i_1_IBUF_renamed_31))
              )
            )
            (net display_mode_i_0_IBUF
              (joined
                (portRef I3 (instanceRef vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11))
                (portRef I0 (instanceRef vga_top_i_display_mode_i_1__display_mode_i_1__OR_22_o1))
                (portRef O (instanceRef display_mode_i_0_IBUF_renamed_32))
              )
            )
            (net clk_i
              (joined
                (portRef clk_i)
                (portRef I (instanceRef vga_top_i_vga_i_res_1_dcm25_i_clkin1_buf))
              )
            )
            (net reset_n_i_IBUF
              (joined
                (portRef O (instanceRef reset_n_i_IBUF_renamed_33))
                (portRef I (instanceRef vga_top_i_vga_i_rst_n_i_inv1_INV_0))
              )
            )
            (net direct_mode_i_IBUF
              (joined
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1))
                (portRef O (instanceRef direct_mode_i_IBUF_renamed_34))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59))
              )
            )
            (net (rename dir_pixel_column_10_ "dir_pixel_column<10>")
              (joined
                (portRef C_10_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef G (instanceRef XST_GND))
                (portRef D1 (instanceRef clk5m_inst))
                (portRef R (instanceRef clk5m_inst))
                (portRef S (instanceRef clk5m_inst))
                (portRef OPMODE_4_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_6_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_11_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_12_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_13_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_14_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_15_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_16_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_17_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_18_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_19_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_20_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_21_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_22_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_23_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_24_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_25_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_26_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_27_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_28_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_29_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_30_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_31_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_32_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_33_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_34_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_35_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_36_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_37_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_38_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_39_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_40_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_41_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_42_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_43_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_44_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_45_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_46_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C_47_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CEA (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTA (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CEB (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTB (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CED (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTD (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CEM (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTM (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CEP (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTP (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CEOPMODE (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTOPMODE (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CECARRYIN (instanceRef vga_top_i_Maddsub_n0100))
                (portRef RSTCARRYIN (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_1_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_7_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_5_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef CARRYIN (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_11_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_12_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_13_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_14_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_15_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_16_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_17_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_0_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_1_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_2_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_3_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_4_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_5_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_6_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_8_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_10_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_11_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_12_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_13_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_14_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_15_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_16_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_17_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_8_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_9_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_10_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_11_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_12_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_13_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_14_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_15_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_16_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_17_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_18_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_19_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_20_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_21_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_22_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_23_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_24_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_25_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_26_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_27_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_28_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_29_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_30_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_31_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_32_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_33_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_34_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_35_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_36_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_37_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_38_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_39_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_40_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_41_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_42_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_43_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_44_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_45_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_46_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_47_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEA (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTA (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEB (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTB (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CED (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTD (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEM (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTM (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEP (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTP (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEOPMODE (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTOPMODE (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CECARRYIN (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTCARRYIN (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CARRYIN (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_8_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_9_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_10_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_11_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_12_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_13_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_14_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_15_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_16_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef B_17_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_8_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_9_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_10_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_11_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_12_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_13_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_14_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_15_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_16_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_17_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CLKFB (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef DSSEN (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef PSCLK (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef PSEN (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef PSINCDEC (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_0__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_0__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__))
                (portRef B_10_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef dir_blue_7_G_renamed_55))
                (portRef I2 (instanceRef dir_blue_7_D_renamed_56))
                (portRef (member ADDRA 12) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 11) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 10) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 9) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 8) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 7) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 6) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 5) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 4) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 3) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 2) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 1) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 0) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member DIA 31) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member DIA 30) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef REGCEA (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef REGCEB (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef RSTA (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef RSTB (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEA 3) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEA 2) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEA 1) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEA 0) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEB 3) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEB 2) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEB 1) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member WEB 0) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member ADDRA 13) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 12) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 11) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 10) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 9) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 8) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 7) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 6) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 5) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 4) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 3) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 2) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 1) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member ADDRA 0) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member DIA 31) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef REGCEA (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef REGCEB (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef RSTA (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef RSTB (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEA 3) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEA 2) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEA 1) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEA 0) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEB 3) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEB 2) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEB 1) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef (member WEB 0) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef D_17_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_16_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_15_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_14_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_13_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_12_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_11_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_10_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_9_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_8_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef D_17_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_16_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_15_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_14_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_13_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_12_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_11_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_10_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_9_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_8_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_7_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_6_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_5_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_4_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_3_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_2_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_1_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef D_0_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_9_ "vga_top_i/vga_i/vga_sync_i/h_count_r<9>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_9))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o21))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o21))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__rt_renamed_52))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_8_ "vga_top_i/vga_i/vga_sync_i/h_count_r<8>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_8))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o21))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o21))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o31))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422_SW0))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__rt_renamed_36))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_7_ "vga_top_i/vga_i/vga_sync_i/h_count_r<7>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_7))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o31))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__rt_renamed_37))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_6_ "vga_top_i/vga_i/vga_sync_i/h_count_r<6>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_6))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I5 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__rt_renamed_38))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_5_ "vga_top_i/vga_i/vga_sync_i/h_count_r<5>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_5))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_SW0))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__rt_renamed_39))
                (portRef I5 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_4_ "vga_top_i/vga_i/vga_sync_i/h_count_r<4>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_4))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_SW0))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__rt_renamed_40))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_3_ "vga_top_i/vga_i/vga_sync_i/h_count_r<3>")
              (joined
                (portRef S (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_2_f7))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_3))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__rt_renamed_41))
                (portRef I2 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_2_ "vga_top_i/vga_i/vga_sync_i/h_count_r<2>")
              (joined
                (portRef I0 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef I0 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_2))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__rt_renamed_42))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_1_ "vga_top_i/vga_i/vga_sync_i/h_count_r<1>")
              (joined
                (portRef I1 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef I1 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_1))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__rt_renamed_43))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_h_count_r_0_ "vga_top_i/vga_i/vga_sync_i/h_count_r<0>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_0))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I3 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
                (portRef I (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_lut_0__INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_red_r_0_ "vga_top_i/vga_i/vga_sync_i/red_r<0>")
              (joined
                (portRef I (instanceRef red_o_7_OBUF))
                (portRef I (instanceRef red_o_6_OBUF))
                (portRef I (instanceRef red_o_5_OBUF))
                (portRef I (instanceRef red_o_4_OBUF))
                (portRef I (instanceRef red_o_3_OBUF))
                (portRef I (instanceRef red_o_2_OBUF))
                (portRef I (instanceRef red_o_1_OBUF))
                (portRef I (instanceRef red_o_0_OBUF))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_green_r_0_ "vga_top_i/vga_i/vga_sync_i/green_r<0>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_green_r_0))
                (portRef I (instanceRef green_o_7_OBUF))
                (portRef I (instanceRef green_o_6_OBUF))
                (portRef I (instanceRef green_o_5_OBUF))
                (portRef I (instanceRef green_o_4_OBUF))
                (portRef I (instanceRef green_o_3_OBUF))
                (portRef I (instanceRef green_o_2_OBUF))
                (portRef I (instanceRef green_o_1_OBUF))
                (portRef I (instanceRef green_o_0_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_blue_r_0_ "vga_top_i/vga_i/vga_sync_i/blue_r<0>")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_blue_r_0))
                (portRef I (instanceRef blue_o_7_OBUF))
                (portRef I (instanceRef blue_o_6_OBUF))
                (portRef I (instanceRef blue_o_5_OBUF))
                (portRef I (instanceRef blue_o_4_OBUF))
                (portRef I (instanceRef blue_o_3_OBUF))
                (portRef I (instanceRef blue_o_2_OBUF))
                (portRef I (instanceRef blue_o_1_OBUF))
                (portRef I (instanceRef blue_o_0_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r_renamed_5))
                (portRef I (instanceRef vga_hsync_o_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_vert_sync_out_r "vga_top_i/vga_i/vga_sync_i/vert_sync_out_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_r_renamed_4))
                (portRef I (instanceRef vga_vsync_o_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_blank_r "vga_top_i/vga_i/vga_sync_i/blank_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_blank_r_renamed_9))
                (portRef I (instanceRef blank_o_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_clk_s "vga_top_i/vga_i/clk_s")
              (joined
                (portRef C0 (instanceRef clk5m_inst))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_psave_d_r_renamed_15))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_blank_d_r_renamed_14))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_sync_d_r_renamed_13))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_r_renamed_12))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_psave_r_renamed_10))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_blank_r_renamed_9))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_sync_r_renamed_8))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r_renamed_7))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r_renamed_6))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r_renamed_5))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_r_renamed_4))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_green_r_0))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_blue_r_0))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_1))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_2))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_5))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_3))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_4))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_6))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_7))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_8))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_9))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_3))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_1))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_2))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_4))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_5))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_8))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_6))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_7))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_9))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_0))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_0))
                (portRef C (instanceRef vga_top_i_vga_i_locked_del_reg_r_renamed_2))
                (portRef CLK (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef O (instanceRef vga_top_i_vga_i_res_1_dcm25_i_clkout1_buf))
                (portRef CLK (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CLK (instanceRef vga_top_i_Maddsub_n0100))
                (portRef C (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0))
                (portRef I (instanceRef pix_clock_n1_INV_0))
                (portRef CLKA (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef CLKB (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef CLKA (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef CLKB (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef clk (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_psave_r "vga_top_i/vga_i/vga_sync_i/psave_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_psave_r_renamed_10))
                (portRef I (instanceRef psave_o_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_sync_r "vga_top_i/vga_i/vga_sync_i/sync_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_sync_r_renamed_8))
                (portRef I (instanceRef sync_o_OBUF))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_LessThan_59_o "dir_pixel_column[10]_GND_5_o_LessThan_59_o")
              (joined
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_AND_166_o11))
                (portRef I4 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I5 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef I2 (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net pix_clock_o_OBUF
              (joined
                (portRef Q (instanceRef clk5m_inst))
                (portRef I (instanceRef pix_clock_o_OBUF_renamed_35))
              )
            )
            (net pix_clock_n
              (joined
                (portRef C1 (instanceRef clk5m_inst))
                (portRef O (instanceRef pix_clock_n1_INV_0))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_OR_29_o "dir_pixel_column[10]_GND_5_o_OR_29_o")
              (joined
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
                (portRef G (instanceRef dir_red_7_renamed_58))
                (portRef I0 (instanceRef dir_red_7_D_renamed_60))
                (portRef I4 (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net GND_5_o_PWR_5_o_MUX_203_o
              (joined
                (portRef O (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef I1 (instanceRef dir_red_7_D_renamed_60))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_143_o "GND_5_o_dir_pixel_column[10]_AND_143_o")
              (joined
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_AND_166_o11))
                (portRef I5 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I5 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef I3 (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_144_o "GND_5_o_dir_pixel_column[10]_AND_144_o")
              (joined
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_AND_166_o11))
                (portRef I0 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I4 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef I0 (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_145_o "GND_5_o_dir_pixel_column[10]_AND_145_o")
              (joined
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_AND_166_o11))
                (portRef I1 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I1 (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_146_o "GND_5_o_dir_pixel_column[10]_AND_146_o")
              (joined
                (portRef I2 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_SW0))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_147_o "GND_5_o_dir_pixel_column[10]_AND_147_o")
              (joined
                (portRef I3 (instanceRef Mmux_GND_5_o_PWR_5_o_MUX_203_o11))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_SW0))
                (portRef I0 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_148_o "GND_5_o_dir_pixel_column[10]_AND_148_o")
              (joined
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_SW0))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef I2 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_AND_182_o "dir_pixel_column[10]_GND_5_o_AND_182_o")
              (joined
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
                (portRef I2 (instanceRef dir_blue_7_G_renamed_55))
                (portRef I1 (instanceRef dir_blue_7_D_renamed_56))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_AND_183_o "dir_pixel_column[10]_GND_5_o_AND_183_o")
              (joined
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I1 (instanceRef dir_blue_7_G_renamed_55))
                (portRef I0 (instanceRef dir_blue_7_D_renamed_56))
              )
            )
            (net dir_green_7
              (joined
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1))
                (portRef Q (instanceRef dir_green_7_renamed_54))
              )
            )
            (net dir_blue_7
              (joined
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1))
                (portRef Q (instanceRef dir_blue_7_renamed_57))
              )
            )
            (net dir_red_7
              (joined
                (portRef Q (instanceRef dir_red_7_renamed_58))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59))
              )
            )
            (net show_frame
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef clk5m_inst))
                (portRef D0 (instanceRef clk5m_inst))
                (portRef OPMODE_0_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_2_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_3_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_7_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef A_9_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef OPMODE_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef OPMODE_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef A0 (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef A1 (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef A2 (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef A3 (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0__))
                (portRef DI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0__))
                (portRef CEC (instanceRef vga_top_i_Maddsub_n0103))
                (portRef CEC (instanceRef vga_top_i_Maddsub_n0100))
                (portRef ENA (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef ENB (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef ENA (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
                (portRef ENB (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_LessThan_21_o11 "dir_pixel_column[10]_GND_5_o_LessThan_21_o11")
              (joined
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_LessThan_21_o11_renamed_16))
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I4 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
                (portRef I4 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
                (portRef I4 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net (rename dir_pixel_column_10__GND_5_o_LessThan_15_o11 "dir_pixel_column[10]_GND_5_o_LessThan_15_o11")
              (joined
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o31))
                (portRef I1 (instanceRef dir_pixel_column_10__GND_5_o_LessThan_59_o11))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_148_o2 "GND_5_o_dir_pixel_column[10]_AND_148_o2")
              (joined
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o21))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_146_o1))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_147_o1))
              )
            )
            (net (rename GND_5_o_dir_pixel_column_10__AND_144_o2 "GND_5_o_dir_pixel_column[10]_AND_144_o2")
              (joined
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o21))
                (portRef I1 (instanceRef GND_5_o_dir_pixel_column_10__AND_144_o1))
                (portRef I0 (instanceRef GND_5_o_dir_pixel_column_10__AND_143_o1))
              )
            )
            (net (rename vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3 "vga_top_i/char_rom_i/Mmux_rom_mux_output_o_3")
              (joined
                (portRef O (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef I1 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_2_f7))
              )
            )
            (net (rename vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4 "vga_top_i/char_rom_i/Mmux_rom_mux_output_o_4")
              (joined
                (portRef O (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef I0 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_2_f7))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_12_ "vga_top_i/text_mem_i/index<12>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef (member ADDRB 0) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_11_ "vga_top_i/text_mem_i/index<11>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index31))
                (portRef (member ADDRB 1) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_10_ "vga_top_i/text_mem_i/index<10>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index21))
                (portRef (member ADDRB 2) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_9_ "vga_top_i/text_mem_i/index<9>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index131))
                (portRef (member ADDRB 3) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_8_ "vga_top_i/text_mem_i/index<8>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index121))
                (portRef (member ADDRB 4) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_7_ "vga_top_i/text_mem_i/index<7>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef (member ADDRB 5) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_6_ "vga_top_i/text_mem_i/index<6>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef (member ADDRB 6) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_5_ "vga_top_i/text_mem_i/index<5>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef (member ADDRB 7) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_4_ "vga_top_i/text_mem_i/index<4>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef (member ADDRB 8) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_3_ "vga_top_i/text_mem_i/index<3>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef (member ADDRB 9) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_2_ "vga_top_i/text_mem_i/index<2>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef (member ADDRB 10) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_1_ "vga_top_i/text_mem_i/index<1>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef (member ADDRB 11) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_text_mem_i_index_0_ "vga_top_i/text_mem_i/index<0>")
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef (member ADDRB 12) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_0_ "vga_top_i/char_rom_i/rom_data<0>")
              (joined
                (portRef I3 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef (member dout 7) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_1_ "vga_top_i/char_rom_i/rom_data<1>")
              (joined
                (portRef I2 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef (member dout 6) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_2_ "vga_top_i/char_rom_i/rom_data<2>")
              (joined
                (portRef I4 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef (member dout 5) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_3_ "vga_top_i/char_rom_i/rom_data<3>")
              (joined
                (portRef I5 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_3_renamed_0))
                (portRef (member dout 4) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_4_ "vga_top_i/char_rom_i/rom_data<4>")
              (joined
                (portRef I3 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef (member dout 3) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_5_ "vga_top_i/char_rom_i/rom_data<5>")
              (joined
                (portRef I2 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef (member dout 2) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_6_ "vga_top_i/char_rom_i/rom_data<6>")
              (joined
                (portRef I4 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef (member dout 1) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_rom_i_rom_data_7_ "vga_top_i/char_rom_i/rom_data<7>")
              (joined
                (portRef I5 (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_4_renamed_1))
                (portRef (member dout 0) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_vga_i_res_1_dcm25_i_clkin1 "vga_top_i/vga_i/res_1.dcm25_i/clkin1")
              (joined
                (portRef CLKIN (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef O (instanceRef vga_top_i_vga_i_res_1_dcm25_i_clkin1_buf))
              )
            )
            (net (rename vga_top_i_vga_i_res_1_dcm25_i_clkfx "vga_top_i/vga_i/res_1.dcm25_i/clkfx")
              (joined
                (portRef I (instanceRef vga_top_i_vga_i_res_1_dcm25_i_clkout1_buf))
                (portRef CLKFX (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
              )
            )
            (net (rename vga_top_i_vga_i_locked_s "vga_top_i/vga_i/locked_s")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_SRL16_inst))
                (portRef LOCKED (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
              )
            )
            (net (rename vga_top_i_vga_i_locked_del_s "vga_top_i/vga_i/locked_del_s")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_locked_del_reg_r_renamed_2))
                (portRef Q (instanceRef vga_top_i_vga_i_SRL16_inst))
              )
            )
            (net (rename vga_top_i_vga_i_rst_n_i_inv "vga_top_i/vga_i/rst_n_i_inv")
              (joined
                (portRef R (instanceRef vga_top_i_vga_i_locked_del_reg_r_renamed_2))
                (portRef RST (instanceRef vga_top_i_vga_i_res_1_dcm25_i_dcm_sp_inst))
                (portRef O (instanceRef vga_top_i_vga_i_rst_n_i_inv1_INV_0))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_0_ "vga_top_i/txt_rom_addr_c<0>")
              (joined
                (portRef P_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_1_ "vga_top_i/txt_rom_addr_c<1>")
              (joined
                (portRef P_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_2_ "vga_top_i/txt_rom_addr_c<2>")
              (joined
                (portRef P_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_3_ "vga_top_i/txt_rom_addr_c<3>")
              (joined
                (portRef P_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_4_ "vga_top_i/txt_rom_addr_c<4>")
              (joined
                (portRef P_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_5_ "vga_top_i/txt_rom_addr_c<5>")
              (joined
                (portRef P_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_6_ "vga_top_i/txt_rom_addr_c<6>")
              (joined
                (portRef P_6_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_7_ "vga_top_i/txt_rom_addr_c<7>")
              (joined
                (portRef P_7_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_8_ "vga_top_i/txt_rom_addr_c<8>")
              (joined
                (portRef P_8_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_9_ "vga_top_i/txt_rom_addr_c<9>")
              (joined
                (portRef P_9_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_10_ "vga_top_i/txt_rom_addr_c<10>")
              (joined
                (portRef P_10_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW1))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index21))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_11_ "vga_top_i/txt_rom_addr_c<11>")
              (joined
                (portRef P_11_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW1))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index31))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_12_ "vga_top_i/txt_rom_addr_c<12>")
              (joined
                (portRef P_12_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index21))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index31))
                (portRef I1 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net (rename vga_top_i_txt_rom_addr_c_13_ "vga_top_i/txt_rom_addr_c<13>")
              (joined
                (portRef P_13_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef I0 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index21))
                (portRef I2 (instanceRef vga_top_i_text_mem_i_Mmux_index31))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef I3 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net (rename vga_top_i_active_pixel_s "vga_top_i/active_pixel_s")
              (joined
                (portRef Q (instanceRef vga_top_i_active_pixel_s_renamed_3))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59))
              )
            )
            (net (rename vga_top_i_display_mode_i_1__display_mode_i_1__OR_22_o "vga_top_i/display_mode_i[1]_display_mode_i[1]_OR_22_o")
              (joined
                (portRef G (instanceRef vga_top_i_active_pixel_s_renamed_3))
                (portRef O (instanceRef vga_top_i_display_mode_i_1__display_mode_i_1__OR_22_o1))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_5_ "vga_top_i/graph_pixel_addr_c<5>")
              (joined
                (portRef P_5_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_6_ "vga_top_i/graph_pixel_addr_c<6>")
              (joined
                (portRef P_6_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_7_ "vga_top_i/graph_pixel_addr_c<7>")
              (joined
                (portRef P_7_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_8_ "vga_top_i/graph_pixel_addr_c<8>")
              (joined
                (portRef P_8_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_9_ "vga_top_i/graph_pixel_addr_c<9>")
              (joined
                (portRef P_9_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_10_ "vga_top_i/graph_pixel_addr_c<10>")
              (joined
                (portRef P_10_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_11_ "vga_top_i/graph_pixel_addr_c<11>")
              (joined
                (portRef P_11_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_12_ "vga_top_i/graph_pixel_addr_c<12>")
              (joined
                (portRef P_12_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_13_ "vga_top_i/graph_pixel_addr_c<13>")
              (joined
                (portRef P_13_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_14_ "vga_top_i/graph_pixel_addr_c<14>")
              (joined
                (portRef P_14_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW0))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_15_ "vga_top_i/graph_pixel_addr_c<15>")
              (joined
                (portRef P_15_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_16_ "vga_top_i/graph_pixel_addr_c<16>")
              (joined
                (portRef P_16_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW1))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_031))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_17_ "vga_top_i/graph_pixel_addr_c<17>")
              (joined
                (portRef P_17_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW1))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_041))
                (portRef I0 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_18_ "vga_top_i/graph_pixel_addr_c<18>")
              (joined
                (portRef P_18_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_031))
                (portRef I1 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_041))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net (rename vga_top_i_graph_pixel_addr_c_19_ "vga_top_i/graph_pixel_addr_c<19>")
              (joined
                (portRef P_19_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_031))
                (portRef I2 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_041))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef I3 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net (rename vga_top_i_active_pixel_s_rom_out_s_MUX_75_o "vga_top_i/active_pixel_s_rom_out_s_MUX_75_o")
              (joined
                (portRef D (instanceRef vga_top_i_active_pixel_s_renamed_3))
                (portRef O (instanceRef vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11))
              )
            )
            (net (rename vga_top_i_char_addr_s_2_ "vga_top_i/char_addr_s<2>")
              (joined
                (portRef (member DOB 31) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member addr 1) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
                (portRef (member addr 3) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
                (portRef (member addr 5) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_char_addr_s_3_ "vga_top_i/char_addr_s<3>")
              (joined
                (portRef (member DOB 30) (instanceRef vga_top_i_text_mem_i_Mram_text_mem2))
                (portRef (member addr 0) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
                (portRef (member addr 2) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
                (portRef (member addr 4) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_rom_out_s "vga_top_i/rom_out_s")
              (joined
                (portRef O (instanceRef vga_top_i_char_rom_i_Mmux_rom_mux_output_o_2_f7))
                (portRef I2 (instanceRef vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11))
              )
            )
            (net (rename vga_top_i_vga_i_locked_del_reg_r "vga_top_i/vga_i/locked_del_reg_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_locked_del_reg_r_renamed_2))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_psave_d_r_renamed_15))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r11))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
                (portRef I (instanceRef vga_top_i_vga_i_vga_sync_i_rst_n_i_inv1_INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_0_ "vga_top_i/vga_i/vga_sync_i/v_count_r<0>")
              (joined
                (portRef B_0_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_0))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_lut_0__INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_1_ "vga_top_i/vga_i/vga_sync_i/v_count_r<1>")
              (joined
                (portRef B_1_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_1))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__rt_renamed_51))
                (portRef (member addr 8) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_2_ "vga_top_i/vga_i/vga_sync_i/v_count_r<2>")
              (joined
                (portRef B_2_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_2))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__rt_renamed_50))
                (portRef (member addr 7) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_3_ "vga_top_i/vga_i/vga_sync_i/v_count_r<3>")
              (joined
                (portRef B_3_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_3))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__rt_renamed_49))
                (portRef (member addr 6) (instanceRef vga_top_i_char_rom_i_BRAM_MEM_I))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_4_ "vga_top_i/vga_i/vga_sync_i/v_count_r<4>")
              (joined
                (portRef B_4_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_4))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__rt_renamed_48))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_5_ "vga_top_i/vga_i/vga_sync_i/v_count_r<5>")
              (joined
                (portRef B_5_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_5))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__rt_renamed_47))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_6_ "vga_top_i/vga_i/vga_sync_i/v_count_r<6>")
              (joined
                (portRef B_6_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_6))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame2_renamed_23))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__rt_renamed_46))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_7_ "vga_top_i/vga_i/vga_sync_i/v_count_r<7>")
              (joined
                (portRef B_7_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_7))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame2_renamed_23))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__rt_renamed_45))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_8_ "vga_top_i/vga_i/vga_sync_i/v_count_r<8>")
              (joined
                (portRef B_8_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_8))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame2_renamed_23))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__rt_renamed_44))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_v_count_r_9_ "vga_top_i/vga_i/vga_sync_i/v_count_r<9>")
              (joined
                (portRef B_9_ (instanceRef vga_top_i_Maddsub_n0100))
                (portRef B_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_9))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__rt_renamed_53))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<8>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<7>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_8__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<6>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_7__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<5>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_6__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<4>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_5__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<3>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_4__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<2>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_3__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<1>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_2__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<0>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_1__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_lut_0_ "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_lut<0>")
              (joined
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_0__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_0__))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_lut_0__INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<8>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<7>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_8__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<6>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_7__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<5>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_6__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<4>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_5__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<3>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_4__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<2>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_3__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<1>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_2__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<0>")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__))
                (portRef CI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_1__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_lut_0_ "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_lut<0>")
              (joined
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_0__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_0__))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_lut_0__INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_9_1 "vga_top_i/vga_i/vga_sync_i/Result<9>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_9))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__))
                (portRef C_5_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_9_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_8_1 "vga_top_i/vga_i/vga_sync_i/Result<8>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_8))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_8__))
                (portRef C_4_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_8_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_7_1 "vga_top_i/vga_i/vga_sync_i/Result<7>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_7))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_7__))
                (portRef C_3_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_7_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_6_1 "vga_top_i/vga_i/vga_sync_i/Result<6>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_6))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_6__))
                (portRef C_2_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_6_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_5_1 "vga_top_i/vga_i/vga_sync_i/Result<5>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_5))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_5__))
                (portRef C_1_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_5_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_4_1 "vga_top_i/vga_i/vga_sync_i/Result<4>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_4))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_4__))
                (portRef C_0_ (instanceRef vga_top_i_Maddsub_n0103))
                (portRef C_4_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_3_1 "vga_top_i/vga_i/vga_sync_i/Result<3>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_3))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_3__))
                (portRef C_3_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_2_1 "vga_top_i/vga_i/vga_sync_i/Result<2>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_2))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_2__))
                (portRef C_2_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_1_1 "vga_top_i/vga_i/vga_sync_i/Result<1>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_1))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_1__))
                (portRef C_1_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_0_1 "vga_top_i/vga_i/vga_sync_i/Result<0>1")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_0__))
                (portRef C_0_ (instanceRef vga_top_i_Maddsub_n0100))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_val")
              (joined
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_0))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_9))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_8))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_7))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_6))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_5))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_4))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_3))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_2))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_h_count_r_1))
                (portRef RSTC (instanceRef vga_top_i_Maddsub_n0103))
                (portRef RSTC (instanceRef vga_top_i_Maddsub_n0100))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_9_ "vga_top_i/vga_i/vga_sync_i/Result<9>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_9))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_8_ "vga_top_i/vga_i/vga_sync_i/Result<8>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_8))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_8__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_7_ "vga_top_i/vga_i/vga_sync_i/Result<7>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_7))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_7__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_6_ "vga_top_i/vga_i/vga_sync_i/Result<6>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_6))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_6__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_5_ "vga_top_i/vga_i/vga_sync_i/Result<5>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_5))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_5__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_4_ "vga_top_i/vga_i/vga_sync_i/Result<4>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_4))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_4__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_3_ "vga_top_i/vga_i/vga_sync_i/Result<3>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_3))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_3__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_2_ "vga_top_i/vga_i/vga_sync_i/Result<2>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_2))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_2__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_1_ "vga_top_i/vga_i/vga_sync_i/Result<1>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_1))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_1__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Result_0_ "vga_top_i/vga_i/vga_sync_i/Result<0>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_0__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_val")
              (joined
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_0))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_9))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_8))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_7))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_6))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_5))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_4))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_3))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_2))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_1))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_vert_sync_r_0 "vga_top_i/vga_i/vga_sync_i/vert_sync_r_0")
              (joined
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_sync_d_r_renamed_13))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r11))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_rst_n_i_inv "vga_top_i/vga_i/vga_sync_i/rst_n_i_inv")
              (joined
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_blank_d_r_renamed_14))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r_renamed_6))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r_renamed_7))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_sync_r_renamed_8))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_blank_r_renamed_9))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_psave_r_renamed_10))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_r_renamed_12))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_blue_r_0))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_green_r_0))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_r_renamed_4))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r_renamed_5))
                (portRef R (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_rst_n_i_inv1_INV_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o "vga_top_i/vga_i/vga_sync_i/GND_11_o_INV_11_o")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o "vga_top_i/vga_i/vga_sync_i/GND_11_o_INV_7_o")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_r_renamed_12))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_7_o1))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_enable_s "vga_top_i/vga_i/vga_sync_i/enable_s")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_blank_d_r_renamed_14))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_green_r_0))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_blue_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame "vga_top_i/vga_i/vga_sync_i/active_frame")
              (joined
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o "vga_top_i/vga_i/vga_sync_i/GND_11_o_BUS_0008_equal_24_o")
              (joined
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_1))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_2))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_5))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_3))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_4))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_6))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_7))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_8))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_9))
                (portRef CE (instanceRef vga_top_i_vga_i_vga_sync_i_v_count_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_vert_sync_r "vga_top_i/vga_i/vga_sync_i/vert_sync_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r_renamed_11))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r_renamed_6))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_r11))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_r "vga_top_i/vga_i/vga_sync_i/horiz_sync_r")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_sync_d_r_renamed_13))
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_r_renamed_12))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r_renamed_7))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_sync_d_r "vga_top_i/vga_i/vga_sync_i/sync_d_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_sync_d_r_renamed_13))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_sync_r_renamed_8))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_blank_d_r "vga_top_i/vga_i/vga_sync_i/blank_d_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_blank_d_r_renamed_14))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_blank_r_renamed_9))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r "vga_top_i/vga_i/vga_sync_i/vert_sync_out_d_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_d_r_renamed_6))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_vert_sync_out_r_renamed_4))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r "vga_top_i/vga_i/vga_sync_i/horiz_sync_out_d_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_d_r_renamed_7))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_horiz_sync_out_r_renamed_5))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_psave_d_r "vga_top_i/vga_i/vga_sync_i/psave_d_r")
              (joined
                (portRef Q (instanceRef vga_top_i_vga_i_vga_sync_i_psave_d_r_renamed_15))
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_psave_r_renamed_10))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_ "vga_top_i/vga_i/vga_sync_i/background_color_i[7]_dir_blue_i[7]_mux_51_OUT<0>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_blue_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_7__dir_blue_i_7__mux_51_OUT_0_1))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_ "vga_top_i/vga_i/vga_sync_i/background_color_i[15]_dir_green_i[7]_mux_48_OUT<0>")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_green_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_background_color_i_15__dir_green_i_7__mux_48_OUT_0_1))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_Mmux_rd_data_o_3 "vga_top_i/graphics_mem_i/Mmux_rd_data_o_3")
              (joined
                (portRef I1 (instanceRef vga_top_i_Mmux_active_pixel_s_rom_out_s_MUX_75_o11))
                (portRef (member DOB 31) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_0_ "vga_top_i/graphics_mem_i/index_0<0>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef (member ADDRB 13) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_1_ "vga_top_i/graphics_mem_i/index_0<1>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef (member ADDRB 12) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_2_ "vga_top_i/graphics_mem_i/index_0<2>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef (member ADDRB 11) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_3_ "vga_top_i/graphics_mem_i/index_0<3>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef (member ADDRB 10) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_4_ "vga_top_i/graphics_mem_i/index_0<4>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef (member ADDRB 9) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_5_ "vga_top_i/graphics_mem_i/index_0<5>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef (member ADDRB 8) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_6_ "vga_top_i/graphics_mem_i/index_0<6>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef (member ADDRB 7) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_7_ "vga_top_i/graphics_mem_i/index_0<7>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef (member ADDRB 6) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_8_ "vga_top_i/graphics_mem_i/index_0<8>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef (member ADDRB 5) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_9_ "vga_top_i/graphics_mem_i/index_0<9>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
                (portRef (member ADDRB 4) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_10_ "vga_top_i/graphics_mem_i/index_0<10>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef (member ADDRB 3) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_11_ "vga_top_i/graphics_mem_i/index_0<11>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_031))
                (portRef (member ADDRB 2) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_12_ "vga_top_i/graphics_mem_i/index_0<12>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_041))
                (portRef (member ADDRB 1) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net (rename vga_top_i_graphics_mem_i_index_0_13_ "vga_top_i/graphics_mem_i/index_0<13>")
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
                (portRef (member ADDRB 0) (instanceRef vga_top_i_graphics_mem_i_Mram_graphics_mem32))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_SW0))
                (portRef I4 (instanceRef dir_pixel_column_10__GND_5_o_AND_183_o_renamed_17))
                (portRef I3 (instanceRef dir_pixel_column_10__GND_5_o_AND_182_o_renamed_18))
              )
            )
            (net N6
              (joined
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_renamed_19))
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_148_o_SW0))
              )
            )
            (net N8
              (joined
                (portRef I4 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_SW0))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_SW0))
                (portRef I5 (instanceRef GND_5_o_dir_pixel_column_10__AND_145_o_renamed_21))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW0))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index41))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index131))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef I5 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net N14
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__SW0))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_BUS_0008_equal_24_o_11__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame1 "vga_top_i/vga_i/vga_sync_i/active_frame1")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame1_renamed_22))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame2 "vga_top_i/vga_i/vga_sync_i/active_frame2")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame2_renamed_23))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame3 "vga_top_i/vga_i/vga_sync_i/active_frame3")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame3_renamed_24))
                (portRef I4 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame4 "vga_top_i/vga_i/vga_sync_i/active_frame4")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame4_renamed_25))
                (portRef I3 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame5 "vga_top_i/vga_i/vga_sync_i/active_frame5")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame5_renamed_26))
                (portRef I0 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_active_frame6 "vga_top_i/vga_i/vga_sync_i/active_frame6")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame6_renamed_27))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i_active_frame7))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i__n02422_SW0))
                (portRef I1 (instanceRef vga_top_i_vga_i_vga_sync_i__n02422))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_SW0))
                (portRef I5 (instanceRef vga_top_i_vga_i_vga_sync_i_GND_11_o_INV_11_o_renamed_28))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_SW0))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_val_renamed_29))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_SW0))
                (portRef I2 (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_val_renamed_30))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW0))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_021))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_051))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef I5 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net (rename display_mode_i_1_ "display_mode_i<1>")
              (joined
                (portRef (member display_mode_i 0))
                (portRef I (instanceRef display_mode_i_1_IBUF_renamed_31))
              )
            )
            (net (rename display_mode_i_0_ "display_mode_i<0>")
              (joined
                (portRef (member display_mode_i 1))
                (portRef I (instanceRef display_mode_i_0_IBUF_renamed_32))
              )
            )
            (net reset_n_i
              (joined
                (portRef reset_n_i)
                (portRef I (instanceRef reset_n_i_IBUF_renamed_33))
              )
            )
            (net direct_mode_i
              (joined
                (portRef direct_mode_i)
                (portRef I (instanceRef direct_mode_i_IBUF_renamed_34))
              )
            )
            (net (rename red_o_7_ "red_o<7>")
              (joined
                (portRef (member red_o 0))
                (portRef O (instanceRef red_o_7_OBUF))
              )
            )
            (net (rename red_o_6_ "red_o<6>")
              (joined
                (portRef (member red_o 1))
                (portRef O (instanceRef red_o_6_OBUF))
              )
            )
            (net (rename red_o_5_ "red_o<5>")
              (joined
                (portRef (member red_o 2))
                (portRef O (instanceRef red_o_5_OBUF))
              )
            )
            (net (rename red_o_4_ "red_o<4>")
              (joined
                (portRef (member red_o 3))
                (portRef O (instanceRef red_o_4_OBUF))
              )
            )
            (net (rename red_o_3_ "red_o<3>")
              (joined
                (portRef (member red_o 4))
                (portRef O (instanceRef red_o_3_OBUF))
              )
            )
            (net (rename red_o_2_ "red_o<2>")
              (joined
                (portRef (member red_o 5))
                (portRef O (instanceRef red_o_2_OBUF))
              )
            )
            (net (rename red_o_1_ "red_o<1>")
              (joined
                (portRef (member red_o 6))
                (portRef O (instanceRef red_o_1_OBUF))
              )
            )
            (net (rename red_o_0_ "red_o<0>")
              (joined
                (portRef (member red_o 7))
                (portRef O (instanceRef red_o_0_OBUF))
              )
            )
            (net (rename green_o_7_ "green_o<7>")
              (joined
                (portRef (member green_o 0))
                (portRef O (instanceRef green_o_7_OBUF))
              )
            )
            (net (rename green_o_6_ "green_o<6>")
              (joined
                (portRef (member green_o 1))
                (portRef O (instanceRef green_o_6_OBUF))
              )
            )
            (net (rename green_o_5_ "green_o<5>")
              (joined
                (portRef (member green_o 2))
                (portRef O (instanceRef green_o_5_OBUF))
              )
            )
            (net (rename green_o_4_ "green_o<4>")
              (joined
                (portRef (member green_o 3))
                (portRef O (instanceRef green_o_4_OBUF))
              )
            )
            (net (rename green_o_3_ "green_o<3>")
              (joined
                (portRef (member green_o 4))
                (portRef O (instanceRef green_o_3_OBUF))
              )
            )
            (net (rename green_o_2_ "green_o<2>")
              (joined
                (portRef (member green_o 5))
                (portRef O (instanceRef green_o_2_OBUF))
              )
            )
            (net (rename green_o_1_ "green_o<1>")
              (joined
                (portRef (member green_o 6))
                (portRef O (instanceRef green_o_1_OBUF))
              )
            )
            (net (rename green_o_0_ "green_o<0>")
              (joined
                (portRef (member green_o 7))
                (portRef O (instanceRef green_o_0_OBUF))
              )
            )
            (net (rename blue_o_7_ "blue_o<7>")
              (joined
                (portRef (member blue_o 0))
                (portRef O (instanceRef blue_o_7_OBUF))
              )
            )
            (net (rename blue_o_6_ "blue_o<6>")
              (joined
                (portRef (member blue_o 1))
                (portRef O (instanceRef blue_o_6_OBUF))
              )
            )
            (net (rename blue_o_5_ "blue_o<5>")
              (joined
                (portRef (member blue_o 2))
                (portRef O (instanceRef blue_o_5_OBUF))
              )
            )
            (net (rename blue_o_4_ "blue_o<4>")
              (joined
                (portRef (member blue_o 3))
                (portRef O (instanceRef blue_o_4_OBUF))
              )
            )
            (net (rename blue_o_3_ "blue_o<3>")
              (joined
                (portRef (member blue_o 4))
                (portRef O (instanceRef blue_o_3_OBUF))
              )
            )
            (net (rename blue_o_2_ "blue_o<2>")
              (joined
                (portRef (member blue_o 5))
                (portRef O (instanceRef blue_o_2_OBUF))
              )
            )
            (net (rename blue_o_1_ "blue_o<1>")
              (joined
                (portRef (member blue_o 6))
                (portRef O (instanceRef blue_o_1_OBUF))
              )
            )
            (net (rename blue_o_0_ "blue_o<0>")
              (joined
                (portRef (member blue_o 7))
                (portRef O (instanceRef blue_o_0_OBUF))
              )
            )
            (net vga_hsync_o
              (joined
                (portRef vga_hsync_o)
                (portRef O (instanceRef vga_hsync_o_OBUF))
              )
            )
            (net vga_vsync_o
              (joined
                (portRef vga_vsync_o)
                (portRef O (instanceRef vga_vsync_o_OBUF))
              )
            )
            (net blank_o
              (joined
                (portRef blank_o)
                (portRef O (instanceRef blank_o_OBUF))
              )
            )
            (net pix_clock_o
              (joined
                (portRef pix_clock_o)
                (portRef O (instanceRef pix_clock_o_OBUF_renamed_35))
              )
            )
            (net psave_o
              (joined
                (portRef psave_o)
                (portRef O (instanceRef psave_o_OBUF))
              )
            )
            (net sync_o
              (joined
                (portRef sync_o)
                (portRef O (instanceRef sync_o_OBUF))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set "vga_top_i/vga_i/vga_sync_i/red_r_0_glue_set")
              (joined
                (portRef D (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0))
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_red_r_0_glue_set_renamed_59))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__rt_renamed_36))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_8__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_8__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__rt_renamed_37))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_7__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_7__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__rt_renamed_38))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_6__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_6__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__rt_renamed_39))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_5__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_5__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__rt_renamed_40))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_4__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_4__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__rt_renamed_41))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_3__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_3__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__rt_renamed_42))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_2__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_2__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__rt_renamed_43))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_cy_1__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_1__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__rt_renamed_44))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_8__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_8__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__rt_renamed_45))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_7__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_7__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__rt_renamed_46))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_6__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_6__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__rt_renamed_47))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_5__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_5__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__rt_renamed_48))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_4__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_4__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__rt_renamed_49))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_3__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_3__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__rt_renamed_50))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_2__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_2__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__rt_renamed_51))
                (portRef S (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_cy_1__))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_1__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__rt "vga_top_i/vga_i/vga_sync_i/Mcount_h_count_r_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__rt_renamed_52))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_h_count_r_xor_9__))
              )
            )
            (net (rename vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__rt "vga_top_i/vga_i/vga_sync_i/Mcount_v_count_r_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__rt_renamed_53))
                (portRef LI (instanceRef vga_top_i_vga_i_vga_sync_i_Mcount_v_count_r_xor_9__))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef vga_top_i_text_mem_i_index_t_30__GND_22_o_LessThan_5_o1_SW1))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index14))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index51))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index61))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index71))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index81))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index91))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index101))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index111))
                (portRef I4 (instanceRef vga_top_i_text_mem_i_Mmux_index121))
              )
            )
            (net N44
              (joined
                (portRef O (instanceRef vga_top_i_graphics_mem_i_index_0_t_30__GND_40_o_LessThan_8_o1_SW1))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_015))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_061))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_071))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_081))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_091))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0101))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0111))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0121))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0131))
                (portRef I4 (instanceRef vga_top_i_graphics_mem_i_Mmux_index_0141))
              )
            )
            (net dir_green_7_G
              (joined
                (portRef G (instanceRef dir_green_7_renamed_54))
                (portRef O (instanceRef dir_green_7_G_renamed_61))
              )
            )
            (net dir_green_7_D
              (joined
                (portRef D (instanceRef dir_green_7_renamed_54))
                (portRef O (instanceRef dir_pixel_column_10__GND_5_o_AND_166_o11))
                (portRef I5 (instanceRef dir_pixel_column_10__GND_5_o_OR_29_o_renamed_20))
              )
            )
            (net dir_blue_7_G
              (joined
                (portRef O (instanceRef dir_blue_7_G_renamed_55))
                (portRef G (instanceRef dir_blue_7_renamed_57))
              )
            )
            (net dir_blue_7_D
              (joined
                (portRef O (instanceRef dir_blue_7_D_renamed_56))
                (portRef D (instanceRef dir_blue_7_renamed_57))
              )
            )
            (net dir_red_7_D
              (joined
                (portRef D (instanceRef dir_red_7_renamed_58))
                (portRef O (instanceRef dir_red_7_D_renamed_60))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc6slx45-2-fgg676") (owner "Xilinx"))
  )
)

