#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b8a1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b8a330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b97d10 .functor NOT 1, L_0x1bc3e60, C4<0>, C4<0>, C4<0>;
L_0x1bc3bc0 .functor XOR 1, L_0x1bc3a60, L_0x1bc3b20, C4<0>, C4<0>;
L_0x1bc3d50 .functor XOR 1, L_0x1bc3bc0, L_0x1bc3c80, C4<0>, C4<0>;
v0x1bbf020_0 .net *"_ivl_10", 0 0, L_0x1bc3c80;  1 drivers
v0x1bbf120_0 .net *"_ivl_12", 0 0, L_0x1bc3d50;  1 drivers
v0x1bbf200_0 .net *"_ivl_2", 0 0, L_0x1bc0fd0;  1 drivers
v0x1bbf2c0_0 .net *"_ivl_4", 0 0, L_0x1bc3a60;  1 drivers
v0x1bbf3a0_0 .net *"_ivl_6", 0 0, L_0x1bc3b20;  1 drivers
v0x1bbf4d0_0 .net *"_ivl_8", 0 0, L_0x1bc3bc0;  1 drivers
v0x1bbf5b0_0 .net "a", 0 0, v0x1bbb620_0;  1 drivers
v0x1bbf650_0 .net "b", 0 0, v0x1bbb6c0_0;  1 drivers
v0x1bbf6f0_0 .net "c", 0 0, v0x1bbb760_0;  1 drivers
v0x1bbf790_0 .var "clk", 0 0;
v0x1bbf830_0 .net "d", 0 0, v0x1bbb8a0_0;  1 drivers
v0x1bbf8d0_0 .net "q_dut", 0 0, L_0x1bc3900;  1 drivers
v0x1bbf970_0 .net "q_ref", 0 0, L_0x1bc0010;  1 drivers
v0x1bbfa10_0 .var/2u "stats1", 159 0;
v0x1bbfab0_0 .var/2u "strobe", 0 0;
v0x1bbfb50_0 .net "tb_match", 0 0, L_0x1bc3e60;  1 drivers
v0x1bbfc10_0 .net "tb_mismatch", 0 0, L_0x1b97d10;  1 drivers
v0x1bbfcd0_0 .net "wavedrom_enable", 0 0, v0x1bbb990_0;  1 drivers
v0x1bbfd70_0 .net "wavedrom_title", 511 0, v0x1bbba30_0;  1 drivers
L_0x1bc0fd0 .concat [ 1 0 0 0], L_0x1bc0010;
L_0x1bc3a60 .concat [ 1 0 0 0], L_0x1bc0010;
L_0x1bc3b20 .concat [ 1 0 0 0], L_0x1bc3900;
L_0x1bc3c80 .concat [ 1 0 0 0], L_0x1bc0010;
L_0x1bc3e60 .cmp/eeq 1, L_0x1bc0fd0, L_0x1bc3d50;
S_0x1b8a4c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b8a330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b75ea0 .functor NOT 1, v0x1bbb620_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ac20 .functor XOR 1, L_0x1b75ea0, v0x1bbb6c0_0, C4<0>, C4<0>;
L_0x1b97d80 .functor XOR 1, L_0x1b8ac20, v0x1bbb760_0, C4<0>, C4<0>;
L_0x1bc0010 .functor XOR 1, L_0x1b97d80, v0x1bbb8a0_0, C4<0>, C4<0>;
v0x1b97f80_0 .net *"_ivl_0", 0 0, L_0x1b75ea0;  1 drivers
v0x1b98020_0 .net *"_ivl_2", 0 0, L_0x1b8ac20;  1 drivers
v0x1b75ff0_0 .net *"_ivl_4", 0 0, L_0x1b97d80;  1 drivers
v0x1b76090_0 .net "a", 0 0, v0x1bbb620_0;  alias, 1 drivers
v0x1bba9e0_0 .net "b", 0 0, v0x1bbb6c0_0;  alias, 1 drivers
v0x1bbaaf0_0 .net "c", 0 0, v0x1bbb760_0;  alias, 1 drivers
v0x1bbabb0_0 .net "d", 0 0, v0x1bbb8a0_0;  alias, 1 drivers
v0x1bbac70_0 .net "q", 0 0, L_0x1bc0010;  alias, 1 drivers
S_0x1bbadd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b8a330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bbb620_0 .var "a", 0 0;
v0x1bbb6c0_0 .var "b", 0 0;
v0x1bbb760_0 .var "c", 0 0;
v0x1bbb800_0 .net "clk", 0 0, v0x1bbf790_0;  1 drivers
v0x1bbb8a0_0 .var "d", 0 0;
v0x1bbb990_0 .var "wavedrom_enable", 0 0;
v0x1bbba30_0 .var "wavedrom_title", 511 0;
E_0x1b85100/0 .event negedge, v0x1bbb800_0;
E_0x1b85100/1 .event posedge, v0x1bbb800_0;
E_0x1b85100 .event/or E_0x1b85100/0, E_0x1b85100/1;
E_0x1b85350 .event posedge, v0x1bbb800_0;
E_0x1b6e9f0 .event negedge, v0x1bbb800_0;
S_0x1bbb120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bbadd0;
 .timescale -12 -12;
v0x1bbb320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bbb420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bbadd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bbbb90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b8a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bc0140 .functor NOT 1, v0x1bbb620_0, C4<0>, C4<0>, C4<0>;
L_0x1bc01b0 .functor NOT 1, v0x1bbb6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0240 .functor AND 1, L_0x1bc0140, L_0x1bc01b0, C4<1>, C4<1>;
L_0x1bc0300 .functor NOT 1, v0x1bbb760_0, C4<0>, C4<0>, C4<0>;
L_0x1bc03a0 .functor AND 1, L_0x1bc0240, L_0x1bc0300, C4<1>, C4<1>;
L_0x1bc04b0 .functor NOT 1, v0x1bbb8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0560 .functor AND 1, L_0x1bc03a0, L_0x1bc04b0, C4<1>, C4<1>;
L_0x1bc0670 .functor NOT 1, v0x1bbb620_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0730 .functor NOT 1, v0x1bbb6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc07a0 .functor AND 1, L_0x1bc0670, L_0x1bc0730, C4<1>, C4<1>;
L_0x1bc0910 .functor AND 1, L_0x1bc07a0, v0x1bbb760_0, C4<1>, C4<1>;
L_0x1bc0980 .functor AND 1, L_0x1bc0910, v0x1bbb8a0_0, C4<1>, C4<1>;
L_0x1bc0ab0 .functor OR 1, L_0x1bc0560, L_0x1bc0980, C4<0>, C4<0>;
L_0x1bc0bc0 .functor NOT 1, v0x1bbb620_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0a40 .functor AND 1, L_0x1bc0bc0, v0x1bbb6c0_0, C4<1>, C4<1>;
L_0x1bc0d00 .functor NOT 1, v0x1bbb760_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0e00 .functor AND 1, L_0x1bc0a40, L_0x1bc0d00, C4<1>, C4<1>;
L_0x1bc0f10 .functor AND 1, L_0x1bc0e00, v0x1bbb8a0_0, C4<1>, C4<1>;
L_0x1bc1070 .functor OR 1, L_0x1bc0ab0, L_0x1bc0f10, C4<0>, C4<0>;
L_0x1bc1180 .functor NOT 1, v0x1bbb620_0, C4<0>, C4<0>, C4<0>;
L_0x1bc13b0 .functor AND 1, L_0x1bc1180, v0x1bbb6c0_0, C4<1>, C4<1>;
L_0x1bc1580 .functor AND 1, L_0x1bc13b0, v0x1bbb760_0, C4<1>, C4<1>;
L_0x1bc1810 .functor NOT 1, v0x1bbb8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc1990 .functor AND 1, L_0x1bc1580, L_0x1bc1810, C4<1>, C4<1>;
L_0x1bc1b70 .functor OR 1, L_0x1bc1070, L_0x1bc1990, C4<0>, C4<0>;
L_0x1bc1c80 .functor NOT 1, v0x1bbb6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc1dd0 .functor AND 1, v0x1bbb620_0, L_0x1bc1c80, C4<1>, C4<1>;
L_0x1bc1e90 .functor NOT 1, v0x1bbb760_0, C4<0>, C4<0>, C4<0>;
L_0x1bc1ff0 .functor AND 1, L_0x1bc1dd0, L_0x1bc1e90, C4<1>, C4<1>;
L_0x1bc2100 .functor AND 1, L_0x1bc1ff0, v0x1bbb8a0_0, C4<1>, C4<1>;
L_0x1bc22c0 .functor OR 1, L_0x1bc1b70, L_0x1bc2100, C4<0>, C4<0>;
L_0x1bc23d0 .functor NOT 1, v0x1bbb6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2550 .functor AND 1, v0x1bbb620_0, L_0x1bc23d0, C4<1>, C4<1>;
L_0x1bc2610 .functor AND 1, L_0x1bc2550, v0x1bbb760_0, C4<1>, C4<1>;
L_0x1bc27f0 .functor NOT 1, v0x1bbb8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2860 .functor AND 1, L_0x1bc2610, L_0x1bc27f0, C4<1>, C4<1>;
L_0x1bc2aa0 .functor OR 1, L_0x1bc22c0, L_0x1bc2860, C4<0>, C4<0>;
L_0x1bc2bb0 .functor AND 1, v0x1bbb620_0, v0x1bbb6c0_0, C4<1>, C4<1>;
L_0x1bc2d60 .functor NOT 1, v0x1bbb760_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2dd0 .functor AND 1, L_0x1bc2bb0, L_0x1bc2d60, C4<1>, C4<1>;
L_0x1bc3030 .functor NOT 1, v0x1bbb8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc30a0 .functor AND 1, L_0x1bc2dd0, L_0x1bc3030, C4<1>, C4<1>;
L_0x1bc3310 .functor OR 1, L_0x1bc2aa0, L_0x1bc30a0, C4<0>, C4<0>;
L_0x1bc3420 .functor AND 1, v0x1bbb620_0, v0x1bbb6c0_0, C4<1>, C4<1>;
L_0x1bc3600 .functor AND 1, L_0x1bc3420, v0x1bbb760_0, C4<1>, C4<1>;
L_0x1bc36c0 .functor AND 1, L_0x1bc3600, v0x1bbb8a0_0, C4<1>, C4<1>;
L_0x1bc3900 .functor OR 1, L_0x1bc3310, L_0x1bc36c0, C4<0>, C4<0>;
v0x1bbbe80_0 .net *"_ivl_0", 0 0, L_0x1bc0140;  1 drivers
v0x1bbbf60_0 .net *"_ivl_10", 0 0, L_0x1bc04b0;  1 drivers
v0x1bbc040_0 .net *"_ivl_12", 0 0, L_0x1bc0560;  1 drivers
v0x1bbc130_0 .net *"_ivl_14", 0 0, L_0x1bc0670;  1 drivers
v0x1bbc210_0 .net *"_ivl_16", 0 0, L_0x1bc0730;  1 drivers
v0x1bbc340_0 .net *"_ivl_18", 0 0, L_0x1bc07a0;  1 drivers
v0x1bbc420_0 .net *"_ivl_2", 0 0, L_0x1bc01b0;  1 drivers
v0x1bbc500_0 .net *"_ivl_20", 0 0, L_0x1bc0910;  1 drivers
v0x1bbc5e0_0 .net *"_ivl_22", 0 0, L_0x1bc0980;  1 drivers
v0x1bbc6c0_0 .net *"_ivl_24", 0 0, L_0x1bc0ab0;  1 drivers
v0x1bbc7a0_0 .net *"_ivl_26", 0 0, L_0x1bc0bc0;  1 drivers
v0x1bbc880_0 .net *"_ivl_28", 0 0, L_0x1bc0a40;  1 drivers
v0x1bbc960_0 .net *"_ivl_30", 0 0, L_0x1bc0d00;  1 drivers
v0x1bbca40_0 .net *"_ivl_32", 0 0, L_0x1bc0e00;  1 drivers
v0x1bbcb20_0 .net *"_ivl_34", 0 0, L_0x1bc0f10;  1 drivers
v0x1bbcc00_0 .net *"_ivl_36", 0 0, L_0x1bc1070;  1 drivers
v0x1bbcce0_0 .net *"_ivl_38", 0 0, L_0x1bc1180;  1 drivers
v0x1bbcdc0_0 .net *"_ivl_4", 0 0, L_0x1bc0240;  1 drivers
v0x1bbcea0_0 .net *"_ivl_40", 0 0, L_0x1bc13b0;  1 drivers
v0x1bbcf80_0 .net *"_ivl_42", 0 0, L_0x1bc1580;  1 drivers
v0x1bbd060_0 .net *"_ivl_44", 0 0, L_0x1bc1810;  1 drivers
v0x1bbd140_0 .net *"_ivl_46", 0 0, L_0x1bc1990;  1 drivers
v0x1bbd220_0 .net *"_ivl_48", 0 0, L_0x1bc1b70;  1 drivers
v0x1bbd300_0 .net *"_ivl_50", 0 0, L_0x1bc1c80;  1 drivers
v0x1bbd3e0_0 .net *"_ivl_52", 0 0, L_0x1bc1dd0;  1 drivers
v0x1bbd4c0_0 .net *"_ivl_54", 0 0, L_0x1bc1e90;  1 drivers
v0x1bbd5a0_0 .net *"_ivl_56", 0 0, L_0x1bc1ff0;  1 drivers
v0x1bbd680_0 .net *"_ivl_58", 0 0, L_0x1bc2100;  1 drivers
v0x1bbd760_0 .net *"_ivl_6", 0 0, L_0x1bc0300;  1 drivers
v0x1bbd840_0 .net *"_ivl_60", 0 0, L_0x1bc22c0;  1 drivers
v0x1bbd920_0 .net *"_ivl_62", 0 0, L_0x1bc23d0;  1 drivers
v0x1bbda00_0 .net *"_ivl_64", 0 0, L_0x1bc2550;  1 drivers
v0x1bbdae0_0 .net *"_ivl_66", 0 0, L_0x1bc2610;  1 drivers
v0x1bbddd0_0 .net *"_ivl_68", 0 0, L_0x1bc27f0;  1 drivers
v0x1bbdeb0_0 .net *"_ivl_70", 0 0, L_0x1bc2860;  1 drivers
v0x1bbdf90_0 .net *"_ivl_72", 0 0, L_0x1bc2aa0;  1 drivers
v0x1bbe070_0 .net *"_ivl_74", 0 0, L_0x1bc2bb0;  1 drivers
v0x1bbe150_0 .net *"_ivl_76", 0 0, L_0x1bc2d60;  1 drivers
v0x1bbe230_0 .net *"_ivl_78", 0 0, L_0x1bc2dd0;  1 drivers
v0x1bbe310_0 .net *"_ivl_8", 0 0, L_0x1bc03a0;  1 drivers
v0x1bbe3f0_0 .net *"_ivl_80", 0 0, L_0x1bc3030;  1 drivers
v0x1bbe4d0_0 .net *"_ivl_82", 0 0, L_0x1bc30a0;  1 drivers
v0x1bbe5b0_0 .net *"_ivl_84", 0 0, L_0x1bc3310;  1 drivers
v0x1bbe690_0 .net *"_ivl_86", 0 0, L_0x1bc3420;  1 drivers
v0x1bbe770_0 .net *"_ivl_88", 0 0, L_0x1bc3600;  1 drivers
v0x1bbe850_0 .net *"_ivl_90", 0 0, L_0x1bc36c0;  1 drivers
v0x1bbe930_0 .net "a", 0 0, v0x1bbb620_0;  alias, 1 drivers
v0x1bbe9d0_0 .net "b", 0 0, v0x1bbb6c0_0;  alias, 1 drivers
v0x1bbeac0_0 .net "c", 0 0, v0x1bbb760_0;  alias, 1 drivers
v0x1bbebb0_0 .net "d", 0 0, v0x1bbb8a0_0;  alias, 1 drivers
v0x1bbeca0_0 .net "q", 0 0, L_0x1bc3900;  alias, 1 drivers
S_0x1bbee00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b8a330;
 .timescale -12 -12;
E_0x1b84ea0 .event anyedge, v0x1bbfab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bbfab0_0;
    %nor/r;
    %assign/vec4 v0x1bbfab0_0, 0;
    %wait E_0x1b84ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbadd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbb8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb6c0_0, 0;
    %assign/vec4 v0x1bbb620_0, 0;
    %wait E_0x1b6e9f0;
    %wait E_0x1b85350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbb8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb6c0_0, 0;
    %assign/vec4 v0x1bbb620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b85100;
    %load/vec4 v0x1bbb620_0;
    %load/vec4 v0x1bbb6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bbb760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bbb8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbb8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb6c0_0, 0;
    %assign/vec4 v0x1bbb620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bbb420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b85100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bbb8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bbb6c0_0, 0;
    %assign/vec4 v0x1bbb620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b8a330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbf790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbfab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b8a330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bbf790_0;
    %inv;
    %store/vec4 v0x1bbf790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b8a330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bbb800_0, v0x1bbfc10_0, v0x1bbf5b0_0, v0x1bbf650_0, v0x1bbf6f0_0, v0x1bbf830_0, v0x1bbf970_0, v0x1bbf8d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b8a330;
T_7 ;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b8a330;
T_8 ;
    %wait E_0x1b85100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bbfa10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbfa10_0, 4, 32;
    %load/vec4 v0x1bbfb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbfa10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bbfa10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbfa10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bbf970_0;
    %load/vec4 v0x1bbf970_0;
    %load/vec4 v0x1bbf8d0_0;
    %xor;
    %load/vec4 v0x1bbf970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbfa10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bbfa10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbfa10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response11/top_module.sv";
