Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e97307e8771d42a5888e40bb414723ce --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_3_8_test_behav xil_defaultlib.decoder_3_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab1/decoder_3_8_en.sv" Line 1. Module decoder_3_8_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/lab1/decoder_3_8_en.sv" Line 1. Module decoder_3_8_en doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.decoder_3_8_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_3_8_test_behav
