Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fdd2668e040d4b18a4452ccbdcbf07d1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB32_behav xil_defaultlib.aluTB32 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.andN [\andN(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.orN [\orN(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32)\]
Compiling architecture dataflow of entity xil_defaultlib.xorN [\xorN(n=32)\]
Compiling architecture structural of entity xil_defaultlib.alu32 [alu32_default]
Compiling architecture behavioral of entity xil_defaultlib.alutb32
Built simulation snapshot aluTB32_behav
