Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 27 21:16:54 2022
| Host         : LAPTOP-UOLPLFOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_memoria_timing_summary_routed.rpt -pb top_module_memoria_timing_summary_routed.pb -rpx top_module_memoria_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_memoria
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.620        0.000                      0                   16        2.241        0.000                      0                   16        2.633        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_pi              {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  PLL_clock         {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pi                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK                                                                                                                                                     60.000        0.000                       0                     2  
  PLL_clock              90.620        0.000                      0                   16        2.241        0.000                      0                   16       49.500        0.000                       0                    24  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1                                                                                                                                                   60.000        0.000                       0                     2  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pi
  To Clock:  clk_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_1/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PLL_clock
  To Clock:  PLL_clock

Setup :            0  Failing Endpoints,  Worst Slack       90.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.620ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[7]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 4.204ns (56.548%)  route 3.231ns (43.452%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.719    -2.328    memoria_1/CLK
    SLICE_X88Y70         FDRE                                         r  memoria_1/memoria_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.810 r  memoria_1/memoria_reg[2][7]/Q
                         net (fo=2, routed)           1.119    -0.691    memoria_1/memoria_reg[2][7]
    SLICE_X89Y69         LUT5 (Prop_lut5_I0_O)        0.124    -0.567 r  memoria_1/rs1_po_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.112     1.545    rs1_po_OBUF[7]
    U6                   OBUF (Prop_obuf_I_O)         3.562     5.107 r  rs1_po_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.107    rs1_po[7]
    U6                                                                r  rs1_po[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 90.620    

Slack (MET) :             90.723ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[1]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 4.213ns (57.511%)  route 3.112ns (42.489%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.725    -2.322    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.804 r  memoria_1/memoria_reg[3][1]/Q
                         net (fo=2, routed)           0.820    -0.983    memoria_1/memoria_reg[3][1]
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.124    -0.859 r  memoria_1/rs2_po_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.292     1.433    rs2_po_OBUF[1]
    U3                   OBUF (Prop_obuf_I_O)         3.571     5.004 r  rs2_po_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.004    rs2_po[1]
    U3                                                                r  rs2_po[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 90.723    

Slack (MET) :             90.733ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[0]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 4.219ns (57.696%)  route 3.094ns (42.304%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.728    -2.319    memoria_1/CLK
    SLICE_X88Y62         FDRE                                         r  memoria_1/memoria_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  memoria_1/memoria_reg[3][0]/Q
                         net (fo=2, routed)           0.960    -0.840    memoria_1/memoria_reg[3][0]
    SLICE_X89Y64         LUT5 (Prop_lut5_I1_O)        0.124    -0.716 r  memoria_1/rs2_po_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.133     1.417    rs2_po_OBUF[0]
    V4                   OBUF (Prop_obuf_I_O)         3.577     4.994 r  rs2_po_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.994    rs2_po[0]
    V4                                                                r  rs2_po[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 90.733    

Slack (MET) :             90.734ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[2]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 4.210ns (57.577%)  route 3.102ns (42.423%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.727    -2.320    memoria_1/CLK
    SLICE_X88Y64         FDRE                                         r  memoria_1/memoria_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.802 r  memoria_1/memoria_reg[1][2]/Q
                         net (fo=2, routed)           0.764    -1.038    memoria_1/memoria_reg[1][2]
    SLICE_X89Y65         LUT5 (Prop_lut5_I4_O)        0.124    -0.914 r  memoria_1/rs2_po_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.339     1.425    rs2_po_OBUF[2]
    V1                   OBUF (Prop_obuf_I_O)         3.568     4.993 r  rs2_po_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.993    rs2_po[2]
    V1                                                                r  rs2_po[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 90.734    

Slack (MET) :             90.815ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[0]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 4.194ns (58.004%)  route 3.036ns (41.996%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.728    -2.319    memoria_1/CLK
    SLICE_X88Y62         FDRE                                         r  memoria_1/memoria_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_fdre_C_Q)         0.518    -1.801 r  memoria_1/memoria_reg[3][0]/Q
                         net (fo=2, routed)           0.958    -0.842    memoria_1/memoria_reg[3][0]
    SLICE_X89Y64         LUT5 (Prop_lut5_I1_O)        0.124    -0.718 r  memoria_1/rs1_po_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.078     1.360    rs1_po_OBUF[0]
    T8                   OBUF (Prop_obuf_I_O)         3.552     4.912 r  rs1_po_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.912    rs1_po[0]
    T8                                                                r  rs1_po[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 90.815    

Slack (MET) :             90.869ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[4]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 4.198ns (58.430%)  route 2.987ns (41.570%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.719    -2.328    memoria_1/CLK
    SLICE_X88Y70         FDRE                                         r  memoria_1/memoria_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.810 r  memoria_1/memoria_reg[2][4]/Q
                         net (fo=2, routed)           1.099    -0.710    memoria_1/memoria_reg[2][4]
    SLICE_X89Y73         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  memoria_1/rs1_po_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.888     1.301    rs1_po_OBUF[4]
    T5                   OBUF (Prop_obuf_I_O)         3.556     4.858 r  rs1_po_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.858    rs1_po[4]
    T5                                                                r  rs1_po[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                 90.869    

Slack (MET) :             90.958ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[5]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 4.204ns (59.240%)  route 2.893ns (40.760%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.719    -2.328    memoria_1/CLK
    SLICE_X88Y70         FDRE                                         r  memoria_1/memoria_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.810 r  memoria_1/memoria_reg[2][5]/Q
                         net (fo=2, routed)           0.947    -0.863    memoria_1/memoria_reg[2][5]
    SLICE_X88Y74         LUT5 (Prop_lut5_I0_O)        0.124    -0.739 r  memoria_1/rs2_po_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.946     1.207    rs2_po_OBUF[5]
    U1                   OBUF (Prop_obuf_I_O)         3.562     4.769 r  rs2_po_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.769    rs2_po[5]
    U1                                                                r  rs2_po[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 90.958    

Slack (MET) :             90.976ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[2]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 4.186ns (59.198%)  route 2.885ns (40.802%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.727    -2.320    memoria_1/CLK
    SLICE_X88Y64         FDRE                                         r  memoria_1/memoria_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.802 r  memoria_1/memoria_reg[1][2]/Q
                         net (fo=2, routed)           0.807    -0.995    memoria_1/memoria_reg[1][2]
    SLICE_X89Y65         LUT5 (Prop_lut5_I4_O)        0.124    -0.871 r  memoria_1/rs1_po_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.078     1.207    rs1_po_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         3.544     4.751 r  rs1_po_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.751    rs1_po[2]
    R8                                                                r  rs1_po[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 90.976    

Slack (MET) :             91.094ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[7]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 4.175ns (59.981%)  route 2.786ns (40.019%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.719    -2.328    memoria_1/CLK
    SLICE_X88Y70         FDRE                                         r  memoria_1/memoria_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.810 r  memoria_1/memoria_reg[2][7]/Q
                         net (fo=2, routed)           1.118    -0.692    memoria_1/memoria_reg[2][7]
    SLICE_X89Y69         LUT5 (Prop_lut5_I0_O)        0.124    -0.568 r  memoria_1/rs2_po_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.668     1.100    rs2_po_OBUF[7]
    P2                   OBUF (Prop_obuf_I_O)         3.533     4.633 r  rs2_po_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.633    rs2_po[7]
    P2                                                                r  rs2_po[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 91.094    

Slack (MET) :             91.153ns  (required time - arrival time)
  Source:                 memoria_1/memoria_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[6]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (PLL_clock rise@100.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 4.201ns (60.917%)  route 2.695ns (39.083%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.725    -2.322    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.804 r  memoria_1/memoria_reg[3][6]/Q
                         net (fo=2, routed)           0.820    -0.983    memoria_1/memoria_reg[3][6]
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.124    -0.859 r  memoria_1/rs1_po_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     1.015    rs1_po_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.559     4.574 r  rs1_po_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.574    rs1_po[6]
    U7                                                                r  rs1_po[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_1/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                 91.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[7]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 1.420ns (75.945%)  route 0.450ns (24.055%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    memoria_1/CLK
    SLICE_X89Y70         FDRE                                         r  memoria_1/memoria_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  memoria_1/memoria_reg[3][7]/Q
                         net (fo=2, routed)           0.113    -0.260    memoria_1/memoria_reg[3][7]
    SLICE_X89Y69         LUT5 (Prop_lut5_I1_O)        0.045    -0.215 r  memoria_1/rs2_po_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.121    rs2_po_OBUF[7]
    P2                   OBUF (Prop_obuf_I_O)         1.234     1.355 r  rs2_po_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.355    rs2_po[7]
    P2                                                                r  rs2_po[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.296ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[3]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.440ns (75.052%)  route 0.479ns (24.948%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  memoria_1/memoria_reg[3][3]/Q
                         net (fo=2, routed)           0.148    -0.197    memoria_1/memoria_reg[3][3]
    SLICE_X89Y65         LUT5 (Prop_lut5_I1_O)        0.045    -0.152 r  memoria_1/rs2_po_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.179    rs2_po_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         1.231     1.410 r  rs2_po_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.410    rs2_po[3]
    R1                                                                r  rs2_po[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.303ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[4]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 1.442ns (74.660%)  route 0.490ns (25.340%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    memoria_1/CLK
    SLICE_X88Y70         FDRE                                         r  memoria_1/memoria_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  memoria_1/memoria_reg[2][4]/Q
                         net (fo=2, routed)           0.209    -0.141    memoria_1/memoria_reg[2][4]
    SLICE_X89Y73         LUT5 (Prop_lut5_I0_O)        0.045    -0.096 r  memoria_1/rs2_po_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.184    rs2_po_OBUF[4]
    P5                   OBUF (Prop_obuf_I_O)         1.233     1.418 r  rs2_po_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.418    rs2_po[4]
    P5                                                                r  rs2_po[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.351ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs2_po[6]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.440ns (72.906%)  route 0.535ns (27.094%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X88Y63         FDRE                                         r  memoria_1/memoria_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  memoria_1/memoria_reg[2][6]/Q
                         net (fo=2, routed)           0.117    -0.228    memoria_1/memoria_reg[2][6]
    SLICE_X88Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  memoria_1/rs2_po_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.235    rs2_po_OBUF[6]
    R2                   OBUF (Prop_obuf_I_O)         1.231     1.465 r  rs2_po_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.465    rs2_po[6]
    R2                                                                r  rs2_po[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[3]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.465ns (74.053%)  route 0.513ns (25.947%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  memoria_1/memoria_reg[3][3]/Q
                         net (fo=2, routed)           0.061    -0.284    memoria_1/memoria_reg[3][3]
    SLICE_X89Y65         LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  memoria_1/rs1_po_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.452     0.213    rs1_po_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         1.256     1.468 r  rs1_po_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.468    rs1_po[3]
    T6                                                                r  rs1_po[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.418ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[1]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.477ns (72.354%)  route 0.564ns (27.646%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  memoria_1/memoria_reg[3][1]/Q
                         net (fo=2, routed)           0.150    -0.195    memoria_1/memoria_reg[3][1]
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.045    -0.150 r  memoria_1/rs1_po_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.264    rs1_po_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.268     1.532 r  rs1_po_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.532    rs1_po[1]
    V9                                                                r  rs1_po[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.429ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[5]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 1.438ns (69.915%)  route 0.619ns (30.085%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.513    memoria_1/CLK
    SLICE_X89Y69         FDRE                                         r  memoria_1/memoria_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  memoria_1/memoria_reg[1][5]/Q
                         net (fo=2, routed)           0.261    -0.112    memoria_1/memoria_reg[1][5]
    SLICE_X88Y74         LUT5 (Prop_lut5_I4_O)        0.045    -0.067 r  memoria_1/rs1_po_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.292    rs1_po_OBUF[5]
    T4                   OBUF (Prop_obuf_I_O)         1.252     1.544 r  rs1_po_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.544    rs1_po[5]
    T4                                                                r  rs1_po[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.453ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[0]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.439ns (69.271%)  route 0.638ns (30.729%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X89Y63         FDRE                                         r  memoria_1/memoria_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  memoria_1/memoria_reg[2][0]/Q
                         net (fo=2, routed)           0.147    -0.221    memoria_1/memoria_reg[2][0]
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.176 r  memoria_1/rs1_po_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     0.315    rs1_po_OBUF[0]
    T8                   OBUF (Prop_obuf_I_O)         1.253     1.567 r  rs1_po_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.567    rs1_po[0]
    T8                                                                r  rs1_po[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.455ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[7]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.449ns (69.534%)  route 0.635ns (30.466%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    memoria_1/CLK
    SLICE_X89Y70         FDRE                                         r  memoria_1/memoria_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  memoria_1/memoria_reg[3][7]/Q
                         net (fo=2, routed)           0.114    -0.259    memoria_1/memoria_reg[3][7]
    SLICE_X89Y69         LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  memoria_1/rs1_po_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.521     0.306    rs1_po_OBUF[7]
    U6                   OBUF (Prop_obuf_I_O)         1.263     1.569 r  rs1_po_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.569    rs1_po[7]
    U6                                                                r  rs1_po[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 memoria_1/memoria_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rs1_po[2]
                            (output port clocked by PLL_clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             PLL_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (PLL_clock rise@0.000ns - PLL_clock rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 1.453ns (69.522%)  route 0.637ns (30.478%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.603    -0.509    memoria_1/CLK
    SLICE_X88Y65         FDRE                                         r  memoria_1/memoria_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  memoria_1/memoria_reg[3][2]/Q
                         net (fo=2, routed)           0.146    -0.199    memoria_1/memoria_reg[3][2]
    SLICE_X89Y65         LUT5 (Prop_lut5_I1_O)        0.045    -0.154 r  memoria_1/rs1_po_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.491     0.337    rs1_po_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.244     1.581 r  rs1_po_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.581    rs1_po[2]
    R8                                                                r  rs1_po[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PLL_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_1/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_1/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_1/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_1/inst/clkout1_buf/O
                         clock pessimism              0.040    -1.112    
                         clock uncertainty            0.226    -0.886    
                         output delay                -0.000    -0.886    
  -------------------------------------------------------------------
                         required time                          0.886    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  2.467    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_1/CLK_10MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X89Y64  memoria_1/memoria_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X88Y64  memoria_1/memoria_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X88Y64  memoria_1/memoria_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X88Y64  memoria_1/memoria_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X89Y69  memoria_1/memoria_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X89Y69  memoria_1/memoria_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X88Y64  memoria_1/memoria_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X89Y69  memoria_1/memoria_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X89Y63  memoria_1/memoria_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X88Y63  memoria_1/memoria_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y64  memoria_1/memoria_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y64  memoria_1/memoria_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y64  memoria_1/memoria_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y64  memoria_1/memoria_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y64  memoria_1/memoria_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y69  memoria_1/memoria_reg[1][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y65  memoria_1/memoria_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y65  memoria_1/memoria_reg[2][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y65  memoria_1/memoria_reg[2][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X89Y65  memoria_1/memoria_reg[2][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y70  memoria_1/memoria_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y70  memoria_1/memoria_reg[2][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X88Y70  memoria_1/memoria_reg[2][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_1/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_1/inst/plle2_adv_inst/CLKFBOUT



