#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5896737c8d60 .scope module, "TopModule_tb" "TopModule_tb" 2 3;
 .timescale -9 -12;
v0x5896737e84a0_0 .var "CLK", 0 0;
v0x5896737e8540_0 .var "RST", 0 0;
S_0x589673775e70 .scope module, "uut" "TopModule" 2 10, 3 1 0, S_0x5896737c8d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
v0x5896737e6c30_0 .net "ALUControl", 2 0, v0x5896737c2f10_0;  1 drivers
v0x5896737e6d60_0 .net "ALUOp", 1 0, v0x5896737e2e00_0;  1 drivers
v0x5896737e6e70_0 .net "ALUResult", 31 0, v0x58967379f550_0;  1 drivers
v0x5896737e6f10_0 .net "ALUSrc", 0 0, v0x5896737e2ee0_0;  1 drivers
v0x5896737e7000_0 .net "Branch", 0 0, v0x5896737e2f80_0;  1 drivers
v0x5896737e7140_0 .net "CLK", 0 0, v0x5896737e84a0_0;  1 drivers
v0x5896737e71e0_0 .net "ImmExt", 31 0, v0x5896737e23a0_0;  1 drivers
v0x5896737e72a0_0 .net "ImmSrc", 1 0, v0x5896737e3080_0;  1 drivers
v0x5896737e73b0_0 .net "MemWrite", 0 0, v0x5896737e3150_0;  1 drivers
v0x5896737e74e0_0 .net "PC", 31 0, v0x5896737e3850_0;  1 drivers
v0x5896737e7610_0 .net "PCNext", 31 0, v0x5896737e3db0_0;  1 drivers
v0x5896737e76d0_0 .net "PCPlus4", 31 0, v0x5896737e44f0_0;  1 drivers
v0x5896737e7790_0 .net "PCSrc", 0 0, v0x5896737e0ea0_0;  1 drivers
v0x5896737e7880_0 .net "PCTarget", 31 0, v0x5896737e4a20_0;  1 drivers
v0x5896737e7990_0 .net "RD", 31 0, v0x5896737e2960_0;  1 drivers
v0x5896737e7a50_0 .net "RD1", 31 0, v0x5896737e53b0_0;  1 drivers
v0x5896737e7b40_0 .net "RD2", 31 0, v0x5896737e54c0_0;  1 drivers
v0x5896737e7d10_0 .net "RD3", 31 0, v0x5896737e15b0_0;  1 drivers
v0x5896737e7e20_0 .net "RST", 0 0, v0x5896737e8540_0;  1 drivers
v0x5896737e7ec0_0 .net "RegWrite", 0 0, v0x5896737e3240_0;  1 drivers
v0x5896737e7f60_0 .net "ResultSrc", 0 0, v0x5896737e32e0_0;  1 drivers
v0x5896737e8050_0 .net "SrcB", 31 0, v0x5896737e6ae0_0;  1 drivers
v0x5896737e8140_0 .net "WD3", 31 0, v0x5896737e6320_0;  1 drivers
o0x7d3579048558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896737e8250_0 .net "WE", 0 0, o0x7d3579048558;  0 drivers
o0x7d35790494e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5896737e82f0_0 .net "WE3", 0 0, o0x7d35790494e8;  0 drivers
v0x5896737e8390_0 .net "Zero", 0 0, v0x5896737c2350_0;  1 drivers
L_0x5896737e8690 .part v0x5896737e2960_0, 12, 3;
L_0x5896737e8730 .part v0x5896737e2960_0, 25, 7;
L_0x5896737e87d0 .part v0x5896737e2960_0, 0, 7;
L_0x5896737e8900 .part v0x5896737e2960_0, 7, 25;
L_0x5896737e89a0 .part v0x5896737e2960_0, 0, 7;
L_0x5896737e8a40 .part v0x5896737e2960_0, 15, 5;
L_0x5896737e8b20 .part v0x5896737e2960_0, 20, 5;
L_0x5896737e8cd0 .part v0x5896737e2960_0, 7, 5;
S_0x5896737b9890 .scope module, "ALU1" "ALU" 3 47, 4 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x589673793570_0 .net "ALUControl", 2 0, v0x5896737c2f10_0;  alias, 1 drivers
v0x58967379f550_0 .var "ALUResult", 31 0;
v0x5896737b7b60_0 .net "SrcA", 31 0, v0x5896737e53b0_0;  alias, 1 drivers
v0x5896737c6ab0_0 .net "SrcB", 31 0, v0x5896737e6ae0_0;  alias, 1 drivers
v0x5896737c2350_0 .var "Zero", 0 0;
E_0x58967374a8d0 .event edge, v0x589673793570_0, v0x5896737b7b60_0, v0x5896737c6ab0_0, v0x58967379f550_0;
S_0x5896737e04b0 .scope module, "ALUDecoder1" "ALUDecoder" 3 56, 5 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
v0x5896737c2f10_0 .var "ALUControl", 2 0;
v0x5896737e0720_0 .net "ALUOp", 1 0, v0x5896737e2e00_0;  alias, 1 drivers
v0x5896737e07e0_0 .net "funct3", 2 0, L_0x5896737e8690;  1 drivers
v0x5896737e08a0_0 .net "funct7", 6 0, L_0x5896737e8730;  1 drivers
v0x5896737e0980_0 .net "op", 6 0, L_0x5896737e87d0;  1 drivers
E_0x589673783550 .event edge, v0x5896737e0720_0, v0x5896737e07e0_0, v0x5896737e0980_0, v0x5896737e08a0_0;
S_0x5896737e0b50 .scope module, "BranchJump1" "BranchJump" 3 65, 6 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "PCSrc";
v0x5896737e0dc0_0 .net "Branch", 0 0, v0x5896737e2f80_0;  alias, 1 drivers
v0x5896737e0ea0_0 .var "PCSrc", 0 0;
v0x5896737e0f60_0 .net "Zero", 0 0, v0x5896737c2350_0;  alias, 1 drivers
E_0x58967376dc90 .event edge, v0x5896737e0dc0_0, v0x5896737c2350_0;
S_0x5896737e1040 .scope module, "DataMemory1" "DataMemory" 3 72, 7 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A_DM";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "RD3";
v0x5896737e1430_0 .net "A_DM", 31 0, v0x58967379f550_0;  alias, 1 drivers
v0x5896737e1510_0 .net "CLK", 0 0, v0x5896737e84a0_0;  alias, 1 drivers
v0x5896737e15b0_0 .var "RD3", 31 0;
v0x5896737e1670_0 .net "RST", 0 0, v0x5896737e8540_0;  alias, 1 drivers
v0x5896737e1730_0 .net "WD", 31 0, v0x5896737e54c0_0;  alias, 1 drivers
v0x5896737e1860_0 .net "WE", 0 0, o0x7d3579048558;  alias, 0 drivers
v0x5896737e1920_0 .var/i "i", 31 0;
v0x5896737e1a00 .array "x", 0 31, 31 0;
E_0x5896737c9120 .event posedge, v0x5896737e1510_0;
v0x5896737e1a00_0 .array/port v0x5896737e1a00, 0;
v0x5896737e1a00_1 .array/port v0x5896737e1a00, 1;
v0x5896737e1a00_2 .array/port v0x5896737e1a00, 2;
E_0x5896737e12e0/0 .event edge, v0x58967379f550_0, v0x5896737e1a00_0, v0x5896737e1a00_1, v0x5896737e1a00_2;
v0x5896737e1a00_3 .array/port v0x5896737e1a00, 3;
v0x5896737e1a00_4 .array/port v0x5896737e1a00, 4;
v0x5896737e1a00_5 .array/port v0x5896737e1a00, 5;
v0x5896737e1a00_6 .array/port v0x5896737e1a00, 6;
E_0x5896737e12e0/1 .event edge, v0x5896737e1a00_3, v0x5896737e1a00_4, v0x5896737e1a00_5, v0x5896737e1a00_6;
v0x5896737e1a00_7 .array/port v0x5896737e1a00, 7;
v0x5896737e1a00_8 .array/port v0x5896737e1a00, 8;
v0x5896737e1a00_9 .array/port v0x5896737e1a00, 9;
v0x5896737e1a00_10 .array/port v0x5896737e1a00, 10;
E_0x5896737e12e0/2 .event edge, v0x5896737e1a00_7, v0x5896737e1a00_8, v0x5896737e1a00_9, v0x5896737e1a00_10;
v0x5896737e1a00_11 .array/port v0x5896737e1a00, 11;
v0x5896737e1a00_12 .array/port v0x5896737e1a00, 12;
v0x5896737e1a00_13 .array/port v0x5896737e1a00, 13;
v0x5896737e1a00_14 .array/port v0x5896737e1a00, 14;
E_0x5896737e12e0/3 .event edge, v0x5896737e1a00_11, v0x5896737e1a00_12, v0x5896737e1a00_13, v0x5896737e1a00_14;
v0x5896737e1a00_15 .array/port v0x5896737e1a00, 15;
v0x5896737e1a00_16 .array/port v0x5896737e1a00, 16;
v0x5896737e1a00_17 .array/port v0x5896737e1a00, 17;
v0x5896737e1a00_18 .array/port v0x5896737e1a00, 18;
E_0x5896737e12e0/4 .event edge, v0x5896737e1a00_15, v0x5896737e1a00_16, v0x5896737e1a00_17, v0x5896737e1a00_18;
v0x5896737e1a00_19 .array/port v0x5896737e1a00, 19;
v0x5896737e1a00_20 .array/port v0x5896737e1a00, 20;
v0x5896737e1a00_21 .array/port v0x5896737e1a00, 21;
v0x5896737e1a00_22 .array/port v0x5896737e1a00, 22;
E_0x5896737e12e0/5 .event edge, v0x5896737e1a00_19, v0x5896737e1a00_20, v0x5896737e1a00_21, v0x5896737e1a00_22;
v0x5896737e1a00_23 .array/port v0x5896737e1a00, 23;
v0x5896737e1a00_24 .array/port v0x5896737e1a00, 24;
v0x5896737e1a00_25 .array/port v0x5896737e1a00, 25;
v0x5896737e1a00_26 .array/port v0x5896737e1a00, 26;
E_0x5896737e12e0/6 .event edge, v0x5896737e1a00_23, v0x5896737e1a00_24, v0x5896737e1a00_25, v0x5896737e1a00_26;
v0x5896737e1a00_27 .array/port v0x5896737e1a00, 27;
v0x5896737e1a00_28 .array/port v0x5896737e1a00, 28;
v0x5896737e1a00_29 .array/port v0x5896737e1a00, 29;
v0x5896737e1a00_30 .array/port v0x5896737e1a00, 30;
E_0x5896737e12e0/7 .event edge, v0x5896737e1a00_27, v0x5896737e1a00_28, v0x5896737e1a00_29, v0x5896737e1a00_30;
v0x5896737e1a00_31 .array/port v0x5896737e1a00, 31;
E_0x5896737e12e0/8 .event edge, v0x5896737e1a00_31;
E_0x5896737e12e0 .event/or E_0x5896737e12e0/0, E_0x5896737e12e0/1, E_0x5896737e12e0/2, E_0x5896737e12e0/3, E_0x5896737e12e0/4, E_0x5896737e12e0/5, E_0x5896737e12e0/6, E_0x5896737e12e0/7, E_0x5896737e12e0/8;
S_0x5896737e1fc0 .scope module, "Extend1" "Extend" 3 82, 8 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Imm";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5896737e22a0_0 .net "Imm", 24 0, L_0x5896737e8900;  1 drivers
v0x5896737e23a0_0 .var "ImmExt", 31 0;
v0x5896737e2480_0 .net "ImmSrc", 1 0, v0x5896737e3080_0;  alias, 1 drivers
E_0x5896737c90e0 .event edge, v0x5896737e2480_0, v0x5896737e22a0_0;
S_0x5896737e25c0 .scope module, "InstructionMemory1" "InstructionMemory" 3 89, 9 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
v0x5896737e2860_0 .net "A", 31 0, v0x5896737e3850_0;  alias, 1 drivers
v0x5896737e2960_0 .var "RD", 31 0;
E_0x5896737e27e0 .event edge, v0x5896737e2860_0;
S_0x5896737e2aa0 .scope module, "MainDecoder1" "MainDecoder" 3 98, 10 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Branch";
v0x5896737e2e00_0 .var "ALUOp", 1 0;
v0x5896737e2ee0_0 .var "ALUSrc", 0 0;
v0x5896737e2f80_0 .var "Branch", 0 0;
v0x5896737e3080_0 .var "ImmSrc", 1 0;
v0x5896737e3150_0 .var "MemWrite", 0 0;
v0x5896737e3240_0 .var "RegWrite", 0 0;
v0x5896737e32e0_0 .var "ResultSrc", 0 0;
v0x5896737e33a0_0 .net "op", 6 0, L_0x5896737e89a0;  1 drivers
E_0x5896737e2da0 .event edge, v0x5896737e33a0_0;
S_0x5896737e35d0 .scope module, "PC1" "PC" 3 131, 11 2 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PCNext";
    .port_info 3 /OUTPUT 32 "PC";
v0x5896737e3760_0 .net "CLK", 0 0, v0x5896737e84a0_0;  alias, 1 drivers
v0x5896737e3850_0 .var "PC", 31 0;
v0x5896737e3920_0 .net "PCNext", 31 0, v0x5896737e3db0_0;  alias, 1 drivers
v0x5896737e39f0_0 .net "RST", 0 0, v0x5896737e8540_0;  alias, 1 drivers
S_0x5896737e3b50 .scope module, "PCMux1" "PCMux" 3 110, 12 2 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "PCPlus4";
    .port_info 2 /INPUT 32 "PCTarget";
    .port_info 3 /OUTPUT 32 "PCNext";
v0x5896737e3db0_0 .var "PCNext", 31 0;
v0x5896737e3ec0_0 .net "PCPlus4", 31 0, v0x5896737e44f0_0;  alias, 1 drivers
v0x5896737e3f80_0 .net "PCSrc", 0 0, v0x5896737e0ea0_0;  alias, 1 drivers
v0x5896737e4080_0 .net "PCTarget", 31 0, v0x5896737e4a20_0;  alias, 1 drivers
E_0x5896737e3d30 .event edge, v0x5896737e0ea0_0, v0x5896737e3ec0_0, v0x5896737e4080_0;
S_0x5896737e41d0 .scope module, "PCPlus41" "PCPlus4" 3 118, 13 2 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCPlus4";
v0x5896737e43c0_0 .net "PC", 31 0, v0x5896737e3850_0;  alias, 1 drivers
v0x5896737e44f0_0 .var "PCPlus4", 31 0;
S_0x5896737e45f0 .scope module, "PCPlusImm1" "PCPlusImm" 3 124, 14 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /OUTPUT 32 "PCTarget";
v0x5896737e48a0_0 .net "ImmExt", 31 0, v0x5896737e23a0_0;  alias, 1 drivers
v0x5896737e4980_0 .net "PC", 31 0, v0x5896737e3850_0;  alias, 1 drivers
v0x5896737e4a20_0 .var "PCTarget", 31 0;
E_0x5896737e4820 .event edge, v0x5896737e2860_0, v0x5896737e23a0_0;
S_0x5896737e4b80 .scope module, "RegisterFile1" "RegisterFile" 3 138, 15 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x5896737e4ff0_0 .net "A1", 4 0, L_0x5896737e8a40;  1 drivers
v0x5896737e50f0_0 .net "A2", 4 0, L_0x5896737e8b20;  1 drivers
v0x5896737e51d0_0 .net "A3", 4 0, L_0x5896737e8cd0;  1 drivers
v0x5896737e52c0_0 .net "CLK", 0 0, v0x5896737e84a0_0;  alias, 1 drivers
v0x5896737e53b0_0 .var "RD1", 31 0;
v0x5896737e54c0_0 .var "RD2", 31 0;
v0x5896737e5560_0 .net "RST", 0 0, v0x5896737e8540_0;  alias, 1 drivers
v0x5896737e5650_0 .net "WD3", 31 0, v0x5896737e6320_0;  alias, 1 drivers
v0x5896737e5710_0 .net "WE3", 0 0, o0x7d35790494e8;  alias, 0 drivers
v0x5896737e5860_0 .var/i "i", 31 0;
v0x5896737e5940 .array "x", 0 31, 31 0;
v0x5896737e5940_0 .array/port v0x5896737e5940, 0;
v0x5896737e5940_1 .array/port v0x5896737e5940, 1;
v0x5896737e5940_2 .array/port v0x5896737e5940, 2;
E_0x5896737e4e90/0 .event edge, v0x5896737e4ff0_0, v0x5896737e5940_0, v0x5896737e5940_1, v0x5896737e5940_2;
v0x5896737e5940_3 .array/port v0x5896737e5940, 3;
v0x5896737e5940_4 .array/port v0x5896737e5940, 4;
v0x5896737e5940_5 .array/port v0x5896737e5940, 5;
v0x5896737e5940_6 .array/port v0x5896737e5940, 6;
E_0x5896737e4e90/1 .event edge, v0x5896737e5940_3, v0x5896737e5940_4, v0x5896737e5940_5, v0x5896737e5940_6;
v0x5896737e5940_7 .array/port v0x5896737e5940, 7;
v0x5896737e5940_8 .array/port v0x5896737e5940, 8;
v0x5896737e5940_9 .array/port v0x5896737e5940, 9;
v0x5896737e5940_10 .array/port v0x5896737e5940, 10;
E_0x5896737e4e90/2 .event edge, v0x5896737e5940_7, v0x5896737e5940_8, v0x5896737e5940_9, v0x5896737e5940_10;
v0x5896737e5940_11 .array/port v0x5896737e5940, 11;
v0x5896737e5940_12 .array/port v0x5896737e5940, 12;
v0x5896737e5940_13 .array/port v0x5896737e5940, 13;
v0x5896737e5940_14 .array/port v0x5896737e5940, 14;
E_0x5896737e4e90/3 .event edge, v0x5896737e5940_11, v0x5896737e5940_12, v0x5896737e5940_13, v0x5896737e5940_14;
v0x5896737e5940_15 .array/port v0x5896737e5940, 15;
v0x5896737e5940_16 .array/port v0x5896737e5940, 16;
v0x5896737e5940_17 .array/port v0x5896737e5940, 17;
v0x5896737e5940_18 .array/port v0x5896737e5940, 18;
E_0x5896737e4e90/4 .event edge, v0x5896737e5940_15, v0x5896737e5940_16, v0x5896737e5940_17, v0x5896737e5940_18;
v0x5896737e5940_19 .array/port v0x5896737e5940, 19;
v0x5896737e5940_20 .array/port v0x5896737e5940, 20;
v0x5896737e5940_21 .array/port v0x5896737e5940, 21;
v0x5896737e5940_22 .array/port v0x5896737e5940, 22;
E_0x5896737e4e90/5 .event edge, v0x5896737e5940_19, v0x5896737e5940_20, v0x5896737e5940_21, v0x5896737e5940_22;
v0x5896737e5940_23 .array/port v0x5896737e5940, 23;
v0x5896737e5940_24 .array/port v0x5896737e5940, 24;
v0x5896737e5940_25 .array/port v0x5896737e5940, 25;
v0x5896737e5940_26 .array/port v0x5896737e5940, 26;
E_0x5896737e4e90/6 .event edge, v0x5896737e5940_23, v0x5896737e5940_24, v0x5896737e5940_25, v0x5896737e5940_26;
v0x5896737e5940_27 .array/port v0x5896737e5940, 27;
v0x5896737e5940_28 .array/port v0x5896737e5940, 28;
v0x5896737e5940_29 .array/port v0x5896737e5940, 29;
v0x5896737e5940_30 .array/port v0x5896737e5940, 30;
E_0x5896737e4e90/7 .event edge, v0x5896737e5940_27, v0x5896737e5940_28, v0x5896737e5940_29, v0x5896737e5940_30;
v0x5896737e5940_31 .array/port v0x5896737e5940, 31;
E_0x5896737e4e90/8 .event edge, v0x5896737e5940_31, v0x5896737e50f0_0;
E_0x5896737e4e90 .event/or E_0x5896737e4e90/0, E_0x5896737e4e90/1, E_0x5896737e4e90/2, E_0x5896737e4e90/3, E_0x5896737e4e90/4, E_0x5896737e4e90/5, E_0x5896737e4e90/6, E_0x5896737e4e90/7, E_0x5896737e4e90/8;
S_0x5896737e5f20 .scope module, "ResultMux1" "ResultMux" 3 157, 16 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "ReadData";
    .port_info 2 /INPUT 1 "ResultSrc";
    .port_info 3 /OUTPUT 32 "Result";
v0x5896737e6130_0 .net "ALUResult", 31 0, v0x58967379f550_0;  alias, 1 drivers
v0x5896737e6260_0 .net "ReadData", 31 0, v0x5896737e15b0_0;  alias, 1 drivers
v0x5896737e6320_0 .var "Result", 31 0;
v0x5896737e6420_0 .net "ResultSrc", 0 0, v0x5896737e32e0_0;  alias, 1 drivers
E_0x5896737e60b0 .event edge, v0x5896737e32e0_0, v0x58967379f550_0, v0x5896737e15b0_0;
S_0x5896737e6540 .scope module, "SrcBMux1" "SrcBMux" 3 150, 17 1 0, S_0x589673775e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RD2";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "SrcB";
v0x5896737e6810_0 .net "ALUSrc", 0 0, v0x5896737e2ee0_0;  alias, 1 drivers
v0x5896737e6900_0 .net "ImmExt", 31 0, v0x5896737e23a0_0;  alias, 1 drivers
v0x5896737e69f0_0 .net "RD2", 31 0, v0x5896737e54c0_0;  alias, 1 drivers
v0x5896737e6ae0_0 .var "SrcB", 31 0;
E_0x5896737e6790 .event edge, v0x5896737e2ee0_0, v0x5896737e1730_0, v0x5896737e23a0_0;
    .scope S_0x5896737b9890;
T_0 ;
    %wait E_0x58967374a8d0;
    %load/vec4 v0x589673793570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x5896737b7b60_0;
    %load/vec4 v0x5896737c6ab0_0;
    %add;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x5896737b7b60_0;
    %load/vec4 v0x5896737c6ab0_0;
    %sub;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x5896737b7b60_0;
    %load/vec4 v0x5896737c6ab0_0;
    %and;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5896737b7b60_0;
    %load/vec4 v0x5896737c6ab0_0;
    %or;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5896737b7b60_0;
    %load/vec4 v0x5896737c6ab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v0x58967379f550_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0x58967379f550_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %pad/s 1;
    %store/vec4 v0x5896737c2350_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5896737e04b0;
T_1 ;
    %wait E_0x589673783550;
    %load/vec4 v0x5896737e0720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5896737e07e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x5896737e0980_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5896737e08a0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5896737c2f10_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5896737e0b50;
T_2 ;
    %wait E_0x58967376dc90;
    %load/vec4 v0x5896737e0dc0_0;
    %load/vec4 v0x5896737e0f60_0;
    %and;
    %store/vec4 v0x5896737e0ea0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5896737e1040;
T_3 ;
    %wait E_0x5896737e12e0;
    %ix/getv 4, v0x5896737e1430_0;
    %load/vec4a v0x5896737e1a00, 4;
    %store/vec4 v0x5896737e15b0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5896737e1040;
T_4 ;
    %wait E_0x5896737c9120;
    %load/vec4 v0x5896737e1670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896737e1920_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5896737e1920_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 10, 0, 32;
    %ix/getv/s 3, v0x5896737e1920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896737e1a00, 0, 4;
    %load/vec4 v0x5896737e1920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896737e1920_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5896737e1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5896737e1730_0;
    %ix/getv 3, v0x5896737e1430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896737e1a00, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5896737e1fc0;
T_5 ;
    %wait E_0x5896737c90e0;
    %load/vec4 v0x5896737e2480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896737e23a0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5896737e23a0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5896737e23a0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5896737e22a0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x5896737e23a0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5896737e25c0;
T_6 ;
    %wait E_0x5896737e27e0;
    %load/vec4 v0x5896737e2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 4291076867, 0, 32;
    %store/vec4 v0x5896737e2960_0, 0, 32;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5896737e2aa0;
T_7 ;
    %wait E_0x5896737e2da0;
    %load/vec4 v0x5896737e33a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e3240_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896737e3080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e3150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896737e2e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e2ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e32e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e2f80_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e3240_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5896737e3080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e3150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5896737e2e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e2f80_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e3240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e3150_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5896737e2e00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e2f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e32e0_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e3240_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5896737e3080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e3150_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5896737e2e00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e2f80_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5896737e3b50;
T_8 ;
    %wait E_0x5896737e3d30;
    %load/vec4 v0x5896737e3f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0x5896737e3ec0_0;
    %assign/vec4 v0x5896737e3db0_0, 0;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5896737e3ec0_0;
    %assign/vec4 v0x5896737e3db0_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5896737e4080_0;
    %assign/vec4 v0x5896737e3db0_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5896737e41d0;
T_9 ;
    %wait E_0x5896737e27e0;
    %load/vec4 v0x5896737e43c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5896737e44f0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5896737e45f0;
T_10 ;
    %wait E_0x5896737e4820;
    %load/vec4 v0x5896737e4980_0;
    %load/vec4 v0x5896737e48a0_0;
    %add;
    %store/vec4 v0x5896737e4a20_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5896737e35d0;
T_11 ;
    %wait E_0x5896737c9120;
    %load/vec4 v0x5896737e39f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5896737e3850_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5896737e3920_0;
    %assign/vec4 v0x5896737e3850_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5896737e4b80;
T_12 ;
    %wait E_0x5896737e4e90;
    %load/vec4 v0x5896737e4ff0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x5896737e4ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5896737e5940, 4;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x5896737e53b0_0, 0, 32;
    %load/vec4 v0x5896737e50f0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x5896737e50f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5896737e5940, 4;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x5896737e54c0_0, 0, 32;
    %pushi/vec4 8196, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896737e5940, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5896737e4b80;
T_13 ;
    %wait E_0x5896737c9120;
    %load/vec4 v0x5896737e5560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5896737e5860_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5896737e5860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5896737e5860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896737e5940, 0, 4;
    %load/vec4 v0x5896737e5860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5896737e5860_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 8196, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5896737e5940, 4, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5896737e5710_0;
    %load/vec4 v0x5896737e51d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5896737e5650_0;
    %load/vec4 v0x5896737e51d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5896737e5940, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5896737e6540;
T_14 ;
    %wait E_0x5896737e6790;
    %load/vec4 v0x5896737e6810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0x5896737e69f0_0;
    %assign/vec4 v0x5896737e6ae0_0, 0;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x5896737e69f0_0;
    %assign/vec4 v0x5896737e6ae0_0, 0;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x5896737e6900_0;
    %assign/vec4 v0x5896737e6ae0_0, 0;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5896737e5f20;
T_15 ;
    %wait E_0x5896737e60b0;
    %load/vec4 v0x5896737e6420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %load/vec4 v0x5896737e6130_0;
    %store/vec4 v0x5896737e6320_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x5896737e6130_0;
    %store/vec4 v0x5896737e6320_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x5896737e6260_0;
    %store/vec4 v0x5896737e6320_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5896737c8d60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e84a0_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5896737e84a0_0;
    %inv;
    %store/vec4 v0x5896737e84a0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x5896737c8d60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e8540_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5896737e8540_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5896737e8540_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5896737c8d60;
T_18 ;
    %vpi_call 2 38 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x589673775e70 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "TopModule.v";
    "ALU.v";
    "ALUDecoder.v";
    "BranchJump.v";
    "DataMemory.v";
    "Extend.v";
    "InstructionMemory.v";
    "MainDecoder.v";
    "PC.v";
    "PCMux.v";
    "PCPlus4.v";
    "PCPlusImm.v";
    "RegisterFile.v";
    "ResultMux.v";
    "SrcBMux.v";
