0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sim_1/imports/new/tb_lut.sv,1716975755,systemVerilog,,,,tb_DP,,uvm,,,,,,
D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/controlUnit.sv,1716974618,systemVerilog,,D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/datapath.sv,,controlunit,,uvm,,,,,,
D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/datapath.sv,1716975682,systemVerilog,,D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/dedicatedprocessor.sv,,ALU;AND;OR;RegisterFile;adder;comparator;datapath;mux_2x1;register;subtractor,,uvm,,,,,,
D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sources_1/new/dedicatedprocessor.sv,1716975582,systemVerilog,,D:/FPGA_RISC/20240529_Dedicated_Processor_unluckyALU/20240529_Dedicated_Processor_unluckyALU.srcs/sim_1/imports/new/tb_lut.sv,,dedicatedprocess,,uvm,,,,,,
