Source Block: oh/mio/hdl/mio_regs.v@64:74@HdlIdDef
   wire [AW-1:0]	srcaddr_in;		// From p2e of packet2emesh.v
   wire			write_in;		// From p2e of packet2emesh.v
   // End of automatics

   //regs
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;

Diff Content:
- 69    reg [15:0] 		config_reg;   
+ 69    reg [18:0] 		config_reg;   

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mio_regs.v@68:78
   //regs
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;
   
   //#####################################
   //# DECODE
   //#####################################

Clone Blocks 2:
oh/mio/hdl/mio_regs.v@67:77

   //regs
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;
   
   //#####################################
   //# DECODE

Clone Blocks 3:
oh/mio/hdl/mio_regs.v@66:76
   // End of automatics

   //regs
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;
   
   //#####################################

Clone Blocks 4:
oh/mio/hdl/mio_regs.v@69:79
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;
   
   //#####################################
   //# DECODE
   //#####################################
   

Clone Blocks 5:
oh/mio/hdl/mio_regs.v@65:75
   wire			write_in;		// From p2e of packet2emesh.v
   // End of automatics

   //regs
   reg [15:0] 		config_reg;   
   reg [7:0] 		status_reg;
   wire [7:0] 		status_in;   
   reg [31:0] 		clkdiv_reg;
   reg [63:0] 		addr_reg;
   reg [31:0] 		clkphase_reg;
   

