extDirs ".v"
langName "Verilog"
libDirs ""
libName ""
viewName "module"
libFiles ""
