Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun May 20 18:07:09 2018
| Host         : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              24 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |             136 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------+------------------------+------------------+----------------+
|           Clock Signal          |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------+------------------------+------------------+----------------+
|  AES1/ledDone_reg_i_1_n_0       |                           |                        |                1 |              1 |
|  clk_IBUF_BUFG                  | U1/bit_count              | U1/tx_buff_reg[1][0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                  | U1/byte_count             | U1/tx_buff_reg[1][0]_0 |                3 |              6 |
|  clk_IBUF_BUFG                  | U1/tx_buff[17][6]_i_1_n_0 |                        |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[19][6]_i_1_n_0 |                        |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[18][6]_i_1_n_0 |                        |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[1][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                1 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[2][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                3 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[5][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                1 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[7][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[8][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                4 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[3][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                4 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[4][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[6][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[9][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                4 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[10][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                1 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[0][6]_i_1_n_0  | U1/tx_buff_reg[1][0]_0 |                1 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[11][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[12][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[15][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[16][6]_i_1_n_0 |                        |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[14][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/tx_buff[13][6]_i_1_n_0 | U1/tx_buff_reg[1][0]_0 |                2 |              7 |
|  AES1/next_state_reg[6]_i_2_n_0 |                           |                        |                2 |              7 |
|  clk_IBUF_BUFG                  | U1/p_3_in                 | U1/tx_buff_reg[1][0]_0 |                5 |             14 |
|  clk_IBUF_BUFG                  |                           | U1/tx_buff_reg[1][0]_0 |                9 |             24 |
+---------------------------------+---------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 7      |                    21 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


