<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="LPC0" HW_revision="" XML_version="1.0" description="LPC register addresses" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="LPC_CTL" width="32" description="LPC Control" id="LPC_CTL" offset="0x00000000" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable Channel 0" id="LPC_CTL_CE0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Enable Channel 1" id="LPC_CTL_CE1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Enable Channel 2" id="LPC_CTL_CE2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Enable Channel 3" id="LPC_CTL_CE3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Enable Channel 4" id="LPC_CTL_CE4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Enable Channel 5" id="LPC_CTL_CE5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Enable Channel 6" id="LPC_CTL_CE6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Enable Channel 7" id="LPC_CTL_CE7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Wake or Keep Awake the LPC Bus" id="LPC_CTL_WAKE" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Start LPC0SCI Pulse" id="LPC_CTL_SCI" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="LPC0SCI Pulse Length" id="LPC_CTL_SCICNT" resetval="" >
            <bitenum id="LPC_CTL_SCICNT_0" value="0x00000000" token="" description="1-clock pulse"/>
            <bitenum id="LPC_CTL_SCICNT_2" value="0x00000400" token="" description="2-clock pulse"/>
            <bitenum id="LPC_CTL_SCICNT_4" value="0x00000800" token="" description="4-clock pulse"/>
            <bitenum id="LPC_CTL_SCICNT_8" value="0x00000C00" token="" description="8-clock pulse"/>
        </bitfield>
    </register>
    <register acronym="LPC_STS" width="32" description="LPC Status" id="LPC_STS" offset="0x00000004" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Channel 0 Active" id="LPC_STS_CA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Channel 1 Active" id="LPC_STS_CA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Channel 2 Active" id="LPC_STS_CA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Channel 3 Active" id="LPC_STS_CA3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="Channel 4 Active" id="LPC_STS_CA4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="Channel 5 Active" id="LPC_STS_CA5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="Channel 6 Active" id="LPC_STS_CA6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="Channel 7 Active" id="LPC_STS_CA7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="Sleep Mode" id="LPC_STS_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="LPC is Busy" id="LPC_STS_BUSY" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="LPC Bus is in Reset" id="LPC_STS_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="3" end="16" rwaccess="R" description="Register Pool Size" id="LPC_STS_POOLSZ" resetval="" >
            <bitenum id="LPC_STS_POOLSZ_256" value="0x00010000" token="" description="256 bytes"/>
            <bitenum id="LPC_STS_POOLSZ_512" value="0x00020000" token="" description="512 bytes"/>
            <bitenum id="LPC_STS_POOLSZ_768" value="0x00030000" token="" description="768 bytes"/>
            <bitenum id="LPC_STS_POOLSZ_1024" value="0x00040000" token="" description="1024 bytes"/>
        </bitfield>
        <bitfield range="" begin="22" width="3" end="20" rwaccess="R" description="Number of Channels" id="LPC_STS_CHCNT" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_IRQCTL" width="32" description="LPC IRQ Control" id="LPC_IRQCTL" offset="0x00000008" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Initiate Immediately" id="LPC_IRQCTL_SND" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Initiate on Change" id="LPC_IRQCTL_ONCHG" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Pulse IRQ States" id="LPC_IRQCTL_PULSE" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Active High Control" id="LPC_IRQCTL_AH" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Manual IIRQ1 State" id="LPC_IRQCTL_I1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Manual IIRQ2 State" id="LPC_IRQCTL_I2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Manual IIRQ3 State" id="LPC_IRQCTL_I3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Manual IIRQ4 State" id="LPC_IRQCTL_I4" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Manual IIRQ5 State" id="LPC_IRQCTL_I5" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Manual IIRQ6 State" id="LPC_IRQCTL_I6" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Manual IIRQ7 State" id="LPC_IRQCTL_I7" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Manual IIRQ8 State" id="LPC_IRQCTL_I8" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Manual IIRQ9 State" id="LPC_IRQCTL_I9" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Manual IIRQ10 State" id="LPC_IRQCTL_I10" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Manual IIRQ11 State" id="LPC_IRQCTL_I11" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Manual IIRQ12 State" id="LPC_IRQCTL_I12" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Manual IIRQ13 State" id="LPC_IRQCTL_I13" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Manual IRQ14 State" id="LPC_IRQCTL_I14" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Manual IRQ15 State" id="LPC_IRQCTL_I15" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_IRQST" width="32" description="LPC IRQ Status" id="LPC_IRQST" offset="0x0000000C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="SERIRQ Continuous Mode" id="LPC_IRQST_CONT" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="SERIRQ Transaction Frame Being Processed" id="LPC_IRQST_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="R" description="IRQ0 State" id="LPC_IRQST_I0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="R" description="IRQ1 State" id="LPC_IRQST_I1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="R" description="IRQ2 State" id="LPC_IRQST_I2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="R" description="IRQ3 State" id="LPC_IRQST_I3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="R" description="IRQ4 State" id="LPC_IRQST_I4" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="R" description="IRQ5 State" id="LPC_IRQST_I5" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="R" description="IRQ6 State" id="LPC_IRQST_I6" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="R" description="IRQ7 State" id="LPC_IRQST_I7" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="R" description="IRQ8 State" id="LPC_IRQST_I8" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="R" description="IRQ9 State" id="LPC_IRQST_I9" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="R" description="IRQ10 State" id="LPC_IRQST_I10" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="R" description="IRQ11 State" id="LPC_IRQST_I11" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="R" description="IRQ12 State" id="LPC_IRQST_I12" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="R" description="IRQ13 State" id="LPC_IRQST_I13" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="R" description="IRQ14 State" id="LPC_IRQST_I14" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="R" description="IRQ15 State" id="LPC_IRQST_I15" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH0CTL" width="32" description="LPC Channel 0 Control" id="LPC_CH0CTL" offset="0x00000010" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH0CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH0CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH0CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH0CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH0CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH0CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH0CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH0CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH0CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH0CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH0CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH0CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH0CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH0CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH0CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH0CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH0CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH0ST" width="32" description="LPC Channel 0 Status" id="LPC_CH0ST" offset="0x00000014" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH0ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH0ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH0ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH0ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH0ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH0ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH0ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH0ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH0ADR" width="32" description="LPC Channel 0 Address" id="LPC_CH0ADR" offset="0x00000018" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Endpoint Match Bit 1" id="LPC_CH0ADR_ADDRL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH0ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH0ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH1CTL" width="32" description="LPC Channel 1 Control" id="LPC_CH1CTL" offset="0x00000020" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH1CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH1CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH1CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH1CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH1CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH1CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH1CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH1CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH1CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH1CTL_IRQEN0_TRGI2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH1CTL_IRQEN0_TRGI3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH1CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH1CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH1CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH1CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH1CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH1CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH1ST" width="32" description="LPC Channel 1 Status" id="LPC_CH1ST" offset="0x00000024" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH1ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH1ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH1ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH1ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH1ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH1ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH1ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH1ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH1ADR" width="32" description="LPC Channel 1 Address" id="LPC_CH1ADR" offset="0x00000028" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Endpoint Match Bit 1" id="LPC_CH1ADR_ADDRL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH1ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH1ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH2CTL" width="32" description="LPC Channel 2 Control" id="LPC_CH2CTL" offset="0x00000030" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH2CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH2CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH2CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH2CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH2CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH2CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH2CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH2CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH2CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH2CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH2CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH2CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH2CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH2CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH2CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH2CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH2CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH2ST" width="32" description="LPC Channel 2 Status" id="LPC_CH2ST" offset="0x00000034" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH2ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH2ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH2ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH2ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH2ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH2ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH2ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH2ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH2ADR" width="32" description="LPC Channel 2 Address" id="LPC_CH2ADR" offset="0x00000038" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Endpoint Match Bit 1" id="LPC_CH2ADR_ADDRL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH2ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH2ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH3CTL" width="32" description="LPC Channel 3 Control" id="LPC_CH3CTL" offset="0x00000040" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH3CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH3CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH3CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH3CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH3CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH3CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH3CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH3CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH3CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH3CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH3CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH3CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH3CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH3CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH3CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH3CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH3CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH3ST" width="32" description="LPC Channel 3 Status" id="LPC_CH3ST" offset="0x00000044" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH3ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH3ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH3ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH3ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH3ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH3ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH3ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH3ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH3ADR" width="32" description="LPC Channel 3 Address" id="LPC_CH3ADR" offset="0x00000048" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Endpoint Match Bit 1" id="LPC_CH3ADR_ADDRL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH3ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH3ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH4CTL" width="32" description="LPC Channel 4 Control" id="LPC_CH4CTL" offset="0x00000050" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH4CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH4CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH4CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH4CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH4CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH4CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH4CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH4CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH4CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH4CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH4CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH4CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH4CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH4CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH4CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH4CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH4CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH4ST" width="32" description="LPC Channel 4 Status" id="LPC_CH4ST" offset="0x00000054" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH4ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH4ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH4ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH4ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH4ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH4ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH4ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH4ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH4ADR" width="32" description="LPC Channel 4 Address" id="LPC_CH4ADR" offset="0x00000058" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH4ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH4ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH5CTL" width="32" description="LPC Channel 5 Control" id="LPC_CH5CTL" offset="0x00000060" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH5CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH5CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH5CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH5CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH5CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH5CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH5CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH5CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH5CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH5CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH5CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH5CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH5CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH5CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH5CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH5CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH5CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH5ST" width="32" description="LPC Channel 5 Status" id="LPC_CH5ST" offset="0x00000064" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH5ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH5ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH5ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH5ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH5ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH5ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH5ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH5ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH5ADR" width="32" description="LPC Channel 5 Address" id="LPC_CH5ADR" offset="0x00000068" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH5ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH5ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH6CTL" width="32" description="LPC Channel 6 Control" id="LPC_CH6CTL" offset="0x00000070" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH6CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH6CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH6CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH6CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH6CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH6CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH6CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH6CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH6CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH6CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH6CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH6CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH6CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH6CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH6CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH6CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH6CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH6ST" width="32" description="LPC Channel 6 Status" id="LPC_CH6ST" offset="0x00000074" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH6ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH6ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH6ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH6ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH6ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH6ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH6ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH6ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH6ADR" width="32" description="LPC Channel 6 Address" id="LPC_CH6ADR" offset="0x00000078" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH6ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH6ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH7CTL" width="32" description="LPC Channel 7 / COMx Control" id="LPC_CH7CTL" offset="0x00000080" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPC_CH7CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPC_CH7CTL_AMASK" resetval="" >
            <bitenum id="LPC_CH7CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPC_CH7CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="13" width="9" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPC_CH7CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPC_CH7CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPC_CH7CTL_IRQEN0" resetval="" >
            <bitenum id="LPC_CH7CTL_IRQEN0_AUTO" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPC_CH7CTL_IRQEN0_MST" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPC_CH7CTL_IRQEN0_SLV" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPC_CH7CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ Enable 1" id="LPC_CH7CTL_IRQEN1" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH7CTL_CX" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ Enable 2" id="LPC_CH7CTL_IRQEN2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPC_CH7CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPC_CH7CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPC_CH7CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH7ST" width="32" description="LPC Channel 7 / COMx Status" id="LPC_CH7ST" offset="0x00000084" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPC_CH7ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPC_CH7ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPC_CH7ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPC_CH7ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPC_CH7ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPC_CH7ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPC_CH7ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPC_CH7ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_CH7ADR" width="32" description="LPC Channel 7 / COMx Address" id="LPC_CH7ADR" offset="0x00000088" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_CH7ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_CH7ADR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_STSADDR" width="32" description="LPC Status Block Address" id="LPC_STSADDR" offset="0x000000A0" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable Status Block" id="LPC_STSADDR_ENA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPC_STSADDR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address Match" id="LPC_STSADDR_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_IM" width="32" description="LPC Interrupt Mask" id="LPC_IM" offset="0x00000100" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel 0 Interrupt Mask 0" id="LPC_IM_CH0IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Channel 0 Interrupt Mask 1" id="LPC_IM_CH0IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Channel 0 Interrupt Mask 2" id="LPC_IM_CH0IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Channel 0 Interrupt Mask 3" id="LPC_IM_CH0IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Channel 1 Interrupt Mask 0" id="LPC_IM_CH1IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Channel 1 Interrupt Mask 1" id="LPC_IM_CH1IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Channel 1 Interrupt Mask 2" id="LPC_IM_CH1IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Channel 1 Interrupt Mask 3" id="LPC_IM_CH1IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Channel 2 Interrupt Mask 0" id="LPC_IM_CH2IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Channel 2 Interrupt Mask 1" id="LPC_IM_CH2IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Channel 2 Interrupt Mask 2" id="LPC_IM_CH2IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Channel 2 Interrupt Mask 3" id="LPC_IM_CH2IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Channel 3 Interrupt Mask 0" id="LPC_IM_CH3IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Channel 3 Interrupt Mask 1" id="LPC_IM_CH3IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Channel 3 Interrupt Mask 2" id="LPC_IM_CH3IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Channel 3 Interrupt Mask 3" id="LPC_IM_CH3IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Channel 4 Interrupt Mask 0" id="LPC_IM_CH4IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Channel 4 Interrupt Mask 1" id="LPC_IM_CH4IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Channel 4 Interrupt Mask 2" id="LPC_IM_CH4IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Channel 4 Interrupt Mask 3" id="LPC_IM_CH4IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Channel 5 Interrupt Mask 0" id="LPC_IM_CH5IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Channel 5 Interrupt Mask 1" id="LPC_IM_CH5IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Channel 5 Interrupt Mask 2" id="LPC_IM_CH5IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Channel 5 Interrupt Mask 3" id="LPC_IM_CH5IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Channel 6 Interrupt Mask 0" id="LPC_IM_CH6IM0" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Channel 6 Interrupt Mask 1" id="LPC_IM_CH6IM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Channel 6 Interrupt Mask 2" id="LPC_IM_CH6IM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Channel 6 Interrupt Mask 3" id="LPC_IM_CH6IM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="SERIRQ Frame Complete Interrupt Mask" id="LPC_IM_SIRQIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="COMx Interrupt Mask" id="LPC_IM_COMXIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Sleep State Interrupt Mask" id="LPC_IM_SLEEPIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Reset State Interrupt Mask" id="LPC_IM_RSTIM" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_RIS" width="32" description="LPC Raw Interrupt Status" id="LPC_RIS" offset="0x00000104" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Channel 0 Raw Interrupt Status 0" id="LPC_RIS_CH0RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Channel 0 Raw Interrupt Status 1" id="LPC_RIS_CH0RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Channel 0 Raw Interrupt Status 2" id="LPC_RIS_CH0RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Channel 0 Raw Interrupt Status 3" id="LPC_RIS_CH0RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="Channel 1 Raw Interrupt Status 0" id="LPC_RIS_CH1RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="Channel 1 Raw Interrupt Status 1" id="LPC_RIS_CH1RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="Channel 1 Raw Interrupt Status 2" id="LPC_RIS_CH1RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="Channel 1 Raw Interrupt Status 3" id="LPC_RIS_CH1RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="Channel 2 Raw Interrupt Status 0" id="LPC_RIS_CH2RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="Channel 2 Raw Interrupt Status 1" id="LPC_RIS_CH2RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="Channel 2 Raw Interrupt Status 2" id="LPC_RIS_CH2RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="R" description="Channel 2 Raw Interrupt Status 3" id="LPC_RIS_CH2RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="R" description="Channel 3 Raw Interrupt Status 0" id="LPC_RIS_CH3RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="R" description="Channel 3 Raw Interrupt Status 1" id="LPC_RIS_CH3RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="R" description="Channel 3 Raw Interrupt Status 2" id="LPC_RIS_CH3RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="R" description="Channel 3 Raw Interrupt Status 3" id="LPC_RIS_CH3RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="R" description="Channel 4 Raw Interrupt Status 0" id="LPC_RIS_CH4RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="R" description="Channel 4 Raw Interrupt Status 1" id="LPC_RIS_CH4RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="R" description="Channel 4 Raw Interrupt Status 2" id="LPC_RIS_CH4RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="R" description="Channel 4 Raw Interrupt Status 3" id="LPC_RIS_CH4RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="R" description="Channel 5 Raw Interrupt Status 0" id="LPC_RIS_CH5RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="R" description="Channel 5 Raw Interrupt Status 1" id="LPC_RIS_CH5RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="R" description="Channel 5 Raw Interrupt Status 2" id="LPC_RIS_CH5RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="R" description="Channel 5 Raw Interrupt Status 3" id="LPC_RIS_CH5RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="R" description="Channel 6 Raw Interrupt Status 0" id="LPC_RIS_CH6RIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="R" description="Channel 6 Raw Interrupt Status 1" id="LPC_RIS_CH6RIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="R" description="Channel 6 Raw Interrupt Status 2" id="LPC_RIS_CH6RIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="R" description="Channel 6 Raw Interrupt Status 3" id="LPC_RIS_CH6RIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="R" description="SERIRQ Frame Complete Raw Interrupt Status" id="LPC_RIS_SIRQRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="R" description="COMx Raw Interrupt Status" id="LPC_RIS_COMXRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="R" description="Sleep State Raw Interrupt Status" id="LPC_RIS_SLEEPRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="R" description="Reset State Raw Interrupt Status" id="LPC_RIS_RSTRIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_MIS" width="32" description="LPC Masked Interrupt Status" id="LPC_MIS" offset="0x00000108" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Channel 0 Masked Interrupt Status 0" id="LPC_MIS_CH0MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Channel 0 Masked Interrupt Status 1" id="LPC_MIS_CH0MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Channel 0 Masked Interrupt Status 2" id="LPC_MIS_CH0MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Channel 0 Masked Interrupt Status 3" id="LPC_MIS_CH0MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="Channel 1 Masked Interrupt Status 0" id="LPC_MIS_CH1MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="Channel 1 Masked Interrupt Status 1" id="LPC_MIS_CH1MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="Channel 1 Masked Interrupt Status 2" id="LPC_MIS_CH1MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="Channel 1 Masked Interrupt Status 3" id="LPC_MIS_CH1MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="Channel 2 Masked Interrupt Status 0" id="LPC_MIS_CH2MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="Channel 2 Masked Interrupt Status 1" id="LPC_MIS_CH2MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="Channel 2 Masked Interrupt Status 2" id="LPC_MIS_CH2MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="R" description="Channel 2 Masked Interrupt Status 3" id="LPC_MIS_CH2MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="R" description="Channel 3 Masked Interrupt Status 0" id="LPC_MIS_CH3MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="R" description="Channel 3 Masked Interrupt Status 1" id="LPC_MIS_CH3MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="R" description="Channel 3 Masked Interrupt Status 2" id="LPC_MIS_CH3MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="R" description="Channel 3 Masked Interrupt Status 3" id="LPC_MIS_CH3MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="R" description="Channel 4 Masked Interrupt Status 0" id="LPC_MIS_CH4MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="R" description="Channel 4 Masked Interrupt Status 1" id="LPC_MIS_CH4MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="R" description="Channel 4 Masked Interrupt Status 2" id="LPC_MIS_CH4MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="R" description="Channel 4 Masked Interrupt Status 3" id="LPC_MIS_CH4MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="R" description="Channel 5 Masked Interrupt Status 0" id="LPC_MIS_CH5MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="R" description="Channel 5 Masked Interrupt Status 1" id="LPC_MIS_CH5MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="R" description="Channel 5 Masked Interrupt Status 2" id="LPC_MIS_CH5MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="R" description="Channel 5 Masked Interrupt Status 3" id="LPC_MIS_CH5MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="R" description="Channel 6 Masked Interrupt Status 0" id="LPC_MIS_CH6MIS0" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="R" description="Channel 6 Masked Interrupt Status 1" id="LPC_MIS_CH6MIS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="R" description="Channel 6 Masked Interrupt Status 2" id="LPC_MIS_CH6MIS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="R" description="Channel 6 Masked Interrupt Status 3" id="LPC_MIS_CH6MIS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="R" description="SERIRQ Frame Complete Masked Interrupt Status" id="LPC_MIS_SIRQMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="R" description="COMx Masked Interrupt Status" id="LPC_MIS_COMXMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="R" description="Sleep State Masked Interrupt Status" id="LPC_MIS_SLEEPMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="R" description="Reset State Masked Interrupt Status" id="LPC_MIS_RSTMIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_IC" width="32" description="LPC Interrupt Clear" id="LPC_IC" offset="0x0000010C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="W" description="Channel 0 Interrupt Clear 0" id="LPC_IC_CH0IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="W" description="Channel 0 Interrupt Clear 1" id="LPC_IC_CH0IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="W" description="Channel 0 Interrupt Clear 2" id="LPC_IC_CH0IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="W" description="Channel 0 Interrupt Clear 3" id="LPC_IC_CH0IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="W" description="Channel 1 Interrupt Clear 0" id="LPC_IC_CH1IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="W" description="Channel 1 Interrupt Clear 1" id="LPC_IC_CH1IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="W" description="Channel 1 Interrupt Clear 2" id="LPC_IC_CH1IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="W" description="Channel 1 Interrupt Clear 3" id="LPC_IC_CH1IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="W" description="Channel 2 Interrupt Clear 0" id="LPC_IC_CH2IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="W" description="Channel 2 Interrupt Clear 1" id="LPC_IC_CH2IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="W" description="Channel 2 Interrupt Clear 2" id="LPC_IC_CH2IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="W" description="Channel 2 Interrupt Clear 3" id="LPC_IC_CH2IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="W" description="Channel 3 Interrupt Clear 0" id="LPC_IC_CH3IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="W" description="Channel 3 Interrupt Clear 1" id="LPC_IC_CH3IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="W" description="Channel 3 Interrupt Clear 2" id="LPC_IC_CH3IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="W" description="Channel 3 Interrupt Clear 3" id="LPC_IC_CH3IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="W" description="Channel 4 Interrupt Clear 0" id="LPC_IC_CH4IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="W" description="Channel 4 Interrupt Clear 1" id="LPC_IC_CH4IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="W" description="Channel 4 Interrupt Clear 2" id="LPC_IC_CH4IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="W" description="Channel 4 Interrupt Clear 3" id="LPC_IC_CH4IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="W" description="Channel 5 Interrupt Clear 0" id="LPC_IC_CH5IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="W" description="Channel 5 Interrupt Clear 1" id="LPC_IC_CH5IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="W" description="Channel 5 Interrupt Clear 2" id="LPC_IC_CH5IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="W" description="Channel 5 Interrupt Clear 3" id="LPC_IC_CH5IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="W" description="Channel 6 Interrupt Clear 0" id="LPC_IC_CH6IC0" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="W" description="Channel 6 Interrupt Clear 1" id="LPC_IC_CH6IC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="W" description="Channel 6 Interrupt Clear 2" id="LPC_IC_CH6IC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="W" description="Channel 6 Interrupt Clear 3" id="LPC_IC_CH6IC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="W" description="SERIRQ Frame Complete Interrupt Clear" id="LPC_IC_SIRQRIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="W" description="COMx Interrupt Clear" id="LPC_IC_COMXIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="W" description="Sleep State Interrupt Clear" id="LPC_IC_SLEEPIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="W" description="Reset State Interrupt Clear" id="LPC_IC_RSTIC" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_DMACX" width="32" description="LPC DMA and COMx Control" id="LPC_DMACX" offset="0x00000120" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Read Control for Channel 0" id="LPC_DMACX_C0R" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Write Control for Channel 0" id="LPC_DMACX_C0W" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Read Control for Channel 1" id="LPC_DMACX_C1R" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Write Control for Channel 1" id="LPC_DMACX_C1W" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Read Control for Channel 2" id="LPC_DMACX_C2R" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Write Control for Channel 2" id="LPC_DMACX_C2W" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Read Control for Channel 3" id="LPC_DMACX_C3R" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Write Control for Channel 3" id="LPC_DMACX_C3W" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="COMx Handling" id="LPC_DMACX_COMX" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="2" end="17" rwaccess="RW" description="COMx Action" id="LPC_DMACX_CXACT" resetval="" >
            <bitenum id="LPC_DMACX_CXACT_FRMHNML" value="0x00000000" token="" description="Normal from-host model"/>
            <bitenum id="LPC_DMACX_CXACT_FRMHIGN" value="0x00020000" token="" description="From-host buffer status empty"/>
            <bitenum id="LPC_DMACX_CXACT_FRMHDMA" value="0x00040000" token="" description="Trigger uDMA"/>
            <bitenum id="LPC_DMACX_CXACT_UARTDMA" value="0x00060000" token="" description="COMx DMA model with UART"/>
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Event Mask for COMx RX" id="LPC_DMACX_CXRXEM" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Event Mask for COMx TX" id="LPC_DMACX_CXTXEM" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event Mask for COMx" id="LPC_DMACX_CXEM" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Raw Event State for COMx RX" id="LPC_DMACX_CXRXRES" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Raw Event State for COMx TX" id="LPC_DMACX_CXTXRES" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Raw Event State for COMx" id="LPC_DMACX_CXRES" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_POOL" width="32" description="LPC Register Pool" id="LPC_POOL" offset="0x00000400" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Byte 0" id="LPC_POOL_BYTE0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Byte 1" id="LPC_POOL_BYTE1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Byte 2" id="LPC_POOL_BYTE2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Byte 3" id="LPC_POOL_BYTE3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPC_PP" width="32" description="LPC Peripheral Properties" id="LPC_PP" offset="0x00000FC0" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="R" description="Number of Channels (Excluding COMx)" id="LPC_PP_CHANCNT" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="COMx Support Available" id="LPC_PP_COMX" resetval="" >
        </bitfield>
    </register>
</module>
