# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /opt/modelsim10.0c/modeltech/linux_x86_64/../std
LIB_IEEE = /opt/modelsim10.0c/modeltech/linux_x86_64/../ieee
LIB_WORK = work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
WORK__testbench__behavioral = $(LIB_WORK)/testbench/behavioral.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__fl_binder__arch = $(LIB_WORK)/fl_binder/arch.dat
WORK__fl_binder = $(LIB_WORK)/fl_binder/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__testbench__behavioral) \
    $(WORK__testbench) \
    $(WORK__fl_binder__arch) \
    $(WORK__fl_binder)

$(WORK__fl_binder) \
$(WORK__fl_binder__arch) : /home/xfunia00/haven/combov2/comp/hw_ver/fl_binder/fl_binder.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work /home/xfunia00/haven/combov2/comp/hw_ver/fl_binder/fl_binder.vhd

$(WORK__testbench) \
$(WORK__testbench__behavioral) : ../../../../comp/hw_ver/fl_binder/sim/testbench.vhd \
		$(IEEE__numeric_std) \
		$(WORK__fl_binder) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -93 -explicit -work work ../../../../comp/hw_ver/fl_binder/sim/testbench.vhd

