

================================================================
== Vivado HLS Report for 'get_total_vegetation_2'
================================================================
* Date:           Wed Mar 18 11:35:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.802 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|     57|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|      12|     75|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_67_p2  |     *    |      4|  0|  23|          33|          34|
    |ret_V_fu_49_p2       |     +    |      0|  0|  32|          25|          25|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0|  57|          59|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |agg_result_V  |   9|          2|   10|         20|
    |ap_done       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  18|          4|   11|         22|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |agg_result_V_preg  |  10|   0|   24|         14|
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  12|   0|   26|         14|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_done              | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | get_total_vegetation.2 | return value |
|p_read               |  in |   24|   ap_none  |         p_read         |    scalar    |
|p_read1              |  in |   24|   ap_none  |         p_read1        |    scalar    |
|agg_result_V         | out |   24|   ap_vld   |      agg_result_V      |    pointer   |
|agg_result_V_ap_vld  | out |    1|   ap_vld   |      agg_result_V      |    pointer   |
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read1)" [./wd_stage_1.h:128]   --->   Operation 2 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_3 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read)" [./wd_stage_1.h:128]   --->   Operation 3 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i24 %p_read_3 to i25" [./wd_stage_1.h:128]   --->   Operation 4 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i24 %p_read_2 to i25" [./wd_stage_1.h:128]   --->   Operation 5 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.31ns)   --->   "%ret_V = add i25 %zext_ln703_1, %zext_ln703" [./wd_stage_1.h:128]   --->   Operation 6 'add' 'ret_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t_V = call i33 @_ssdm_op_BitConcatenate.i33.i25.i8(i25 %ret_V, i8 0)" [./wd_stage_1.h:128]   --->   Operation 7 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i33 %t_V to i67" [./wd_stage_1.h:128]   --->   Operation 8 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (8.48ns)   --->   "%mul_ln1148 = mul i67 %zext_ln1148, 9773436692" [./wd_stage_1.h:128]   --->   Operation 9 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i67.i32.i32(i67 %mul_ln1148, i32 57, i32 66)" [./wd_stage_1.h:128]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i10 %tmp to i24" [./wd_stage_1.h:128]   --->   Operation 11 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %agg_result_V, i24 %zext_ln703_2)" [./wd_stage_1.h:128]   --->   Operation 12 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2     (read          ) [ 00]
p_read_3     (read          ) [ 00]
zext_ln703   (zext          ) [ 00]
zext_ln703_1 (zext          ) [ 00]
ret_V        (add           ) [ 00]
t_V          (bitconcatenate) [ 00]
zext_ln1148  (zext          ) [ 00]
mul_ln1148   (mul           ) [ 00]
tmp          (partselect    ) [ 00]
zext_ln703_2 (zext          ) [ 00]
write_ln128  (write         ) [ 00]
ret_ln0      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i25.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p_read_2_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="24" slack="0"/>
<pin id="24" dir="0" index="1" bw="24" slack="0"/>
<pin id="25" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read_3_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="24" slack="0"/>
<pin id="30" dir="0" index="1" bw="24" slack="0"/>
<pin id="31" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln128_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="24" slack="0"/>
<pin id="37" dir="0" index="2" bw="10" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln128/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="zext_ln703_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="24" slack="0"/>
<pin id="43" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="zext_ln703_1_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="24" slack="0"/>
<pin id="47" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="ret_V_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="24" slack="0"/>
<pin id="51" dir="0" index="1" bw="24" slack="0"/>
<pin id="52" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="t_V_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="33" slack="0"/>
<pin id="57" dir="0" index="1" bw="25" slack="0"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="zext_ln1148_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="33" slack="0"/>
<pin id="65" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="mul_ln1148_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="33" slack="0"/>
<pin id="69" dir="0" index="1" bw="35" slack="0"/>
<pin id="70" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="67" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="0" index="3" bw="8" slack="0"/>
<pin id="78" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln703_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="28" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="48"><net_src comp="22" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="53"><net_src comp="45" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="41" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="49" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="66"><net_src comp="55" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="67" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="86"><net_src comp="73" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_V | {1 }
 - Input state : 
	Port: get_total_vegetation.2 : p_read | {1 }
	Port: get_total_vegetation.2 : p_read1 | {1 }
	Port: get_total_vegetation.2 : agg_result_V | {}
  - Chain level:
	State 1
		ret_V : 1
		t_V : 2
		zext_ln1148 : 3
		mul_ln1148 : 4
		tmp : 5
		zext_ln703_2 : 6
		write_ln128 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |       ret_V_fu_49       |    0    |    0    |    31   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln1148_fu_67    |    4    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|   read   |   p_read_2_read_fu_22   |    0    |    0    |    0    |
|          |   p_read_3_read_fu_28   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln128_write_fu_34 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln703_fu_41    |    0    |    0    |    0    |
|   zext   |    zext_ln703_1_fu_45   |    0    |    0    |    0    |
|          |    zext_ln1148_fu_63    |    0    |    0    |    0    |
|          |    zext_ln703_2_fu_83   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|        t_V_fu_55        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_73        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |    55   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |   55   |
+-----------+--------+--------+--------+
