
*** Running vivado
    with args -log design_1_HLS_MAXHEAP_HTA_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HLS_MAXHEAP_HTA_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HLS_MAXHEAP_HTA_0_1.tcl -notrace
Command: synth_design -top design_1_HLS_MAXHEAP_HTA_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1352.562 ; gain = 82.887 ; free physical = 9788 ; free virtual = 30696
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HLS_MAXHEAP_HTA_0_1' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HLS_MAXHEAP_HTA_0_1/synth/design_1_HLS_MAXHEAP_HTA_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'HLS_MAXHEAP_HTA' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:12]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:130]
INFO: [Synth 8-6157] synthesizing module 'HLS_MAXHEAP_HTA_Hbkb' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA_Hbkb.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2000 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HLS_MAXHEAP_HTA_Hbkb_ram' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA_Hbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA_Hbkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HLS_MAXHEAP_HTA_Hbkb_ram' (1#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA_Hbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HLS_MAXHEAP_HTA_Hbkb' (2#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA_Hbkb.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:1912]
INFO: [Synth 8-6155] done synthesizing module 'HLS_MAXHEAP_HTA' (3#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HLS_MAXHEAP_HTA_0_1' (4#1) [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HLS_MAXHEAP_HTA_0_1/synth/design_1_HLS_MAXHEAP_HTA_0_1.v:57]
WARNING: [Synth 8-3331] design HLS_MAXHEAP_HTA_Hbkb has unconnected port reset
WARNING: [Synth 8-3331] design HLS_MAXHEAP_HTA has unconnected port alloc_HTA_idle
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.188 ; gain = 130.512 ; free physical = 9712 ; free virtual = 30635
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.188 ; gain = 130.512 ; free physical = 9710 ; free virtual = 30634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.188 ; gain = 130.512 ; free physical = 9710 ; free virtual = 30634
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HLS_MAXHEAP_HTA_0_1/constraints/HLS_MAXHEAP_HTA_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HLS_MAXHEAP_HTA_0_1/constraints/HLS_MAXHEAP_HTA_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/design_1_HLS_MAXHEAP_HTA_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/design_1_HLS_MAXHEAP_HTA_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1764.430 ; gain = 0.000 ; free physical = 8706 ; free virtual = 29647
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 9058 ; free virtual = 30004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 9058 ; free virtual = 30004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/design_1_HLS_MAXHEAP_HTA_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 9057 ; free virtual = 30004
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_10_reg_1866_reg[10:0]' into 'HTA_heap_0_addr_10_reg_1871_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:601]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_13_reg_1876_reg[10:0]' into 'HTA_heap_0_addr_13_reg_1881_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:610]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_16_reg_1890_reg[10:0]' into 'HTA_heap_0_addr_16_reg_1895_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:617]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_17_reg_2118_reg[10:0]' into 'HTA_heap_0_addr_17_reg_2123_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:625]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_18_reg_2113_reg[10:0]' into 'HTA_heap_0_addr_18_reg_2108_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:632]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_19_reg_1924_reg[10:0]' into 'HTA_heap_0_addr_19_reg_1919_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:639]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_20_reg_1933_reg[10:0]' into 'HTA_heap_0_addr_20_reg_1938_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:647]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_22_reg_1948_reg[10:0]' into 'HTA_heap_0_addr_22_reg_1943_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:655]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_23_reg_1958_reg[10:0]' into 'HTA_heap_0_addr_23_reg_1953_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:662]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_25_reg_1973_reg[10:0]' into 'HTA_heap_0_addr_25_reg_1968_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:669]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_28_reg_2013_reg[10:0]' into 'HTA_heap_0_addr_28_reg_2007_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:677]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_29_reg_2197_reg[10:0]' into 'HTA_heap_0_addr_29_reg_2191_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:685]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_2_reg_1810_reg[10:0]' into 'HTA_heap_0_addr_2_reg_1805_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:693]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_reg_1800_reg[10:0]' into 'HTA_heap_0_addr_reg_1795_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:694]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_30_reg_2218_reg[10:0]' into 'HTA_heap_0_addr_30_reg_2213_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:704]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_32_reg_2240_reg[10:0]' into 'HTA_heap_0_addr_32_reg_2234_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:705]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_4_reg_1815_reg[10:0]' into 'HTA_heap_0_addr_4_reg_1820_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:715]
INFO: [Synth 8-4471] merging register 'HTA_heap_1_addr_6_reg_1830_reg[10:0]' into 'HTA_heap_0_addr_6_reg_1825_reg[10:0]' [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:722]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_10_reg_1866_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:601]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_13_reg_1876_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:610]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_16_reg_1890_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:617]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_17_reg_2118_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:625]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_18_reg_2113_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:632]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_19_reg_1924_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:639]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_20_reg_1933_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:647]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_22_reg_1948_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:655]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_23_reg_1958_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:662]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_25_reg_1973_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:669]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_28_reg_2013_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:677]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_29_reg_2197_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:685]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_2_reg_1810_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:693]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_reg_1800_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:694]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_30_reg_2218_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:704]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_32_reg_2240_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:705]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_4_reg_1815_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:715]
WARNING: [Synth 8-6014] Unused sequential element HTA_heap_1_addr_6_reg_1830_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:722]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex29_reg_2128_reg' and it is trimmed from '12' to '11' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:740]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_7_fu_1587_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1446_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_fu_1221_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_fu_1710_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_5_fu_1553_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_fu_1587_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1446_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_fu_1221_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_fu_1710_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_5_fu_1553_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "alloc_HTA_cmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 9049 ; free virtual = 29996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 19    
	                1 Bit    Registers := 21    
+---RAMs : 
	              62K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HLS_MAXHEAP_HTA_Hbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module HLS_MAXHEAP_HTA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               31 Bit    Registers := 4     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 19    
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2148_reg' and it is trimmed from '13' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:804]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_pn14_in_reg_727_reg' and it is trimmed from '32' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:584]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_2066_reg' and it is trimmed from '13' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:790]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_1910_reg' and it is trimmed from '13' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:812]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_1782_reg' and it is trimmed from '13' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:696]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_pn25_in_reg_683_reg' and it is trimmed from '32' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:592]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_1854_reg' and it is trimmed from '13' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:602]
WARNING: [Synth 8-3936] Found unconnected internal register 'offset_left_reg_737_reg' and it is trimmed from '32' to '12' bits. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ipshared/dfe4/hdl/verilog/HLS_MAXHEAP_HTA.v:551]
INFO: [Synth 8-5545] ROM "tmp_13_fu_1221_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_fu_1587_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_fu_1710_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_5_fu_1553_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1446_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design HLS_MAXHEAP_HTA has unconnected port alloc_HTA_idle
INFO: [Synth 8-3971] The signal HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/tmp_15_reg_1854_reg[0]' (FDE) to 'inst/tmp_16_reg_1862_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[11]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[10]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[9]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[8]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[7]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[6]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[5]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[4]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[3]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[2]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[1]' (FDE) to 'inst/HTA_heap_0_addr_32_reg_2234_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/offset_right_reg_2223_reg[0]' (FDE) to 'inst/tmp_26_reg_2229_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[0]' (FDE) to 'inst/tmp_reg_1782_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[1]' (FDE) to 'inst/tmp_reg_1782_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[2]' (FDE) to 'inst/tmp_reg_1782_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[3]' (FDE) to 'inst/tmp_reg_1782_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[4]' (FDE) to 'inst/tmp_reg_1782_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[5]' (FDE) to 'inst/tmp_reg_1782_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[6]' (FDE) to 'inst/tmp_reg_1782_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[7]' (FDE) to 'inst/tmp_reg_1782_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[8]' (FDE) to 'inst/tmp_reg_1782_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[9]' (FDE) to 'inst/tmp_reg_1782_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HTA_heap_0_addr_reg_1795_reg[10]' (FDE) to 'inst/tmp_reg_1782_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_17_reg_2066_reg[0]' (FDE) to 'inst/tmp_18_reg_2073_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_1782_reg[0]' (FDE) to 'inst/tmp_2_reg_1790_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_21_reg_2148_reg[0]' (FDE) to 'inst/tmp_22_reg_2154_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 8952 ; free virtual = 29917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_MAXHEAP_HTA_Hbkb_ram: | ram_reg    | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|HLS_MAXHEAP_HTA_Hbkb_ram: | ram_reg    | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:06 . Memory (MB): peak = 1764.430 ; gain = 494.754 ; free physical = 8787 ; free virtual = 29760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:16 . Memory (MB): peak = 1849.156 ; gain = 579.480 ; free physical = 8722 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HLS_MAXHEAP_HTA_Hbkb_ram: | ram_reg    | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|HLS_MAXHEAP_HTA_Hbkb_ram: | ram_reg    | 2 K x 32(WRITE_FIRST)  | W | R | 2 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HTA_heap_1_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8717 ; free virtual = 29690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8723 ; free virtual = 29697
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8723 ; free virtual = 29697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8721 ; free virtual = 29694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8738 ; free virtual = 29711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8720 ; free virtual = 29693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8737 ; free virtual = 29710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   112|
|2     |LUT1     |    23|
|3     |LUT2     |    63|
|4     |LUT3     |   379|
|5     |LUT4     |   333|
|6     |LUT5     |   204|
|7     |LUT6     |   665|
|8     |RAMB36E1 |     4|
|9     |FDRE     |   806|
|10    |FDSE     |    48|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------------+------+
|      |Instance                         |Module                     |Cells |
+------+---------------------------------+---------------------------+------+
|1     |top                              |                           |  2637|
|2     |  inst                           |HLS_MAXHEAP_HTA            |  2637|
|3     |    HTA_heap_0_U                 |HLS_MAXHEAP_HTA_Hbkb       |   457|
|4     |      HLS_MAXHEAP_HTA_Hbkb_ram_U |HLS_MAXHEAP_HTA_Hbkb_ram_1 |   457|
|5     |    HTA_heap_1_U                 |HLS_MAXHEAP_HTA_Hbkb_0     |   950|
|6     |      HLS_MAXHEAP_HTA_Hbkb_ram_U |HLS_MAXHEAP_HTA_Hbkb_ram   |   950|
+------+---------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 1865.172 ; gain = 595.496 ; free physical = 8719 ; free virtual = 29693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1865.172 ; gain = 231.254 ; free physical = 8793 ; free virtual = 29766
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1865.180 ; gain = 595.496 ; free physical = 8794 ; free virtual = 29767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 1865.180 ; gain = 607.070 ; free physical = 8827 ; free virtual = 29801
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/design_1_HLS_MAXHEAP_HTA_0_1_synth_1/design_1_HLS_MAXHEAP_HTA_0_1.dcp' has been generated.
