$date
	Fri Sep 17 08:56:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module J1 $end
$var wire 1 # enable $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0#
#10
1#
#12
0%
0$
#14
1!
0"
1%
#16
0!
1"
0%
1$
#18
1%
#19
1!
0"
#23
