<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: SCS Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__cm__scs__registers.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SCS Registers<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__cm__scs.html">Cortex-M System Control Space</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SCS Registers:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__cm__scs__registers.png" border="0" alt="" usemap="#group____cm____scs____registers"/>
<map name="group____cm____scs____registers" id="group____cm____scs____registers">
<area shape="rect" id="node2" href="group__cm__scs.html" title="The System Control Space (SCS) is a memory&#45;mapped 4KB address space that provides 32&#45;bit registers fo..." alt="" coords="5,5,176,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0b01cbe730330dfdd47c4a779f804212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scs__registers.html#ga0b01cbe730330dfdd47c4a779f804212">SCS_SHPR</a>(ipr_id)&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + (ipr_id))</td></tr>
<tr class="memdesc:ga0b01cbe730330dfdd47c4a779f804212"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority 8 bits Registers, SHPR1/2/3.  <a href="#ga0b01cbe730330dfdd47c4a779f804212">More...</a><br /></td></tr>
<tr class="separator:ga0b01cbe730330dfdd47c4a779f804212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ef5c6cd565da7e0e88397e4ca683ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scs__registers.html#gad9ef5c6cd565da7e0e88397e4ca683ee">SCS_DHCSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF0)</td></tr>
<tr class="memdesc:gad9ef5c6cd565da7e0e88397e4ca683ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Halting Control and Status Register (DHCSR).  <a href="#gad9ef5c6cd565da7e0e88397e4ca683ee">More...</a><br /></td></tr>
<tr class="separator:gad9ef5c6cd565da7e0e88397e4ca683ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47b98497dac8466bda7b72d700c21f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scs__registers.html#gac47b98497dac8466bda7b72d700c21f1">SCS_DCRSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF4)</td></tr>
<tr class="memdesc:gac47b98497dac8466bda7b72d700c21f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Core Register Selector Register (DCRSR).  <a href="#gac47b98497dac8466bda7b72d700c21f1">More...</a><br /></td></tr>
<tr class="separator:gac47b98497dac8466bda7b72d700c21f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b626cc8621d525d1d494b62ad5230bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scs__registers.html#ga9b626cc8621d525d1d494b62ad5230bf">SCS_DCRDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF8)</td></tr>
<tr class="memdesc:ga9b626cc8621d525d1d494b62ad5230bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Core Register Data Register (DCRDR)  <a href="#ga9b626cc8621d525d1d494b62ad5230bf">More...</a><br /></td></tr>
<tr class="separator:ga9b626cc8621d525d1d494b62ad5230bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558b8e7f0f8a8d4c2e421a7a44c9c662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cm__scs__registers.html#ga558b8e7f0f8a8d4c2e421a7a44c9c662">SCS_DEMCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDFC)</td></tr>
<tr class="memdesc:ga558b8e7f0f8a8d4c2e421a7a44c9c662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Exception and Monitor Control Register (DEMCR).  <a href="#ga558b8e7f0f8a8d4c2e421a7a44c9c662">More...</a><br /></td></tr>
<tr class="separator:ga558b8e7f0f8a8d4c2e421a7a44c9c662"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9b626cc8621d525d1d494b62ad5230bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b626cc8621d525d1d494b62ad5230bf">&#9670;&nbsp;</a></span>SCS_DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS_DCRDR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Core Register Data Register (DCRDR) </p>
<p>Purpose With the DCRSR, see Debug Core Register Selector Register, the DCRDR provides debug access to the ARM core registers, special-purpose registers, and Floating-point extension registers. The DCRDR is the data register for these accesses.</p><ul>
<li>Used on its own, the DCRDR provides a message passing resource between an external debugger and a debug agent running on the processor. Note: The architecture does not define any handshaking mechanism for this use of DCRDR. Usage constraints: See Use of DCRSR and DCRDR for constraints that apply to particular transfers using the DCRSR and DCRDR. Configurations Always implemented. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="scs_8h_source.html#l00102">102</a> of file <a class="el" href="scs_8h_source.html">scs.h</a>.</p>

</div>
</div>
<a id="gac47b98497dac8466bda7b72d700c21f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac47b98497dac8466bda7b72d700c21f1">&#9670;&nbsp;</a></span>SCS_DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS_DCRSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Core Register Selector Register (DCRSR). </p>
<p>Purpose With the DCRDR, the DCRSR provides debug access to the ARM core registers, special-purpose registers, and Floating-point extension registers. A write to DCRSR specifies the register to transfer, whether the transfer is a read or a write, and starts the transfer. Usage constraints: Only accessible in Debug state. Configurations Always implemented. </p>

<p class="definition">Definition at line <a class="el" href="scs_8h_source.html#l00084">84</a> of file <a class="el" href="scs_8h_source.html">scs.h</a>.</p>

</div>
</div>
<a id="ga558b8e7f0f8a8d4c2e421a7a44c9c662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558b8e7f0f8a8d4c2e421a7a44c9c662">&#9670;&nbsp;</a></span>SCS_DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS_DEMCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDFC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Exception and Monitor Control Register (DEMCR). </p>
<p>Purpose Manages vector catch behavior and DebugMonitor handling when debugging. Usage constraints:</p><ul>
<li>Bits [23:16] provide DebugMonitor exception control.</li>
<li>Bits [15:0] provide Debug state, halting debug, control. Configurations Always implemented. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="scs_8h_source.html#l00114">114</a> of file <a class="el" href="scs_8h_source.html">scs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="dwt_8c_source.html#l00058">dwt_enable_cycle_counter()</a>.</p>

</div>
</div>
<a id="gad9ef5c6cd565da7e0e88397e4ca683ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9ef5c6cd565da7e0e88397e4ca683ee">&#9670;&nbsp;</a></span>SCS_DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS_DHCSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xDF0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Halting Control and Status Register (DHCSR). </p>
<p>Purpose Controls halting debug. Usage constraints: The effect of modifying the C_STEP or C_MASKINTS bit when the system is running with halting debug enabled is UNPREDICTABLE. Halting debug is enabled when C_DEBUGEN is set to 1. The system is running when S_HALT is set to 0.</p><ul>
<li>When C_DEBUGEN is set to 0, the processor ignores the values of all other bits in this register.</li>
<li>For more information about the use of DHCSR see Debug stepping on page C1-824. Configurations Always implemented. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="scs_8h_source.html#l00072">72</a> of file <a class="el" href="scs_8h_source.html">scs.h</a>.</p>

</div>
</div>
<a id="ga0b01cbe730330dfdd47c4a779f804212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b01cbe730330dfdd47c4a779f804212">&#9670;&nbsp;</a></span>SCS_SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS_SHPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ipr_id</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="cm3_2memorymap_8h.html#a3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</a> + 0xD18 + (ipr_id))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority 8 bits Registers, SHPR1/2/3. </p>
<p>Note: 12 8bit Registers </p>

<p class="definition">Definition at line <a class="el" href="scs_8h_source.html#l00056">56</a> of file <a class="el" href="scs_8h_source.html">scs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="nvic_8c_source.html#l00152">nvic_set_priority()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:17 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
