ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_uart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HW_UART_Receive_IT,"ax",%progbits
  18              		.align	1
  19              		.global	HW_UART_Receive_IT
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HW_UART_Receive_IT:
  27              	.LVL0:
  28              	.LFB1669:
  29              		.file 1 "Core/Src/hw_uart.c"
   1:Core/Src/hw_uart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/hw_uart.c **** /**
   3:Core/Src/hw_uart.c ****   ******************************************************************************
   4:Core/Src/hw_uart.c ****   * @file    Src/hw_uart.c
   5:Core/Src/hw_uart.c ****   * @author  MCD Application Team
   6:Core/Src/hw_uart.c ****   * @brief   HW UART source file for STM32WPAN Middleware.
   7:Core/Src/hw_uart.c ****   ******************************************************************************
   8:Core/Src/hw_uart.c ****   * @attention
   9:Core/Src/hw_uart.c ****   *
  10:Core/Src/hw_uart.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/hw_uart.c ****   * All rights reserved.
  12:Core/Src/hw_uart.c ****   *
  13:Core/Src/hw_uart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/hw_uart.c ****   * in the root directory of this software component.
  15:Core/Src/hw_uart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/hw_uart.c ****   *
  17:Core/Src/hw_uart.c ****   ******************************************************************************
  18:Core/Src/hw_uart.c ****   */
  19:Core/Src/hw_uart.c **** /* USER CODE END Header */
  20:Core/Src/hw_uart.c **** 
  21:Core/Src/hw_uart.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/hw_uart.c **** #include "app_common.h"
  23:Core/Src/hw_uart.c **** #include "hw_conf.h"
  24:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
  25:Core/Src/hw_uart.c **** extern UART_HandleTypeDef hlpuart1;
  26:Core/Src/hw_uart.c **** #endif
  27:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
  28:Core/Src/hw_uart.c **** extern UART_HandleTypeDef huart1;
  29:Core/Src/hw_uart.c **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 2


  30:Core/Src/hw_uart.c **** 
  31:Core/Src/hw_uart.c **** /* Macros --------------------------------------------------------------------*/
  32:Core/Src/hw_uart.c **** #define HW_UART_RX_IT(__HANDLE__, __USART_BASE__)                                                  
  33:Core/Src/hw_uart.c ****         do{                                                                                        
  34:Core/Src/hw_uart.c ****             HW_##__HANDLE__##RxCb = cb;                                                            
  35:Core/Src/hw_uart.c ****             (__HANDLE__).Instance = (__USART_BASE__);                                              
  36:Core/Src/hw_uart.c ****             HAL_UART_Receive_IT(&(__HANDLE__), p_data, size);                                      
  37:Core/Src/hw_uart.c ****         } while(0)
  38:Core/Src/hw_uart.c **** 
  39:Core/Src/hw_uart.c **** #define HW_UART_TX_IT(__HANDLE__, __USART_BASE__)                                                  
  40:Core/Src/hw_uart.c ****         do{                                                                                        
  41:Core/Src/hw_uart.c ****             HW_##__HANDLE__##TxCb = cb;                                                            
  42:Core/Src/hw_uart.c ****             (__HANDLE__).Instance = (__USART_BASE__);                                              
  43:Core/Src/hw_uart.c ****             HAL_UART_Transmit_IT(&(__HANDLE__), p_data, size);                                     
  44:Core/Src/hw_uart.c ****         } while(0)
  45:Core/Src/hw_uart.c **** 
  46:Core/Src/hw_uart.c **** #define HW_UART_TX(__HANDLE__, __USART_BASE__)                                                     
  47:Core/Src/hw_uart.c ****         do{                                                                                        
  48:Core/Src/hw_uart.c ****             (__HANDLE__).Instance = (__USART_BASE__);                                              
  49:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit(&(__HANDLE__), p_data, size, timeout);                  
  50:Core/Src/hw_uart.c ****         } while(0)
  51:Core/Src/hw_uart.c **** 
  52:Core/Src/hw_uart.c **** /* Variables -----------------------------------------------------------------*/
  53:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
  54:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_DMA_TX_SUPPORTED == 1)
  55:Core/Src/hw_uart.c ****     DMA_HandleTypeDef HW_hdma_huart1_tx ={0};
  56:Core/Src/hw_uart.c **** #endif
  57:Core/Src/hw_uart.c ****     void (*HW_huart1RxCb)(void);
  58:Core/Src/hw_uart.c ****     void (*HW_huart1TxCb)(void);
  59:Core/Src/hw_uart.c **** #endif
  60:Core/Src/hw_uart.c **** 
  61:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
  62:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1)
  63:Core/Src/hw_uart.c ****     DMA_HandleTypeDef HW_hdma_hlpuart1_tx ={0};
  64:Core/Src/hw_uart.c **** #endif
  65:Core/Src/hw_uart.c ****     void (*HW_hlpuart1RxCb)(void);
  66:Core/Src/hw_uart.c ****     void (*HW_hlpuart1TxCb)(void);
  67:Core/Src/hw_uart.c **** #endif
  68:Core/Src/hw_uart.c **** 
  69:Core/Src/hw_uart.c **** void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
  70:Core/Src/hw_uart.c **** {
  30              		.loc 1 70 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 70 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  71:Core/Src/hw_uart.c ****     switch (hw_uart_id)
  40              		.loc 1 71 5 is_stmt 1 view .LVU2
  41 0002 10B1     		cbz	r0, .L2
  42 0004 0228     		cmp	r0, #2
  43 0006 08D0     		beq	.L3
  44              	.LVL1:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 3


  45              	.L1:
  72:Core/Src/hw_uart.c ****     {
  73:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
  74:Core/Src/hw_uart.c ****         case hw_uart1:
  75:Core/Src/hw_uart.c ****             HW_UART_RX_IT(huart1, USART1);
  76:Core/Src/hw_uart.c ****             break;
  77:Core/Src/hw_uart.c **** #endif
  78:Core/Src/hw_uart.c **** 
  79:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
  80:Core/Src/hw_uart.c ****         case hw_lpuart1:
  81:Core/Src/hw_uart.c ****             HW_UART_RX_IT(hlpuart1, LPUART1);
  82:Core/Src/hw_uart.c ****             break;
  83:Core/Src/hw_uart.c **** #endif
  84:Core/Src/hw_uart.c **** 
  85:Core/Src/hw_uart.c ****         default:
  86:Core/Src/hw_uart.c ****             break;
  87:Core/Src/hw_uart.c ****     }
  88:Core/Src/hw_uart.c **** 
  89:Core/Src/hw_uart.c ****     return;
  90:Core/Src/hw_uart.c **** }
  46              		.loc 1 90 1 is_stmt 0 view .LVU3
  47 0008 10BD     		pop	{r4, pc}
  48              	.LVL2:
  49              	.L2:
  75:Core/Src/hw_uart.c ****             break;
  50              		.loc 1 75 13 is_stmt 1 view .LVU4
  75:Core/Src/hw_uart.c ****             break;
  51              		.loc 1 75 13 view .LVU5
  52 000a 0848     		ldr	r0, .L6
  53              	.LVL3:
  75:Core/Src/hw_uart.c ****             break;
  54              		.loc 1 75 13 is_stmt 0 view .LVU6
  55 000c 0360     		str	r3, [r0]
  75:Core/Src/hw_uart.c ****             break;
  56              		.loc 1 75 13 is_stmt 1 view .LVU7
  57 000e 0848     		ldr	r0, .L6+4
  58 0010 084B     		ldr	r3, .L6+8
  59              	.LVL4:
  75:Core/Src/hw_uart.c ****             break;
  60              		.loc 1 75 13 is_stmt 0 view .LVU8
  61 0012 0360     		str	r3, [r0]
  75:Core/Src/hw_uart.c ****             break;
  62              		.loc 1 75 13 is_stmt 1 view .LVU9
  63 0014 FFF7FEFF 		bl	HAL_UART_Receive_IT
  64              	.LVL5:
  75:Core/Src/hw_uart.c ****             break;
  65              		.loc 1 75 13 view .LVU10
  76:Core/Src/hw_uart.c **** #endif
  66              		.loc 1 76 13 view .LVU11
  67 0018 F6E7     		b	.L1
  68              	.LVL6:
  69              	.L3:
  81:Core/Src/hw_uart.c ****             break;
  70              		.loc 1 81 13 view .LVU12
  81:Core/Src/hw_uart.c ****             break;
  71              		.loc 1 81 13 view .LVU13
  72 001a 0748     		ldr	r0, .L6+12
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 4


  73              	.LVL7:
  81:Core/Src/hw_uart.c ****             break;
  74              		.loc 1 81 13 is_stmt 0 view .LVU14
  75 001c 0360     		str	r3, [r0]
  81:Core/Src/hw_uart.c ****             break;
  76              		.loc 1 81 13 is_stmt 1 view .LVU15
  77 001e 0748     		ldr	r0, .L6+16
  78 0020 074B     		ldr	r3, .L6+20
  79              	.LVL8:
  81:Core/Src/hw_uart.c ****             break;
  80              		.loc 1 81 13 is_stmt 0 view .LVU16
  81 0022 0360     		str	r3, [r0]
  81:Core/Src/hw_uart.c ****             break;
  82              		.loc 1 81 13 is_stmt 1 view .LVU17
  83 0024 FFF7FEFF 		bl	HAL_UART_Receive_IT
  84              	.LVL9:
  81:Core/Src/hw_uart.c ****             break;
  85              		.loc 1 81 13 view .LVU18
  82:Core/Src/hw_uart.c **** #endif
  86              		.loc 1 82 13 view .LVU19
  89:Core/Src/hw_uart.c **** }
  87              		.loc 1 89 5 view .LVU20
  88 0028 EEE7     		b	.L1
  89              	.L7:
  90 002a 00BF     		.align	2
  91              	.L6:
  92 002c 00000000 		.word	HW_huart1RxCb
  93 0030 00000000 		.word	huart1
  94 0034 00380140 		.word	1073821696
  95 0038 00000000 		.word	HW_hlpuart1RxCb
  96 003c 00000000 		.word	hlpuart1
  97 0040 00800040 		.word	1073774592
  98              		.cfi_endproc
  99              	.LFE1669:
 101              		.section	.text.HW_UART_Transmit_IT,"ax",%progbits
 102              		.align	1
 103              		.global	HW_UART_Transmit_IT
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu fpv4-sp-d16
 109              	HW_UART_Transmit_IT:
 110              	.LVL10:
 111              	.LFB1670:
  91:Core/Src/hw_uart.c **** 
  92:Core/Src/hw_uart.c **** void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void)
  93:Core/Src/hw_uart.c **** {
 112              		.loc 1 93 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		.loc 1 93 1 is_stmt 0 view .LVU22
 117 0000 10B5     		push	{r4, lr}
 118              	.LCFI1:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 4, -8
 121              		.cfi_offset 14, -4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 5


  94:Core/Src/hw_uart.c ****     switch (hw_uart_id)
 122              		.loc 1 94 5 is_stmt 1 view .LVU23
 123 0002 10B1     		cbz	r0, .L9
 124 0004 0228     		cmp	r0, #2
 125 0006 08D0     		beq	.L10
 126              	.LVL11:
 127              	.L8:
  95:Core/Src/hw_uart.c ****     {
  96:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
  97:Core/Src/hw_uart.c ****         case hw_uart1:
  98:Core/Src/hw_uart.c ****             HW_UART_TX_IT(huart1, USART1);
  99:Core/Src/hw_uart.c ****             break;
 100:Core/Src/hw_uart.c **** #endif
 101:Core/Src/hw_uart.c **** 
 102:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 103:Core/Src/hw_uart.c ****         case hw_lpuart1:
 104:Core/Src/hw_uart.c ****             HW_UART_TX_IT(hlpuart1, LPUART1);
 105:Core/Src/hw_uart.c ****             break;
 106:Core/Src/hw_uart.c **** #endif
 107:Core/Src/hw_uart.c **** 
 108:Core/Src/hw_uart.c ****         default:
 109:Core/Src/hw_uart.c ****             break;
 110:Core/Src/hw_uart.c ****     }
 111:Core/Src/hw_uart.c **** 
 112:Core/Src/hw_uart.c ****     return;
 113:Core/Src/hw_uart.c **** }
 128              		.loc 1 113 1 is_stmt 0 view .LVU24
 129 0008 10BD     		pop	{r4, pc}
 130              	.LVL12:
 131              	.L9:
  98:Core/Src/hw_uart.c ****             break;
 132              		.loc 1 98 13 is_stmt 1 view .LVU25
  98:Core/Src/hw_uart.c ****             break;
 133              		.loc 1 98 13 view .LVU26
 134 000a 0848     		ldr	r0, .L13
 135              	.LVL13:
  98:Core/Src/hw_uart.c ****             break;
 136              		.loc 1 98 13 is_stmt 0 view .LVU27
 137 000c 0360     		str	r3, [r0]
  98:Core/Src/hw_uart.c ****             break;
 138              		.loc 1 98 13 is_stmt 1 view .LVU28
 139 000e 0848     		ldr	r0, .L13+4
 140 0010 084B     		ldr	r3, .L13+8
 141              	.LVL14:
  98:Core/Src/hw_uart.c ****             break;
 142              		.loc 1 98 13 is_stmt 0 view .LVU29
 143 0012 0360     		str	r3, [r0]
  98:Core/Src/hw_uart.c ****             break;
 144              		.loc 1 98 13 is_stmt 1 view .LVU30
 145 0014 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 146              	.LVL15:
  98:Core/Src/hw_uart.c ****             break;
 147              		.loc 1 98 13 view .LVU31
  99:Core/Src/hw_uart.c **** #endif
 148              		.loc 1 99 13 view .LVU32
 149 0018 F6E7     		b	.L8
 150              	.LVL16:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 6


 151              	.L10:
 104:Core/Src/hw_uart.c ****             break;
 152              		.loc 1 104 13 view .LVU33
 104:Core/Src/hw_uart.c ****             break;
 153              		.loc 1 104 13 view .LVU34
 154 001a 0748     		ldr	r0, .L13+12
 155              	.LVL17:
 104:Core/Src/hw_uart.c ****             break;
 156              		.loc 1 104 13 is_stmt 0 view .LVU35
 157 001c 0360     		str	r3, [r0]
 104:Core/Src/hw_uart.c ****             break;
 158              		.loc 1 104 13 is_stmt 1 view .LVU36
 159 001e 0748     		ldr	r0, .L13+16
 160 0020 074B     		ldr	r3, .L13+20
 161              	.LVL18:
 104:Core/Src/hw_uart.c ****             break;
 162              		.loc 1 104 13 is_stmt 0 view .LVU37
 163 0022 0360     		str	r3, [r0]
 104:Core/Src/hw_uart.c ****             break;
 164              		.loc 1 104 13 is_stmt 1 view .LVU38
 165 0024 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 166              	.LVL19:
 104:Core/Src/hw_uart.c ****             break;
 167              		.loc 1 104 13 view .LVU39
 105:Core/Src/hw_uart.c **** #endif
 168              		.loc 1 105 13 view .LVU40
 112:Core/Src/hw_uart.c **** }
 169              		.loc 1 112 5 view .LVU41
 170 0028 EEE7     		b	.L8
 171              	.L14:
 172 002a 00BF     		.align	2
 173              	.L13:
 174 002c 00000000 		.word	HW_huart1TxCb
 175 0030 00000000 		.word	huart1
 176 0034 00380140 		.word	1073821696
 177 0038 00000000 		.word	HW_hlpuart1TxCb
 178 003c 00000000 		.word	hlpuart1
 179 0040 00800040 		.word	1073774592
 180              		.cfi_endproc
 181              	.LFE1670:
 183              		.section	.text.HW_UART_Transmit,"ax",%progbits
 184              		.align	1
 185              		.global	HW_UART_Transmit
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu fpv4-sp-d16
 191              	HW_UART_Transmit:
 192              	.LVL20:
 193              	.LFB1671:
 114:Core/Src/hw_uart.c **** 
 115:Core/Src/hw_uart.c **** hw_status_t HW_UART_Transmit(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  uint32_t tim
 116:Core/Src/hw_uart.c **** {
 194              		.loc 1 116 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 7


 198              		.loc 1 116 1 is_stmt 0 view .LVU43
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 117:Core/Src/hw_uart.c ****     HAL_StatusTypeDef hal_status = HAL_OK;
 204              		.loc 1 117 5 is_stmt 1 view .LVU44
 205              	.LVL21:
 118:Core/Src/hw_uart.c ****     hw_status_t hw_status = hw_uart_ok;
 206              		.loc 1 118 5 view .LVU45
 119:Core/Src/hw_uart.c **** 
 120:Core/Src/hw_uart.c ****     switch (hw_uart_id)
 207              		.loc 1 120 5 view .LVU46
 208 0002 18B1     		cbz	r0, .L16
 209 0004 0228     		cmp	r0, #2
 210 0006 0ED0     		beq	.L17
 211 0008 0020     		movs	r0, #0
 212              	.LVL22:
 213              	.L18:
 121:Core/Src/hw_uart.c ****     {
 122:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
 123:Core/Src/hw_uart.c ****         case hw_uart1:
 124:Core/Src/hw_uart.c ****             HW_UART_TX(huart1, USART1);
 125:Core/Src/hw_uart.c ****             break;
 126:Core/Src/hw_uart.c **** #endif
 127:Core/Src/hw_uart.c **** 
 128:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 129:Core/Src/hw_uart.c ****         case hw_lpuart1:
 130:Core/Src/hw_uart.c ****             HW_UART_TX(hlpuart1, LPUART1);
 131:Core/Src/hw_uart.c ****             break;
 132:Core/Src/hw_uart.c **** #endif
 133:Core/Src/hw_uart.c **** 
 134:Core/Src/hw_uart.c ****         default:
 135:Core/Src/hw_uart.c ****             break;
 136:Core/Src/hw_uart.c ****     }
 137:Core/Src/hw_uart.c **** 
 138:Core/Src/hw_uart.c ****     switch (hal_status)
 139:Core/Src/hw_uart.c ****     {
 140:Core/Src/hw_uart.c ****         case HAL_OK:
 141:Core/Src/hw_uart.c ****             hw_status = hw_uart_ok;
 142:Core/Src/hw_uart.c ****             break;
 143:Core/Src/hw_uart.c **** 
 144:Core/Src/hw_uart.c ****         case HAL_ERROR:
 145:Core/Src/hw_uart.c ****             hw_status = hw_uart_error;
 146:Core/Src/hw_uart.c ****             break;
 147:Core/Src/hw_uart.c **** 
 148:Core/Src/hw_uart.c ****         case HAL_BUSY:
 149:Core/Src/hw_uart.c ****             hw_status = hw_uart_busy;
 150:Core/Src/hw_uart.c ****             break;
 151:Core/Src/hw_uart.c **** 
 152:Core/Src/hw_uart.c ****         case HAL_TIMEOUT:
 153:Core/Src/hw_uart.c ****             hw_status = hw_uart_to;
 154:Core/Src/hw_uart.c ****             break;
 155:Core/Src/hw_uart.c **** 
 156:Core/Src/hw_uart.c ****         default:
 157:Core/Src/hw_uart.c ****             break;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 8


 158:Core/Src/hw_uart.c ****     }
 159:Core/Src/hw_uart.c **** 
 160:Core/Src/hw_uart.c ****     return hw_status;
 214              		.loc 1 160 5 view .LVU47
 161:Core/Src/hw_uart.c **** }
 215              		.loc 1 161 1 is_stmt 0 view .LVU48
 216 000a 10BD     		pop	{r4, pc}
 217              	.LVL23:
 218              	.L16:
 124:Core/Src/hw_uart.c ****             break;
 219              		.loc 1 124 13 is_stmt 1 view .LVU49
 124:Core/Src/hw_uart.c ****             break;
 220              		.loc 1 124 13 view .LVU50
 221 000c 0948     		ldr	r0, .L22
 222              	.LVL24:
 124:Core/Src/hw_uart.c ****             break;
 223              		.loc 1 124 13 is_stmt 0 view .LVU51
 224 000e 0A4C     		ldr	r4, .L22+4
 225 0010 0460     		str	r4, [r0]
 124:Core/Src/hw_uart.c ****             break;
 226              		.loc 1 124 13 is_stmt 1 view .LVU52
 227 0012 FFF7FEFF 		bl	HAL_UART_Transmit
 228              	.LVL25:
 124:Core/Src/hw_uart.c ****             break;
 229              		.loc 1 124 13 view .LVU53
 125:Core/Src/hw_uart.c **** #endif
 230              		.loc 1 125 13 view .LVU54
 231              	.L19:
 138:Core/Src/hw_uart.c ****     {
 232              		.loc 1 138 5 view .LVU55
 233 0016 0228     		cmp	r0, #2
 234 0018 F7D0     		beq	.L18
 138:Core/Src/hw_uart.c ****     {
 235              		.loc 1 138 5 is_stmt 0 view .LVU56
 236 001a 0328     		cmp	r0, #3
 237 001c F5D0     		beq	.L18
 238 001e 0128     		cmp	r0, #1
 239 0020 F3D0     		beq	.L18
 240 0022 0020     		movs	r0, #0
 241              	.LVL26:
 138:Core/Src/hw_uart.c ****     {
 242              		.loc 1 138 5 view .LVU57
 243 0024 F1E7     		b	.L18
 244              	.LVL27:
 245              	.L17:
 130:Core/Src/hw_uart.c ****             break;
 246              		.loc 1 130 13 is_stmt 1 view .LVU58
 130:Core/Src/hw_uart.c ****             break;
 247              		.loc 1 130 13 view .LVU59
 248 0026 0548     		ldr	r0, .L22+8
 249              	.LVL28:
 130:Core/Src/hw_uart.c ****             break;
 250              		.loc 1 130 13 is_stmt 0 view .LVU60
 251 0028 054C     		ldr	r4, .L22+12
 252 002a 0460     		str	r4, [r0]
 130:Core/Src/hw_uart.c ****             break;
 253              		.loc 1 130 13 is_stmt 1 view .LVU61
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 9


 254 002c FFF7FEFF 		bl	HAL_UART_Transmit
 255              	.LVL29:
 130:Core/Src/hw_uart.c ****             break;
 256              		.loc 1 130 13 view .LVU62
 131:Core/Src/hw_uart.c **** #endif
 257              		.loc 1 131 13 view .LVU63
 258 0030 F1E7     		b	.L19
 259              	.L23:
 260 0032 00BF     		.align	2
 261              	.L22:
 262 0034 00000000 		.word	huart1
 263 0038 00380140 		.word	1073821696
 264 003c 00000000 		.word	hlpuart1
 265 0040 00800040 		.word	1073774592
 266              		.cfi_endproc
 267              	.LFE1671:
 269              		.section	.text.HW_UART_Transmit_DMA,"ax",%progbits
 270              		.align	1
 271              		.global	HW_UART_Transmit_DMA
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	HW_UART_Transmit_DMA:
 278              	.LVL30:
 279              	.LFB1672:
 162:Core/Src/hw_uart.c **** 
 163:Core/Src/hw_uart.c **** hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb
 164:Core/Src/hw_uart.c **** {
 280              		.loc 1 164 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 164 1 is_stmt 0 view .LVU65
 285 0000 10B5     		push	{r4, lr}
 286              	.LCFI3:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 165:Core/Src/hw_uart.c ****     HAL_StatusTypeDef hal_status = HAL_OK;
 290              		.loc 1 165 5 is_stmt 1 view .LVU66
 291              	.LVL31:
 166:Core/Src/hw_uart.c ****     hw_status_t hw_status = hw_uart_ok;
 292              		.loc 1 166 5 view .LVU67
 167:Core/Src/hw_uart.c **** 
 168:Core/Src/hw_uart.c ****     switch (hw_uart_id)
 293              		.loc 1 168 5 view .LVU68
 294 0002 18B1     		cbz	r0, .L25
 295 0004 0228     		cmp	r0, #2
 296 0006 10D0     		beq	.L26
 297 0008 0020     		movs	r0, #0
 298              	.LVL32:
 299              	.L27:
 169:Core/Src/hw_uart.c ****     {
 170:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
 171:Core/Src/hw_uart.c ****         case hw_uart1:
 172:Core/Src/hw_uart.c ****             HW_huart1TxCb = cb;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 10


 173:Core/Src/hw_uart.c ****             huart1.Instance = USART1;
 174:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 175:Core/Src/hw_uart.c ****             break;
 176:Core/Src/hw_uart.c **** #endif
 177:Core/Src/hw_uart.c **** 
 178:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 179:Core/Src/hw_uart.c ****         case hw_lpuart1:
 180:Core/Src/hw_uart.c ****             HW_hlpuart1TxCb = cb;
 181:Core/Src/hw_uart.c ****             hlpuart1.Instance = LPUART1;
 182:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 183:Core/Src/hw_uart.c ****             break;
 184:Core/Src/hw_uart.c **** #endif
 185:Core/Src/hw_uart.c **** 
 186:Core/Src/hw_uart.c ****         default:
 187:Core/Src/hw_uart.c ****             break;
 188:Core/Src/hw_uart.c ****     }
 189:Core/Src/hw_uart.c **** 
 190:Core/Src/hw_uart.c ****     switch (hal_status)
 191:Core/Src/hw_uart.c ****     {
 192:Core/Src/hw_uart.c ****         case HAL_OK:
 193:Core/Src/hw_uart.c ****             hw_status = hw_uart_ok;
 194:Core/Src/hw_uart.c ****             break;
 195:Core/Src/hw_uart.c **** 
 196:Core/Src/hw_uart.c ****         case HAL_ERROR:
 197:Core/Src/hw_uart.c ****             hw_status = hw_uart_error;
 198:Core/Src/hw_uart.c ****             break;
 199:Core/Src/hw_uart.c **** 
 200:Core/Src/hw_uart.c ****         case HAL_BUSY:
 201:Core/Src/hw_uart.c ****             hw_status = hw_uart_busy;
 202:Core/Src/hw_uart.c ****             break;
 203:Core/Src/hw_uart.c **** 
 204:Core/Src/hw_uart.c ****         case HAL_TIMEOUT:
 205:Core/Src/hw_uart.c ****             hw_status = hw_uart_to;
 206:Core/Src/hw_uart.c ****             break;
 207:Core/Src/hw_uart.c **** 
 208:Core/Src/hw_uart.c ****         default:
 209:Core/Src/hw_uart.c ****             break;
 210:Core/Src/hw_uart.c ****     }
 211:Core/Src/hw_uart.c **** 
 212:Core/Src/hw_uart.c ****     return hw_status;
 300              		.loc 1 212 5 view .LVU69
 213:Core/Src/hw_uart.c **** }
 301              		.loc 1 213 1 is_stmt 0 view .LVU70
 302 000a 10BD     		pop	{r4, pc}
 303              	.LVL33:
 304              	.L25:
 172:Core/Src/hw_uart.c ****             huart1.Instance = USART1;
 305              		.loc 1 172 13 is_stmt 1 view .LVU71
 172:Core/Src/hw_uart.c ****             huart1.Instance = USART1;
 306              		.loc 1 172 27 is_stmt 0 view .LVU72
 307 000c 0B48     		ldr	r0, .L31
 308              	.LVL34:
 172:Core/Src/hw_uart.c ****             huart1.Instance = USART1;
 309              		.loc 1 172 27 view .LVU73
 310 000e 0360     		str	r3, [r0]
 173:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 311              		.loc 1 173 13 is_stmt 1 view .LVU74
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 11


 173:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 312              		.loc 1 173 29 is_stmt 0 view .LVU75
 313 0010 0B48     		ldr	r0, .L31+4
 314 0012 0C4B     		ldr	r3, .L31+8
 315              	.LVL35:
 173:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 316              		.loc 1 173 29 view .LVU76
 317 0014 0360     		str	r3, [r0]
 174:Core/Src/hw_uart.c ****             break;
 318              		.loc 1 174 13 is_stmt 1 view .LVU77
 174:Core/Src/hw_uart.c ****             break;
 319              		.loc 1 174 26 is_stmt 0 view .LVU78
 320 0016 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 321              	.LVL36:
 175:Core/Src/hw_uart.c **** #endif
 322              		.loc 1 175 13 is_stmt 1 view .LVU79
 323              	.L28:
 190:Core/Src/hw_uart.c ****     {
 324              		.loc 1 190 5 view .LVU80
 325 001a 0228     		cmp	r0, #2
 326 001c F5D0     		beq	.L27
 190:Core/Src/hw_uart.c ****     {
 327              		.loc 1 190 5 is_stmt 0 view .LVU81
 328 001e 0328     		cmp	r0, #3
 329 0020 F3D0     		beq	.L27
 330 0022 0128     		cmp	r0, #1
 331 0024 F1D0     		beq	.L27
 332 0026 0020     		movs	r0, #0
 333              	.LVL37:
 190:Core/Src/hw_uart.c ****     {
 334              		.loc 1 190 5 view .LVU82
 335 0028 EFE7     		b	.L27
 336              	.LVL38:
 337              	.L26:
 180:Core/Src/hw_uart.c ****             hlpuart1.Instance = LPUART1;
 338              		.loc 1 180 13 is_stmt 1 view .LVU83
 180:Core/Src/hw_uart.c ****             hlpuart1.Instance = LPUART1;
 339              		.loc 1 180 29 is_stmt 0 view .LVU84
 340 002a 0748     		ldr	r0, .L31+12
 341              	.LVL39:
 180:Core/Src/hw_uart.c ****             hlpuart1.Instance = LPUART1;
 342              		.loc 1 180 29 view .LVU85
 343 002c 0360     		str	r3, [r0]
 181:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 344              		.loc 1 181 13 is_stmt 1 view .LVU86
 181:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 345              		.loc 1 181 31 is_stmt 0 view .LVU87
 346 002e 0748     		ldr	r0, .L31+16
 347 0030 074B     		ldr	r3, .L31+20
 348              	.LVL40:
 181:Core/Src/hw_uart.c ****             hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 349              		.loc 1 181 31 view .LVU88
 350 0032 0360     		str	r3, [r0]
 182:Core/Src/hw_uart.c ****             break;
 351              		.loc 1 182 13 is_stmt 1 view .LVU89
 182:Core/Src/hw_uart.c ****             break;
 352              		.loc 1 182 26 is_stmt 0 view .LVU90
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 12


 353 0034 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 354              	.LVL41:
 183:Core/Src/hw_uart.c **** #endif
 355              		.loc 1 183 13 is_stmt 1 view .LVU91
 356 0038 EFE7     		b	.L28
 357              	.L32:
 358 003a 00BF     		.align	2
 359              	.L31:
 360 003c 00000000 		.word	HW_huart1TxCb
 361 0040 00000000 		.word	huart1
 362 0044 00380140 		.word	1073821696
 363 0048 00000000 		.word	HW_hlpuart1TxCb
 364 004c 00000000 		.word	hlpuart1
 365 0050 00800040 		.word	1073774592
 366              		.cfi_endproc
 367              	.LFE1672:
 369              		.section	.text.HW_UART_Interrupt_Handler,"ax",%progbits
 370              		.align	1
 371              		.global	HW_UART_Interrupt_Handler
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 375              		.fpu fpv4-sp-d16
 377              	HW_UART_Interrupt_Handler:
 378              	.LVL42:
 379              	.LFB1673:
 214:Core/Src/hw_uart.c **** 
 215:Core/Src/hw_uart.c **** void HW_UART_Interrupt_Handler(hw_uart_id_t hw_uart_id)
 216:Core/Src/hw_uart.c **** {
 380              		.loc 1 216 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		.loc 1 216 1 is_stmt 0 view .LVU93
 385 0000 08B5     		push	{r3, lr}
 386              	.LCFI4:
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
 217:Core/Src/hw_uart.c ****     switch (hw_uart_id)
 390              		.loc 1 217 5 is_stmt 1 view .LVU94
 391 0002 10B1     		cbz	r0, .L34
 392 0004 0228     		cmp	r0, #2
 393 0006 04D0     		beq	.L35
 394              	.LVL43:
 395              	.L33:
 218:Core/Src/hw_uart.c ****     {
 219:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
 220:Core/Src/hw_uart.c ****         case hw_uart1:
 221:Core/Src/hw_uart.c ****             HAL_UART_IRQHandler(&huart1);
 222:Core/Src/hw_uart.c ****             break;
 223:Core/Src/hw_uart.c **** #endif
 224:Core/Src/hw_uart.c **** 
 225:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 226:Core/Src/hw_uart.c ****         case hw_lpuart1:
 227:Core/Src/hw_uart.c ****             HAL_UART_IRQHandler(&hlpuart1);
 228:Core/Src/hw_uart.c ****             break;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 13


 229:Core/Src/hw_uart.c **** #endif
 230:Core/Src/hw_uart.c **** 
 231:Core/Src/hw_uart.c ****         default:
 232:Core/Src/hw_uart.c ****             break;
 233:Core/Src/hw_uart.c ****     }
 234:Core/Src/hw_uart.c **** 
 235:Core/Src/hw_uart.c ****     return;
 236:Core/Src/hw_uart.c **** }
 396              		.loc 1 236 1 is_stmt 0 view .LVU95
 397 0008 08BD     		pop	{r3, pc}
 398              	.LVL44:
 399              	.L34:
 221:Core/Src/hw_uart.c ****             break;
 400              		.loc 1 221 13 is_stmt 1 view .LVU96
 401 000a 0448     		ldr	r0, .L38
 402              	.LVL45:
 221:Core/Src/hw_uart.c ****             break;
 403              		.loc 1 221 13 is_stmt 0 view .LVU97
 404 000c FFF7FEFF 		bl	HAL_UART_IRQHandler
 405              	.LVL46:
 222:Core/Src/hw_uart.c **** #endif
 406              		.loc 1 222 13 is_stmt 1 view .LVU98
 407 0010 FAE7     		b	.L33
 408              	.LVL47:
 409              	.L35:
 227:Core/Src/hw_uart.c ****             break;
 410              		.loc 1 227 13 view .LVU99
 411 0012 0348     		ldr	r0, .L38+4
 412              	.LVL48:
 227:Core/Src/hw_uart.c ****             break;
 413              		.loc 1 227 13 is_stmt 0 view .LVU100
 414 0014 FFF7FEFF 		bl	HAL_UART_IRQHandler
 415              	.LVL49:
 228:Core/Src/hw_uart.c **** #endif
 416              		.loc 1 228 13 is_stmt 1 view .LVU101
 235:Core/Src/hw_uart.c **** }
 417              		.loc 1 235 5 view .LVU102
 418 0018 F6E7     		b	.L33
 419              	.L39:
 420 001a 00BF     		.align	2
 421              	.L38:
 422 001c 00000000 		.word	huart1
 423 0020 00000000 		.word	hlpuart1
 424              		.cfi_endproc
 425              	.LFE1673:
 427              		.section	.text.HW_UART_DMA_Interrupt_Handler,"ax",%progbits
 428              		.align	1
 429              		.global	HW_UART_DMA_Interrupt_Handler
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	HW_UART_DMA_Interrupt_Handler:
 436              	.LVL50:
 437              	.LFB1674:
 237:Core/Src/hw_uart.c **** 
 238:Core/Src/hw_uart.c **** void HW_UART_DMA_Interrupt_Handler(hw_uart_id_t hw_uart_id)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 14


 239:Core/Src/hw_uart.c **** {
 438              		.loc 1 239 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		.loc 1 239 1 is_stmt 0 view .LVU104
 443 0000 08B5     		push	{r3, lr}
 444              	.LCFI5:
 445              		.cfi_def_cfa_offset 8
 446              		.cfi_offset 3, -8
 447              		.cfi_offset 14, -4
 240:Core/Src/hw_uart.c ****     switch (hw_uart_id)
 448              		.loc 1 240 5 is_stmt 1 view .LVU105
 449 0002 10B1     		cbz	r0, .L41
 450 0004 0228     		cmp	r0, #2
 451 0006 05D0     		beq	.L42
 452              	.LVL51:
 453              	.L40:
 241:Core/Src/hw_uart.c ****     {
 242:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_DMA_TX_SUPPORTED == 1)
 243:Core/Src/hw_uart.c ****         case hw_uart1:
 244:Core/Src/hw_uart.c ****             HAL_DMA_IRQHandler(huart1.hdmatx);
 245:Core/Src/hw_uart.c ****             break;
 246:Core/Src/hw_uart.c **** #endif
 247:Core/Src/hw_uart.c **** 
 248:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1)
 249:Core/Src/hw_uart.c ****         case hw_lpuart1:
 250:Core/Src/hw_uart.c ****             HAL_DMA_IRQHandler(hlpuart1.hdmatx);
 251:Core/Src/hw_uart.c ****             break;
 252:Core/Src/hw_uart.c **** #endif
 253:Core/Src/hw_uart.c **** 
 254:Core/Src/hw_uart.c ****         default:
 255:Core/Src/hw_uart.c ****             break;
 256:Core/Src/hw_uart.c ****     }
 257:Core/Src/hw_uart.c **** 
 258:Core/Src/hw_uart.c ****     return;
 259:Core/Src/hw_uart.c **** }
 454              		.loc 1 259 1 is_stmt 0 view .LVU106
 455 0008 08BD     		pop	{r3, pc}
 456              	.LVL52:
 457              	.L41:
 244:Core/Src/hw_uart.c ****             break;
 458              		.loc 1 244 13 is_stmt 1 view .LVU107
 459 000a 054B     		ldr	r3, .L45
 460 000c 986F     		ldr	r0, [r3, #120]
 461              	.LVL53:
 244:Core/Src/hw_uart.c ****             break;
 462              		.loc 1 244 13 is_stmt 0 view .LVU108
 463 000e FFF7FEFF 		bl	HAL_DMA_IRQHandler
 464              	.LVL54:
 245:Core/Src/hw_uart.c **** #endif
 465              		.loc 1 245 13 is_stmt 1 view .LVU109
 466 0012 F9E7     		b	.L40
 467              	.LVL55:
 468              	.L42:
 250:Core/Src/hw_uart.c ****             break;
 469              		.loc 1 250 13 view .LVU110
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 15


 470 0014 034B     		ldr	r3, .L45+4
 471 0016 986F     		ldr	r0, [r3, #120]
 472              	.LVL56:
 250:Core/Src/hw_uart.c ****             break;
 473              		.loc 1 250 13 is_stmt 0 view .LVU111
 474 0018 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 475              	.LVL57:
 251:Core/Src/hw_uart.c **** #endif
 476              		.loc 1 251 13 is_stmt 1 view .LVU112
 258:Core/Src/hw_uart.c **** }
 477              		.loc 1 258 5 view .LVU113
 478 001c F4E7     		b	.L40
 479              	.L46:
 480 001e 00BF     		.align	2
 481              	.L45:
 482 0020 00000000 		.word	huart1
 483 0024 00000000 		.word	hlpuart1
 484              		.cfi_endproc
 485              	.LFE1674:
 487              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 488              		.align	1
 489              		.global	HAL_UART_RxCpltCallback
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu fpv4-sp-d16
 495              	HAL_UART_RxCpltCallback:
 496              	.LVL58:
 497              	.LFB1675:
 260:Core/Src/hw_uart.c **** 
 261:Core/Src/hw_uart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 262:Core/Src/hw_uart.c **** {
 498              		.loc 1 262 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 262 1 is_stmt 0 view .LVU115
 503 0000 08B5     		push	{r3, lr}
 504              	.LCFI6:
 505              		.cfi_def_cfa_offset 8
 506              		.cfi_offset 3, -8
 507              		.cfi_offset 14, -4
 263:Core/Src/hw_uart.c ****     switch ((uint32_t)huart->Instance)
 508              		.loc 1 263 5 is_stmt 1 view .LVU116
 509              		.loc 1 263 28 is_stmt 0 view .LVU117
 510 0002 0368     		ldr	r3, [r0]
 511              		.loc 1 263 5 view .LVU118
 512 0004 084A     		ldr	r2, .L51
 513 0006 9342     		cmp	r3, r2
 514 0008 08D0     		beq	.L48
 515 000a 02F53842 		add	r2, r2, #47104
 516 000e 9342     		cmp	r3, r2
 517 0010 03D1     		bne	.L47
 264:Core/Src/hw_uart.c ****     {
 265:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
 266:Core/Src/hw_uart.c ****         case (uint32_t)USART1:
 267:Core/Src/hw_uart.c ****             if(HW_huart1RxCb)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 16


 518              		.loc 1 267 13 is_stmt 1 view .LVU119
 519              		.loc 1 267 16 is_stmt 0 view .LVU120
 520 0012 064B     		ldr	r3, .L51+4
 521 0014 1B68     		ldr	r3, [r3]
 522              		.loc 1 267 15 view .LVU121
 523 0016 03B1     		cbz	r3, .L47
 268:Core/Src/hw_uart.c ****             {
 269:Core/Src/hw_uart.c ****                 HW_huart1RxCb();
 524              		.loc 1 269 17 is_stmt 1 view .LVU122
 525 0018 9847     		blx	r3
 526              	.LVL59:
 527              	.L47:
 270:Core/Src/hw_uart.c ****             }
 271:Core/Src/hw_uart.c ****             break;
 272:Core/Src/hw_uart.c **** #endif
 273:Core/Src/hw_uart.c **** 
 274:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 275:Core/Src/hw_uart.c ****         case (uint32_t)LPUART1:
 276:Core/Src/hw_uart.c ****             if(HW_hlpuart1RxCb)
 277:Core/Src/hw_uart.c ****             {
 278:Core/Src/hw_uart.c ****                 HW_hlpuart1RxCb();
 279:Core/Src/hw_uart.c ****             }
 280:Core/Src/hw_uart.c ****             break;
 281:Core/Src/hw_uart.c **** #endif
 282:Core/Src/hw_uart.c **** 
 283:Core/Src/hw_uart.c ****         default:
 284:Core/Src/hw_uart.c ****             break;
 285:Core/Src/hw_uart.c ****     }
 286:Core/Src/hw_uart.c **** 
 287:Core/Src/hw_uart.c ****     return;
 288:Core/Src/hw_uart.c **** }
 528              		.loc 1 288 1 is_stmt 0 view .LVU123
 529 001a 08BD     		pop	{r3, pc}
 530              	.LVL60:
 531              	.L48:
 276:Core/Src/hw_uart.c ****             {
 532              		.loc 1 276 13 is_stmt 1 view .LVU124
 276:Core/Src/hw_uart.c ****             {
 533              		.loc 1 276 16 is_stmt 0 view .LVU125
 534 001c 044B     		ldr	r3, .L51+8
 535 001e 1B68     		ldr	r3, [r3]
 276:Core/Src/hw_uart.c ****             {
 536              		.loc 1 276 15 view .LVU126
 537 0020 002B     		cmp	r3, #0
 538 0022 FAD0     		beq	.L47
 278:Core/Src/hw_uart.c ****             }
 539              		.loc 1 278 17 is_stmt 1 view .LVU127
 540 0024 9847     		blx	r3
 541              	.LVL61:
 287:Core/Src/hw_uart.c **** }
 542              		.loc 1 287 5 view .LVU128
 543 0026 F8E7     		b	.L47
 544              	.L52:
 545              		.align	2
 546              	.L51:
 547 0028 00800040 		.word	1073774592
 548 002c 00000000 		.word	HW_huart1RxCb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 17


 549 0030 00000000 		.word	HW_hlpuart1RxCb
 550              		.cfi_endproc
 551              	.LFE1675:
 553              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 554              		.align	1
 555              		.global	HAL_UART_TxCpltCallback
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 559              		.fpu fpv4-sp-d16
 561              	HAL_UART_TxCpltCallback:
 562              	.LVL62:
 563              	.LFB1676:
 289:Core/Src/hw_uart.c **** 
 290:Core/Src/hw_uart.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 291:Core/Src/hw_uart.c **** {
 564              		.loc 1 291 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		.loc 1 291 1 is_stmt 0 view .LVU130
 569 0000 08B5     		push	{r3, lr}
 570              	.LCFI7:
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 3, -8
 573              		.cfi_offset 14, -4
 292:Core/Src/hw_uart.c ****     switch ((uint32_t)huart->Instance)
 574              		.loc 1 292 5 is_stmt 1 view .LVU131
 575              		.loc 1 292 28 is_stmt 0 view .LVU132
 576 0002 0368     		ldr	r3, [r0]
 577              		.loc 1 292 5 view .LVU133
 578 0004 084A     		ldr	r2, .L57
 579 0006 9342     		cmp	r3, r2
 580 0008 08D0     		beq	.L54
 581 000a 02F53842 		add	r2, r2, #47104
 582 000e 9342     		cmp	r3, r2
 583 0010 03D1     		bne	.L53
 293:Core/Src/hw_uart.c ****     {
 294:Core/Src/hw_uart.c **** #if (CFG_HW_USART1_ENABLED == 1)
 295:Core/Src/hw_uart.c ****         case (uint32_t)USART1:
 296:Core/Src/hw_uart.c ****             if(HW_huart1TxCb)
 584              		.loc 1 296 13 is_stmt 1 view .LVU134
 585              		.loc 1 296 16 is_stmt 0 view .LVU135
 586 0012 064B     		ldr	r3, .L57+4
 587 0014 1B68     		ldr	r3, [r3]
 588              		.loc 1 296 15 view .LVU136
 589 0016 03B1     		cbz	r3, .L53
 297:Core/Src/hw_uart.c ****             {
 298:Core/Src/hw_uart.c ****                 HW_huart1TxCb();
 590              		.loc 1 298 17 is_stmt 1 view .LVU137
 591 0018 9847     		blx	r3
 592              	.LVL63:
 593              	.L53:
 299:Core/Src/hw_uart.c ****             }
 300:Core/Src/hw_uart.c ****             break;
 301:Core/Src/hw_uart.c **** #endif
 302:Core/Src/hw_uart.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 18


 303:Core/Src/hw_uart.c **** #if (CFG_HW_LPUART1_ENABLED == 1)
 304:Core/Src/hw_uart.c ****         case (uint32_t)LPUART1:
 305:Core/Src/hw_uart.c ****             if(HW_hlpuart1TxCb)
 306:Core/Src/hw_uart.c ****             {
 307:Core/Src/hw_uart.c ****                 HW_hlpuart1TxCb();
 308:Core/Src/hw_uart.c ****             }
 309:Core/Src/hw_uart.c ****             break;
 310:Core/Src/hw_uart.c **** #endif
 311:Core/Src/hw_uart.c **** 
 312:Core/Src/hw_uart.c ****         default:
 313:Core/Src/hw_uart.c ****             break;
 314:Core/Src/hw_uart.c ****     }
 315:Core/Src/hw_uart.c **** 
 316:Core/Src/hw_uart.c ****     return;
 317:Core/Src/hw_uart.c **** }
 594              		.loc 1 317 1 is_stmt 0 view .LVU138
 595 001a 08BD     		pop	{r3, pc}
 596              	.LVL64:
 597              	.L54:
 305:Core/Src/hw_uart.c ****             {
 598              		.loc 1 305 13 is_stmt 1 view .LVU139
 305:Core/Src/hw_uart.c ****             {
 599              		.loc 1 305 16 is_stmt 0 view .LVU140
 600 001c 044B     		ldr	r3, .L57+8
 601 001e 1B68     		ldr	r3, [r3]
 305:Core/Src/hw_uart.c ****             {
 602              		.loc 1 305 15 view .LVU141
 603 0020 002B     		cmp	r3, #0
 604 0022 FAD0     		beq	.L53
 307:Core/Src/hw_uart.c ****             }
 605              		.loc 1 307 17 is_stmt 1 view .LVU142
 606 0024 9847     		blx	r3
 607              	.LVL65:
 316:Core/Src/hw_uart.c **** }
 608              		.loc 1 316 5 view .LVU143
 609 0026 F8E7     		b	.L53
 610              	.L58:
 611              		.align	2
 612              	.L57:
 613 0028 00800040 		.word	1073774592
 614 002c 00000000 		.word	HW_huart1TxCb
 615 0030 00000000 		.word	HW_hlpuart1TxCb
 616              		.cfi_endproc
 617              	.LFE1676:
 619              		.comm	HW_hlpuart1TxCb,4,4
 620              		.comm	HW_hlpuart1RxCb,4,4
 621              		.global	HW_hdma_hlpuart1_tx
 622              		.comm	HW_huart1TxCb,4,4
 623              		.comm	HW_huart1RxCb,4,4
 624              		.global	HW_hdma_huart1_tx
 625              		.section	.bss.HW_hdma_hlpuart1_tx,"aw",%nobits
 626              		.align	2
 629              	HW_hdma_hlpuart1_tx:
 630 0000 00000000 		.space	96
 630      00000000 
 630      00000000 
 630      00000000 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 19


 630      00000000 
 631              		.section	.bss.HW_hdma_huart1_tx,"aw",%nobits
 632              		.align	2
 635              	HW_hdma_huart1_tx:
 636 0000 00000000 		.space	96
 636      00000000 
 636      00000000 
 636      00000000 
 636      00000000 
 637              		.text
 638              	.Letext0:
 639              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 640              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 641              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h"
 642              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types.
 643              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/inclu
 644              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.h
 645              		.file 8 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
 646              		.file 9 "Drivers/CMSIS/Include/core_cm4.h"
 647              		.file 10 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 648              		.file 11 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 649              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 650              		.file 13 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h"
 651              		.file 14 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 652              		.file 15 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 653              		.file 16 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 654              		.file 17 "Core/Inc/hw_if.h"
 655              		.file 18 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h"
 656              		.file 19 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h"
 657              		.file 20 "Core/Inc/app_conf.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_uart.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:18     .text.HW_UART_Receive_IT:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:26     .text.HW_UART_Receive_IT:0000000000000000 HW_UART_Receive_IT
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:92     .text.HW_UART_Receive_IT:000000000000002c $d
                            *COM*:0000000000000004 HW_huart1RxCb
                            *COM*:0000000000000004 HW_hlpuart1RxCb
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:102    .text.HW_UART_Transmit_IT:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:109    .text.HW_UART_Transmit_IT:0000000000000000 HW_UART_Transmit_IT
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:174    .text.HW_UART_Transmit_IT:000000000000002c $d
                            *COM*:0000000000000004 HW_huart1TxCb
                            *COM*:0000000000000004 HW_hlpuart1TxCb
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:184    .text.HW_UART_Transmit:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:191    .text.HW_UART_Transmit:0000000000000000 HW_UART_Transmit
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:262    .text.HW_UART_Transmit:0000000000000034 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:270    .text.HW_UART_Transmit_DMA:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:277    .text.HW_UART_Transmit_DMA:0000000000000000 HW_UART_Transmit_DMA
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:360    .text.HW_UART_Transmit_DMA:000000000000003c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:370    .text.HW_UART_Interrupt_Handler:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:377    .text.HW_UART_Interrupt_Handler:0000000000000000 HW_UART_Interrupt_Handler
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:422    .text.HW_UART_Interrupt_Handler:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:428    .text.HW_UART_DMA_Interrupt_Handler:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:435    .text.HW_UART_DMA_Interrupt_Handler:0000000000000000 HW_UART_DMA_Interrupt_Handler
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:482    .text.HW_UART_DMA_Interrupt_Handler:0000000000000020 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:488    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:495    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:547    .text.HAL_UART_RxCpltCallback:0000000000000028 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:554    .text.HAL_UART_TxCpltCallback:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:561    .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:613    .text.HAL_UART_TxCpltCallback:0000000000000028 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:629    .bss.HW_hdma_hlpuart1_tx:0000000000000000 HW_hdma_hlpuart1_tx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:635    .bss.HW_hdma_huart1_tx:0000000000000000 HW_hdma_huart1_tx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:626    .bss.HW_hdma_hlpuart1_tx:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccVGxgYC.s:632    .bss.HW_hdma_huart1_tx:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Receive_IT
huart1
hlpuart1
HAL_UART_Transmit_IT
HAL_UART_Transmit
HAL_UART_Transmit_DMA
HAL_UART_IRQHandler
HAL_DMA_IRQHandler
