;redcode
;assert 1
	SPL 0, <-75
	CMP -297, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	CMP @127, -101
	SLT 100, 10
	JMP <127, 106
	SUB @127, 106
	MOV -7, <-20
	JMP <127, 100
	MOV -7, <-20
	SUB @127, 106
	MOV -1, <-20
	MOV -7, <-20
	SUB -7, <-20
	SPL 0, <-75
	MOV -406, <-580
	SUB -707, <-21
	SUB @127, 100
	SPL <127, -101
	SPL <127, -101
	SUB <127, 100
	SUB @127, 100
	SUB @0, @7
	SLT #12, @10
	SUB -7, <-20
	SUB -7, <-20
	SUB -7, <-20
	SUB @127, 104
	SUB <127, 100
	SUB -12, @10
	SLT -707, <-21
	ADD #279, <1
	SLT -707, <-21
	CMP #312, @610
	SLT -707, <-21
	SUB @121, 106
	SUB -7, <-70
	SLT 29, @12
	SUB @127, 106
	SUB -7, <-70
	DJN 0, #2
	SPL 0, <-75
	SPL 0, <-75
	SUB -707, <-21
	SPL 0, <-75
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-75
	SPL 0, <-75
	DJN -1, @-20
	DAT <12, #10
