\hypertarget{debugreg_8h}{}\doxysection{sysdeps/unix/sysv/linux/x86/sys/debugreg.h File Reference}
\label{debugreg_8h}\index{sysdeps/unix/sysv/linux/x86/sys/debugreg.h@{sysdeps/unix/sysv/linux/x86/sys/debugreg.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{debugreg_8h_a75642b9691c9eba1a90fee019af13c00}{D\+R\+\_\+\+F\+I\+R\+S\+T\+A\+D\+DR}}~0        /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+F\+I\+R\+S\+T\+A\+D\+DR\mbox{]} $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_ac7d6755ef1a417c06bb364601e1abd52}{D\+R\+\_\+\+L\+A\+S\+T\+A\+D\+DR}}~3         /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+L\+A\+S\+T\+A\+D\+DR\mbox{]}  $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a2a9105f6dea198671e64e62a287d9a73}{D\+R\+\_\+\+S\+T\+A\+T\+US}}~6           /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+S\+T\+A\+T\+US\mbox{]}     $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_af46fba7c959c6a0f1a22058636e8e772}{D\+R\+\_\+\+C\+O\+N\+T\+R\+OL}}~7          /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+C\+O\+N\+T\+R\+OL\mbox{]} $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_af9ee017b29a214e483f99e2aa87b317f}{D\+R\+\_\+\+T\+R\+A\+P0}}~(0x1)		/$\ast$ db0 $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a71af16aef9c9935b9d7e420d172101a2}{D\+R\+\_\+\+T\+R\+A\+P1}}~(0x2)		/$\ast$ db1 $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a5f4c40f17a194e390fd5f417126ada2d}{D\+R\+\_\+\+T\+R\+A\+P2}}~(0x4)		/$\ast$ db2 $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_afac1916079dd0aa20a65ddf800eb228b}{D\+R\+\_\+\+T\+R\+A\+P3}}~(0x8)		/$\ast$ db3 $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a05f0cd20691ad56523dd77fcaa028bb9}{D\+R\+\_\+\+S\+T\+EP}}~(0x4000)	/$\ast$ single-\/step $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_af4bce3d3ffe27d331b3a1fed65bface0}{D\+R\+\_\+\+S\+W\+I\+T\+CH}}~(0x8000)	/$\ast$ task switch $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a490650a1a90f554887b1323fefdce757}{D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+H\+I\+FT}}~16   /$\ast$ Skip this many \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} \mbox{\hyperlink{tst-strtod5_8c_a52bb50fce643c4899922808db7d60d42}{in}} ctl register $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a338c44d3d7a3fe594cbfe5d1326da544}{D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}}~4    /$\ast$ 4 control \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} per register $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a8bfe807153029e70ed80e9956ef03f0b}{D\+R\+\_\+\+R\+W\+\_\+\+E\+X\+E\+C\+U\+TE}}~(0x0) /$\ast$ Settings for the access types to trap on $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_afdc9ef3a940ba9ffc79ffca741429808}{D\+R\+\_\+\+R\+W\+\_\+\+W\+R\+I\+TE}}~(0x1)
\item 
\#define \mbox{\hyperlink{debugreg_8h_ab7531e940ec23e4b5289efaa570e329c}{D\+R\+\_\+\+R\+W\+\_\+\+R\+E\+AD}}~(0x3)
\item 
\#define \mbox{\hyperlink{debugreg_8h_abbfd83938478ef71b5ffa7e42cf2a3cb}{D\+R\+\_\+\+L\+E\+N\+\_\+1}}~(0x0)	      /$\ast$ Settings for data length to trap on $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a06ca5de59d3d383c0aab17c1e538cd3b}{D\+R\+\_\+\+L\+E\+N\+\_\+2}}~(0x4)
\item 
\#define \mbox{\hyperlink{debugreg_8h_afd3ec8466b3c7b6874726b5fbf56a6e8}{D\+R\+\_\+\+L\+E\+N\+\_\+4}}~(0x\+C)
\item 
\#define \mbox{\hyperlink{debugreg_8h_ae34c6fd332cb662d35c89931d3a1210e}{D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}}~0   /$\ast$ Extra \mbox{\hyperlink{unix_2sysv_2linux_2arm_2ioperm_8c_a879322fd39731501f6891c8ea3dd6e9d}{shift}} \mbox{\hyperlink{big5hkscs_8c_a6b12453755df83a8ad128072c21009eb}{to}} the \mbox{\hyperlink{tst-tls10_8c_a7ad3a2c48905b1677884613350db3aaa}{local}} enable bit $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a013d1e00d95f95cded4bce6144db6449}{D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}}~1   /$\ast$ Extra \mbox{\hyperlink{unix_2sysv_2linux_2arm_2ioperm_8c_a879322fd39731501f6891c8ea3dd6e9d}{shift}} \mbox{\hyperlink{big5hkscs_8c_a6b12453755df83a8ad128072c21009eb}{to}} the \mbox{\hyperlink{powerpc_2ifunc-sel_8h_ae009728a93e756481af1db3c402acb08}{global}} enable bit $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a1f8528a96face7520e44ad2865e25d78}{D\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+I\+ZE}}~2   /$\ast$ 2 enable \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} per register $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_ab3df00e3c45a93aa6e59545b5760f6e9}{D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK}}~(0x55) /$\ast$ Set  local bits for all 4 regs $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a4aebbe204aa1a194fd9aa63c34f3d45b}{D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK}}~(0x\+A\+A) /$\ast$ Set global bits for all 4 regs $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a0b57c862d5437f53520089c3475d46bf}{D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~(0x00\+F\+C00\+U) /$\ast$ Reserved $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a9fd37ad42ee97e0a81e2312aef2cfd7e}{D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+S\+L\+O\+W\+D\+O\+WN}}~(0x100)  /$\ast$ Local slow the pipeline $\ast$/
\item 
\#define \mbox{\hyperlink{debugreg_8h_a5bb67917ba6bb7bbe5f4075111c8af3a}{D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+S\+L\+O\+W\+D\+O\+WN}}~(0x200)  /$\ast$ Global slow the pipeline $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{debugreg_8h_af46fba7c959c6a0f1a22058636e8e772}\label{debugreg_8h_af46fba7c959c6a0f1a22058636e8e772}} 
\index{debugreg.h@{debugreg.h}!DR\_CONTROL@{DR\_CONTROL}}
\index{DR\_CONTROL@{DR\_CONTROL}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_CONTROL}{DR\_CONTROL}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+C\+O\+N\+T\+R\+OL~7          /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+C\+O\+N\+T\+R\+OL\mbox{]} $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a0b57c862d5437f53520089c3475d46bf}\label{debugreg_8h_a0b57c862d5437f53520089c3475d46bf}} 
\index{debugreg.h@{debugreg.h}!DR\_CONTROL\_RESERVED@{DR\_CONTROL\_RESERVED}}
\index{DR\_CONTROL\_RESERVED@{DR\_CONTROL\_RESERVED}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_CONTROL\_RESERVED}{DR\_CONTROL\_RESERVED}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+E\+S\+E\+R\+V\+ED~(0x00\+F\+C00\+U) /$\ast$ Reserved $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a490650a1a90f554887b1323fefdce757}\label{debugreg_8h_a490650a1a90f554887b1323fefdce757}} 
\index{debugreg.h@{debugreg.h}!DR\_CONTROL\_SHIFT@{DR\_CONTROL\_SHIFT}}
\index{DR\_CONTROL\_SHIFT@{DR\_CONTROL\_SHIFT}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_CONTROL\_SHIFT}{DR\_CONTROL\_SHIFT}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+H\+I\+FT~16   /$\ast$ Skip this many \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} \mbox{\hyperlink{tst-strtod5_8c_a52bb50fce643c4899922808db7d60d42}{in}} ctl register $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a338c44d3d7a3fe594cbfe5d1326da544}\label{debugreg_8h_a338c44d3d7a3fe594cbfe5d1326da544}} 
\index{debugreg.h@{debugreg.h}!DR\_CONTROL\_SIZE@{DR\_CONTROL\_SIZE}}
\index{DR\_CONTROL\_SIZE@{DR\_CONTROL\_SIZE}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_CONTROL\_SIZE}{DR\_CONTROL\_SIZE}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE~4    /$\ast$ 4 control \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} per register $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a1f8528a96face7520e44ad2865e25d78}\label{debugreg_8h_a1f8528a96face7520e44ad2865e25d78}} 
\index{debugreg.h@{debugreg.h}!DR\_ENABLE\_SIZE@{DR\_ENABLE\_SIZE}}
\index{DR\_ENABLE\_SIZE@{DR\_ENABLE\_SIZE}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_ENABLE\_SIZE}{DR\_ENABLE\_SIZE}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+I\+ZE~2   /$\ast$ 2 enable \mbox{\hyperlink{sysdeps_2unix_2sysv_2linux_2ia64_2bits_2sigcontext_8h_a9c1e20a8acb7d2fb82b01b3cb95895fe}{bits}} per register $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a75642b9691c9eba1a90fee019af13c00}\label{debugreg_8h_a75642b9691c9eba1a90fee019af13c00}} 
\index{debugreg.h@{debugreg.h}!DR\_FIRSTADDR@{DR\_FIRSTADDR}}
\index{DR\_FIRSTADDR@{DR\_FIRSTADDR}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_FIRSTADDR}{DR\_FIRSTADDR}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+F\+I\+R\+S\+T\+A\+D\+DR~0        /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+F\+I\+R\+S\+T\+A\+D\+DR\mbox{]} $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a4aebbe204aa1a194fd9aa63c34f3d45b}\label{debugreg_8h_a4aebbe204aa1a194fd9aa63c34f3d45b}} 
\index{debugreg.h@{debugreg.h}!DR\_GLOBAL\_ENABLE\_MASK@{DR\_GLOBAL\_ENABLE\_MASK}}
\index{DR\_GLOBAL\_ENABLE\_MASK@{DR\_GLOBAL\_ENABLE\_MASK}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_GLOBAL\_ENABLE\_MASK}{DR\_GLOBAL\_ENABLE\_MASK}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK~(0x\+A\+A) /$\ast$ Set global bits for all 4 regs $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a013d1e00d95f95cded4bce6144db6449}\label{debugreg_8h_a013d1e00d95f95cded4bce6144db6449}} 
\index{debugreg.h@{debugreg.h}!DR\_GLOBAL\_ENABLE\_SHIFT@{DR\_GLOBAL\_ENABLE\_SHIFT}}
\index{DR\_GLOBAL\_ENABLE\_SHIFT@{DR\_GLOBAL\_ENABLE\_SHIFT}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_GLOBAL\_ENABLE\_SHIFT}{DR\_GLOBAL\_ENABLE\_SHIFT}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT~1   /$\ast$ Extra \mbox{\hyperlink{unix_2sysv_2linux_2arm_2ioperm_8c_a879322fd39731501f6891c8ea3dd6e9d}{shift}} \mbox{\hyperlink{big5hkscs_8c_a6b12453755df83a8ad128072c21009eb}{to}} the \mbox{\hyperlink{powerpc_2ifunc-sel_8h_ae009728a93e756481af1db3c402acb08}{global}} enable bit $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a5bb67917ba6bb7bbe5f4075111c8af3a}\label{debugreg_8h_a5bb67917ba6bb7bbe5f4075111c8af3a}} 
\index{debugreg.h@{debugreg.h}!DR\_GLOBAL\_SLOWDOWN@{DR\_GLOBAL\_SLOWDOWN}}
\index{DR\_GLOBAL\_SLOWDOWN@{DR\_GLOBAL\_SLOWDOWN}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_GLOBAL\_SLOWDOWN}{DR\_GLOBAL\_SLOWDOWN}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+G\+L\+O\+B\+A\+L\+\_\+\+S\+L\+O\+W\+D\+O\+WN~(0x200)  /$\ast$ Global slow the pipeline $\ast$/}

\mbox{\Hypertarget{debugreg_8h_ac7d6755ef1a417c06bb364601e1abd52}\label{debugreg_8h_ac7d6755ef1a417c06bb364601e1abd52}} 
\index{debugreg.h@{debugreg.h}!DR\_LASTADDR@{DR\_LASTADDR}}
\index{DR\_LASTADDR@{DR\_LASTADDR}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LASTADDR}{DR\_LASTADDR}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+A\+S\+T\+A\+D\+DR~3         /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+L\+A\+S\+T\+A\+D\+DR\mbox{]}  $\ast$/}

\mbox{\Hypertarget{debugreg_8h_abbfd83938478ef71b5ffa7e42cf2a3cb}\label{debugreg_8h_abbfd83938478ef71b5ffa7e42cf2a3cb}} 
\index{debugreg.h@{debugreg.h}!DR\_LEN\_1@{DR\_LEN\_1}}
\index{DR\_LEN\_1@{DR\_LEN\_1}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LEN\_1}{DR\_LEN\_1}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+E\+N\+\_\+1~(0x0)	      /$\ast$ Settings for data length to trap on $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a06ca5de59d3d383c0aab17c1e538cd3b}\label{debugreg_8h_a06ca5de59d3d383c0aab17c1e538cd3b}} 
\index{debugreg.h@{debugreg.h}!DR\_LEN\_2@{DR\_LEN\_2}}
\index{DR\_LEN\_2@{DR\_LEN\_2}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LEN\_2}{DR\_LEN\_2}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+E\+N\+\_\+2~(0x4)}

\mbox{\Hypertarget{debugreg_8h_afd3ec8466b3c7b6874726b5fbf56a6e8}\label{debugreg_8h_afd3ec8466b3c7b6874726b5fbf56a6e8}} 
\index{debugreg.h@{debugreg.h}!DR\_LEN\_4@{DR\_LEN\_4}}
\index{DR\_LEN\_4@{DR\_LEN\_4}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LEN\_4}{DR\_LEN\_4}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+E\+N\+\_\+4~(0x\+C)}

\mbox{\Hypertarget{debugreg_8h_ab3df00e3c45a93aa6e59545b5760f6e9}\label{debugreg_8h_ab3df00e3c45a93aa6e59545b5760f6e9}} 
\index{debugreg.h@{debugreg.h}!DR\_LOCAL\_ENABLE\_MASK@{DR\_LOCAL\_ENABLE\_MASK}}
\index{DR\_LOCAL\_ENABLE\_MASK@{DR\_LOCAL\_ENABLE\_MASK}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LOCAL\_ENABLE\_MASK}{DR\_LOCAL\_ENABLE\_MASK}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+M\+A\+SK~(0x55) /$\ast$ Set  local bits for all 4 regs $\ast$/}

\mbox{\Hypertarget{debugreg_8h_ae34c6fd332cb662d35c89931d3a1210e}\label{debugreg_8h_ae34c6fd332cb662d35c89931d3a1210e}} 
\index{debugreg.h@{debugreg.h}!DR\_LOCAL\_ENABLE\_SHIFT@{DR\_LOCAL\_ENABLE\_SHIFT}}
\index{DR\_LOCAL\_ENABLE\_SHIFT@{DR\_LOCAL\_ENABLE\_SHIFT}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LOCAL\_ENABLE\_SHIFT}{DR\_LOCAL\_ENABLE\_SHIFT}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT~0   /$\ast$ Extra \mbox{\hyperlink{unix_2sysv_2linux_2arm_2ioperm_8c_a879322fd39731501f6891c8ea3dd6e9d}{shift}} \mbox{\hyperlink{big5hkscs_8c_a6b12453755df83a8ad128072c21009eb}{to}} the \mbox{\hyperlink{tst-tls10_8c_a7ad3a2c48905b1677884613350db3aaa}{local}} enable bit $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a9fd37ad42ee97e0a81e2312aef2cfd7e}\label{debugreg_8h_a9fd37ad42ee97e0a81e2312aef2cfd7e}} 
\index{debugreg.h@{debugreg.h}!DR\_LOCAL\_SLOWDOWN@{DR\_LOCAL\_SLOWDOWN}}
\index{DR\_LOCAL\_SLOWDOWN@{DR\_LOCAL\_SLOWDOWN}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_LOCAL\_SLOWDOWN}{DR\_LOCAL\_SLOWDOWN}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+L\+O\+C\+A\+L\+\_\+\+S\+L\+O\+W\+D\+O\+WN~(0x100)  /$\ast$ Local slow the pipeline $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a8bfe807153029e70ed80e9956ef03f0b}\label{debugreg_8h_a8bfe807153029e70ed80e9956ef03f0b}} 
\index{debugreg.h@{debugreg.h}!DR\_RW\_EXECUTE@{DR\_RW\_EXECUTE}}
\index{DR\_RW\_EXECUTE@{DR\_RW\_EXECUTE}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_RW\_EXECUTE}{DR\_RW\_EXECUTE}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+R\+W\+\_\+\+E\+X\+E\+C\+U\+TE~(0x0) /$\ast$ Settings for the access types to trap on $\ast$/}

\mbox{\Hypertarget{debugreg_8h_ab7531e940ec23e4b5289efaa570e329c}\label{debugreg_8h_ab7531e940ec23e4b5289efaa570e329c}} 
\index{debugreg.h@{debugreg.h}!DR\_RW\_READ@{DR\_RW\_READ}}
\index{DR\_RW\_READ@{DR\_RW\_READ}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_RW\_READ}{DR\_RW\_READ}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+R\+W\+\_\+\+R\+E\+AD~(0x3)}

\mbox{\Hypertarget{debugreg_8h_afdc9ef3a940ba9ffc79ffca741429808}\label{debugreg_8h_afdc9ef3a940ba9ffc79ffca741429808}} 
\index{debugreg.h@{debugreg.h}!DR\_RW\_WRITE@{DR\_RW\_WRITE}}
\index{DR\_RW\_WRITE@{DR\_RW\_WRITE}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_RW\_WRITE}{DR\_RW\_WRITE}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+R\+W\+\_\+\+W\+R\+I\+TE~(0x1)}

\mbox{\Hypertarget{debugreg_8h_a2a9105f6dea198671e64e62a287d9a73}\label{debugreg_8h_a2a9105f6dea198671e64e62a287d9a73}} 
\index{debugreg.h@{debugreg.h}!DR\_STATUS@{DR\_STATUS}}
\index{DR\_STATUS@{DR\_STATUS}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_STATUS}{DR\_STATUS}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+S\+T\+A\+T\+US~6           /$\ast$ u\+\_\+debugreg\mbox{[}D\+R\+\_\+\+S\+T\+A\+T\+US\mbox{]}     $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a05f0cd20691ad56523dd77fcaa028bb9}\label{debugreg_8h_a05f0cd20691ad56523dd77fcaa028bb9}} 
\index{debugreg.h@{debugreg.h}!DR\_STEP@{DR\_STEP}}
\index{DR\_STEP@{DR\_STEP}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_STEP}{DR\_STEP}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+S\+T\+EP~(0x4000)	/$\ast$ single-\/step $\ast$/}

\mbox{\Hypertarget{debugreg_8h_af4bce3d3ffe27d331b3a1fed65bface0}\label{debugreg_8h_af4bce3d3ffe27d331b3a1fed65bface0}} 
\index{debugreg.h@{debugreg.h}!DR\_SWITCH@{DR\_SWITCH}}
\index{DR\_SWITCH@{DR\_SWITCH}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_SWITCH}{DR\_SWITCH}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+S\+W\+I\+T\+CH~(0x8000)	/$\ast$ task switch $\ast$/}

\mbox{\Hypertarget{debugreg_8h_af9ee017b29a214e483f99e2aa87b317f}\label{debugreg_8h_af9ee017b29a214e483f99e2aa87b317f}} 
\index{debugreg.h@{debugreg.h}!DR\_TRAP0@{DR\_TRAP0}}
\index{DR\_TRAP0@{DR\_TRAP0}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_TRAP0}{DR\_TRAP0}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+T\+R\+A\+P0~(0x1)		/$\ast$ db0 $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a71af16aef9c9935b9d7e420d172101a2}\label{debugreg_8h_a71af16aef9c9935b9d7e420d172101a2}} 
\index{debugreg.h@{debugreg.h}!DR\_TRAP1@{DR\_TRAP1}}
\index{DR\_TRAP1@{DR\_TRAP1}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_TRAP1}{DR\_TRAP1}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+T\+R\+A\+P1~(0x2)		/$\ast$ db1 $\ast$/}

\mbox{\Hypertarget{debugreg_8h_a5f4c40f17a194e390fd5f417126ada2d}\label{debugreg_8h_a5f4c40f17a194e390fd5f417126ada2d}} 
\index{debugreg.h@{debugreg.h}!DR\_TRAP2@{DR\_TRAP2}}
\index{DR\_TRAP2@{DR\_TRAP2}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_TRAP2}{DR\_TRAP2}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+T\+R\+A\+P2~(0x4)		/$\ast$ db2 $\ast$/}

\mbox{\Hypertarget{debugreg_8h_afac1916079dd0aa20a65ddf800eb228b}\label{debugreg_8h_afac1916079dd0aa20a65ddf800eb228b}} 
\index{debugreg.h@{debugreg.h}!DR\_TRAP3@{DR\_TRAP3}}
\index{DR\_TRAP3@{DR\_TRAP3}!debugreg.h@{debugreg.h}}
\doxysubsubsection{\texorpdfstring{DR\_TRAP3}{DR\_TRAP3}}
{\footnotesize\ttfamily \#define D\+R\+\_\+\+T\+R\+A\+P3~(0x8)		/$\ast$ db3 $\ast$/}

