# vsim -c -do "run -all; exit" "+EXEC=./firmware32.hex" testbench 
# Start time: 02:10:21 on Sep 07,2022
# Loading sv_std.std
# Loading work.dbg_pkg
# Loading work.tb_testbench_sv_unit
# Loading work.testbench
# Loading work.test_top_test_sv_unit
# Loading work.top
# Loading work.rtl_core_top_sv_unit
# Loading work.riscv_32i
# Loading work.controller_if
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.instn_decode
# Loading work.regfile
# Loading work.alu
# Loading work.rtl_memory_impl_sv_unit
# Loading work.mem_bus
# Loading work.cache_module
# Loading work.cache_miss_fetch
# Loading work.ram_cache_glue
# Loading work.imem
# Loading work.dmem
# Loading work.unified_L1_cache
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'mem_write_block'. The port definition is at: test_ram_cache_glue.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/icache_mem_glue File: test_top_test.sv Line: 100
# run -all
# testbench.dut.L1_cache found +EXEC=./firmware32.hex
#  
#  
# ==> Console [0x00400004] print - writes to the addr treated as a console print msg <==
#  
#  
# reg[1] mismatch; rtlReg: 0 traceReg: 288096
# ** Note: $stop    : tb_testbench.sv(192)
#    Time: 68324 ps  Iteration: 0  Instance: /testbench
# Break in NamedBeginStat imem_comparison at tb_testbench.sv line 192
# Stopped at tb_testbench.sv line 192
#  exit
# End time: 02:10:22 on Sep 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
