>Dmel_RG2
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG3
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGACGCC
>Dmel_RG5
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG9
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGACGCC
>Dmel_RG18N
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG19
TCATCCCCGGTTCTTTCCGGGATTCCTCCCTAGACGCC
>Dmel_RG22
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG24
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG25
TCATCCCCGGTTCTTTCCGGGATTCCTCCCTAGACGCC
>Dmel_RG28
TCATCCCCGGTTCTTTCCGGGATTCCTCCCTAGACGCC
>Dmel_RG32N
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG34
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG36
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dmel_RG38N
TCATCCCCGGTTCTTTCCGGGATCCCTCCCTAGGCGCC
>Dsim_MD03
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD06
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD105
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD106
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD146
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD15
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGTC
>Dsim_MD197
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD199
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD201
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD221
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD224
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGTGCC
>Dsim_MD225
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD233
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD235
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD238
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD243
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD251
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD255
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD63
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD72
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dsim_MD73
TCATCCCCGGTTCTTTCCGGGGTTCCCCCCTAGGCGCC
>Dyak_528_8471
TCATCCCCGGTTCTTCCCGGGGTTCCCCCCTGGGCGCC
>Dere_528_8471
TCATCCCCGGTTCTTTCCGGGGTTCCTCCCTAGGCGCC
