{
  "Top": "uz_SPWM_3ph",
  "RtlTop": "uz_SPWM_3ph",
  "RtlPrefix": "",
  "RtlSubPrefix": "uz_SPWM_3ph_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "u_a": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "u_a",
          "name": "u_a",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u_b": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "u_b",
          "name": "u_b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u_c": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "u_c",
          "name": "u_c",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u_dc": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "u_dc",
          "name": "u_dc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DC_a": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "DC_a",
          "name": "DC_a",
          "usage": "data",
          "direction": "out"
        }]
    },
    "DC_b": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "DC_b",
          "name": "DC_b",
          "usage": "data",
          "direction": "out"
        }]
    },
    "DC_c": {
      "index": "6",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "DC_c",
          "name": "DC_c",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=100MHz",
      "config_export -flow=syn"
    ],
    "DirectiveTcl": ["set_directive_top uz_SPWM_3ph -name uz_SPWM_3ph"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "uz_SPWM_3ph"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "15",
    "Latency": "14"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uz_SPWM_3ph",
    "Version": "1.0",
    "DisplayName": "Uz_spwm_3ph",
    "Revision": "2113059081",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_uz_SPWM_3ph_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/uz_SPWM_3ph.cpp"],
    "Vhdl": [
      "impl\/vhdl\/uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/uz_SPWM_3ph_SPWM_single_phase.vhd",
      "impl\/vhdl\/uz_SPWM_3ph_SPWM_single_phase_1.vhd",
      "impl\/vhdl\/uz_SPWM_3ph_SPWM_single_phase_2.vhd",
      "impl\/vhdl\/uz_SPWM_3ph.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/uz_SPWM_3ph_hls_deadlock_detection_unit.v",
      "impl\/verilog\/uz_SPWM_3ph_hls_deadlock_detector.vh",
      "impl\/verilog\/uz_SPWM_3ph_hls_deadlock_report_unit.vh",
      "impl\/verilog\/uz_SPWM_3ph_SPWM_single_phase.v",
      "impl\/verilog\/uz_SPWM_3ph_SPWM_single_phase_1.v",
      "impl\/verilog\/uz_SPWM_3ph_SPWM_single_phase_2.v",
      "impl\/verilog\/uz_SPWM_3ph.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/uz_SPWM_3ph.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "u_a": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"u_a": "DATA"},
      "ports": ["u_a"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u_a"
        }]
    },
    "u_b": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"u_b": "DATA"},
      "ports": ["u_b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u_b"
        }]
    },
    "u_c": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"u_c": "DATA"},
      "ports": ["u_c"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u_c"
        }]
    },
    "u_dc": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"u_dc": "DATA"},
      "ports": ["u_dc"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u_dc"
        }]
    },
    "DC_a": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"DC_a": "DATA"},
      "ports": ["DC_a"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "DC_a"
        }]
    },
    "DC_b": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"DC_b": "DATA"},
      "ports": ["DC_b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "DC_b"
        }]
    },
    "DC_c": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"DC_c": "DATA"},
      "ports": ["DC_c"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "DC_c"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "u_a": {
      "dir": "in",
      "width": "32"
    },
    "u_b": {
      "dir": "in",
      "width": "32"
    },
    "u_c": {
      "dir": "in",
      "width": "32"
    },
    "u_dc": {
      "dir": "in",
      "width": "32"
    },
    "DC_a": {
      "dir": "out",
      "width": "32"
    },
    "DC_b": {
      "dir": "out",
      "width": "32"
    },
    "DC_c": {
      "dir": "out",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "uz_SPWM_3ph",
      "Instances": [
        {
          "ModuleName": "SPWM_single_phase",
          "InstanceName": "SPWM_single_phase_U0"
        },
        {
          "ModuleName": "SPWM_single_phase_1",
          "InstanceName": "SPWM_single_phase_1_U0"
        },
        {
          "ModuleName": "SPWM_single_phase_2",
          "InstanceName": "SPWM_single_phase_2_U0"
        }
      ]
    },
    "Info": {
      "SPWM_single_phase": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SPWM_single_phase_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SPWM_single_phase_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "uz_SPWM_3ph": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "SPWM_single_phase": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "339",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "400",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SPWM_single_phase_1": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "339",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "400",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SPWM_single_phase_2": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "339",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "400",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "uz_SPWM_3ph": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1020",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1245",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-03 14:21:22 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
