

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1232, rate = 0.0388-- ResFail = 27869, rate = 0.8768
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1241, rate = 0.0390-- ResFail = 26752, rate = 0.8417
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 32296, -- Miss = 480, rate = 0.0149, -- PendHits = 1300, rate = 0.0403-- ResFail = 29698, rate = 0.9196
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 32296, -- Miss = 480, rate = 0.0149, -- PendHits = 1264, rate = 0.0391-- ResFail = 27456, rate = 0.8501
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 32168, -- Miss = 478, rate = 0.0149, -- PendHits = 1300, rate = 0.0404-- ResFail = 28552, rate = 0.8876
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1275, rate = 0.0401-- ResFail = 27073, rate = 0.8518
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 472, rate = 0.0147, -- PendHits = 1242, rate = 0.0386-- ResFail = 27904, rate = 0.8677
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 472, rate = 0.0147, -- PendHits = 1282, rate = 0.0399-- ResFail = 27463, rate = 0.8539
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1217, rate = 0.0378-- ResFail = 27782, rate = 0.8639
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1237, rate = 0.0385-- ResFail = 25905, rate = 0.8055
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 32510, -- Miss = 472, rate = 0.0145, -- PendHits = 1245, rate = 0.0383-- ResFail = 27387, rate = 0.8424
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 32416, -- Miss = 472, rate = 0.0146, -- PendHits = 1278, rate = 0.0394-- ResFail = 27405, rate = 0.8454
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 32352, -- Miss = 471, rate = 0.0146, -- PendHits = 1269, rate = 0.0392-- ResFail = 27252, rate = 0.8424
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1292, rate = 0.0402-- ResFail = 27151, rate = 0.8442
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 31502, -- Miss = 468, rate = 0.0149, -- PendHits = 1215, rate = 0.0386-- ResFail = 27081, rate = 0.8597
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1244, rate = 0.0396-- ResFail = 26941, rate = 0.8578
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1255, rate = 0.0400-- ResFail = 28383, rate = 0.9037
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1251, rate = 0.0398-- ResFail = 26642, rate = 0.8483
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 31792, -- Miss = 473, rate = 0.0149, -- PendHits = 1269, rate = 0.0399-- ResFail = 29136, rate = 0.9165
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 31664, -- Miss = 472, rate = 0.0149, -- PendHits = 1236, rate = 0.0390-- ResFail = 26666, rate = 0.8422
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 31600, -- Miss = 471, rate = 0.0149, -- PendHits = 1254, rate = 0.0397-- ResFail = 27611, rate = 0.8738
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1239, rate = 0.0394-- ResFail = 27648, rate = 0.8803
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1238, rate = 0.0394-- ResFail = 27286, rate = 0.8688
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1255, rate = 0.0400-- ResFail = 27259, rate = 0.8679
Error Per = 100 || Flushes = 4 || slicingInterval = 5000
5d26d601c0a183a3fd71acc9927882dc  /home/pars/Documents/expSetups/a17/LSTM_L2_100_100
Extracting PTX file and ptxas options    1: LSTM_L2_100_100.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a17/LSTM_L2_100_100
self exe links to: /home/pars/Documents/expSetups/a17/LSTM_L2_100_100
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a17/LSTM_L2_100_100
Running md5sum using "md5sum /home/pars/Documents/expSetups/a17/LSTM_L2_100_100 "
self exe links to: /home/pars/Documents/expSetups/a17/LSTM_L2_100_100
Extracting specific PTX file named LSTM_L2_100_100.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_ : hostFun 0x0x5624a27fae5b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing LSTM_L2_100_100.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_E1u" from 0x0 to 0x320 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file LSTM_L2_100_100.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from LSTM_L2_100_100.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_' : regs=66, lmem=0, smem=800, cmem=656
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2650..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2648..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2640..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2638..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2630..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2628..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2620..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2618..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe14cd2608..

GPGPU-Sim PTX: cudaLaunch for 0x0x5624a27fae5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (LSTM_L2_100_100.1.sm_75.ptx:65) @%p1 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (LSTM_L2_100_100.1.sm_75.ptx:156) ld.param.u64 %rd77, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (LSTM_L2_100_100.1.sm_75.ptx:66) bra.uni $L__BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (LSTM_L2_100_100.1.sm_75.ptx:97) add.f64 %fd54, %fd2, %fd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (LSTM_L2_100_100.1.sm_75.ptx:94) bra.uni $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (LSTM_L2_100_100.1.sm_75.ptx:156) ld.param.u64 %rd77, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x358 (LSTM_L2_100_100.1.sm_75.ptx:167) @%p3 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (LSTM_L2_100_100.1.sm_75.ptx:176) ld.param.u64 %rd81, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x370 (LSTM_L2_100_100.1.sm_75.ptx:171) @%p4 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (LSTM_L2_100_100.1.sm_75.ptx:176) ld.param.u64 %rd81, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x420 (LSTM_L2_100_100.1.sm_75.ptx:196) @%p5 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (LSTM_L2_100_100.1.sm_75.ptx:205) mul.f64 %fd129, %fd10, 0d0000000000000000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x438 (LSTM_L2_100_100.1.sm_75.ptx:200) @%p6 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (LSTM_L2_100_100.1.sm_75.ptx:205) mul.f64 %fd129, %fd10, 0d0000000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4a0 (LSTM_L2_100_100.1.sm_75.ptx:222) @%p10 bra $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (LSTM_L2_100_100.1.sm_75.ptx:313) mov.u32 %r54, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a8 (LSTM_L2_100_100.1.sm_75.ptx:223) bra.uni $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (LSTM_L2_100_100.1.sm_75.ptx:254) add.f64 %fd131, %fd15, %fd15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x578 (LSTM_L2_100_100.1.sm_75.ptx:251) bra.uni $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (LSTM_L2_100_100.1.sm_75.ptx:313) mov.u32 %r54, %tid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x768 (LSTM_L2_100_100.1.sm_75.ptx:323) @%p12 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (LSTM_L2_100_100.1.sm_75.ptx:357) mov.u32 %r55, %tid.x;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x828 (LSTM_L2_100_100.1.sm_75.ptx:350) @%p13 bra $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x830 (LSTM_L2_100_100.1.sm_75.ptx:352) ld.param.u64 %rd76, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xa48 (LSTM_L2_100_100.1.sm_75.ptx:423) @%p14 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (LSTM_L2_100_100.1.sm_75.ptx:425) mov.u32 %r58, %tid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xad8 (LSTM_L2_100_100.1.sm_75.ptx:448) @%p15 bra $L__BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (LSTM_L2_100_100.1.sm_75.ptx:539) mov.u32 %r56, %tid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xae0 (LSTM_L2_100_100.1.sm_75.ptx:449) bra.uni $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (LSTM_L2_100_100.1.sm_75.ptx:480) add.f64 %fd247, %fd31, %fd31;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xbb0 (LSTM_L2_100_100.1.sm_75.ptx:477) bra.uni $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (LSTM_L2_100_100.1.sm_75.ptx:539) mov.u32 %r56, %tid.x;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xdc8 (LSTM_L2_100_100.1.sm_75.ptx:554) @%p17 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (LSTM_L2_100_100.1.sm_75.ptx:563) mov.u32 %r57, %tid.x;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xde0 (LSTM_L2_100_100.1.sm_75.ptx:558) @%p18 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (LSTM_L2_100_100.1.sm_75.ptx:563) mov.u32 %r57, %tid.x;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe60 (LSTM_L2_100_100.1.sm_75.ptx:577) @%p19 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (LSTM_L2_100_100.1.sm_75.ptx:586) ld.global.f64 %fd323, [%rd11];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xe78 (LSTM_L2_100_100.1.sm_75.ptx:581) @%p20 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (LSTM_L2_100_100.1.sm_75.ptx:586) ld.global.f64 %fd323, [%rd11];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xeb0 (LSTM_L2_100_100.1.sm_75.ptx:591) @%p21 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (LSTM_L2_100_100.1.sm_75.ptx:600) mul.f64 %fd327, %fd14, %fd416;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xec8 (LSTM_L2_100_100.1.sm_75.ptx:595) @%p22 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (LSTM_L2_100_100.1.sm_75.ptx:600) mul.f64 %fd327, %fd14, %fd416;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf10 (LSTM_L2_100_100.1.sm_75.ptx:613) @%p23 bra $L__BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (LSTM_L2_100_100.1.sm_75.ptx:704) mul.f64 %fd393, %fd417, %fd418;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xf18 (LSTM_L2_100_100.1.sm_75.ptx:614) bra.uni $L__BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff0 (LSTM_L2_100_100.1.sm_75.ptx:645) add.f64 %fd328, %fd45, %fd45;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xfe8 (LSTM_L2_100_100.1.sm_75.ptx:642) bra.uni $L__BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (LSTM_L2_100_100.1.sm_75.ptx:704) mul.f64 %fd393, %fd417, %fd418;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x11a0 (LSTM_L2_100_100.1.sm_75.ptx:707) @%p12 bra $L__BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (LSTM_L2_100_100.1.sm_75.ptx:741) ret;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1260 (LSTM_L2_100_100.1.sm_75.ptx:734) @%p26 bra $L__BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (LSTM_L2_100_100.1.sm_75.ptx:736) ld.param.u64 %rd70, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14];
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Destroy streams for kernel 1: size 0
kernel_name = _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 503003
gpu_sim_insn = 45144192
gpu_ipc =      89.7494
gpu_tot_sim_cycle = 503003
gpu_tot_sim_insn = 45144192
gpu_tot_ipc =      89.7494
gpu_tot_issued_cta = 64
gpu_occupancy = 46.7809% 
gpu_tot_occupancy = 46.7809% 
max_total_param_size = 0
gpu_stall_dramfull = 217119
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5236
partiton_level_parallism_total  =       1.5236
partiton_level_parallism_util =       2.5390
partiton_level_parallism_util_total  =       2.5390
L2_BW  =      66.5506 GB/Sec
L2_BW_total  =      66.5506 GB/Sec
gpu_total_sim_rate=18277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 106902, Miss = 23976, Miss_rate = 0.224, Pending_hits = 59380, Reservation_fails = 1274
	L1D_cache_core[1]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 59640, Reservation_fails = 1365
	L1D_cache_core[2]: Access = 106898, Miss = 23977, Miss_rate = 0.224, Pending_hits = 55763, Reservation_fails = 1268
	L1D_cache_core[3]: Access = 160352, Miss = 35439, Miss_rate = 0.221, Pending_hits = 77139, Reservation_fails = 1695
	L1D_cache_core[4]: Access = 106895, Miss = 24170, Miss_rate = 0.226, Pending_hits = 56835, Reservation_fails = 1200
	L1D_cache_core[5]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 58152, Reservation_fails = 932
	L1D_cache_core[6]: Access = 160356, Miss = 35437, Miss_rate = 0.221, Pending_hits = 74038, Reservation_fails = 1847
	L1D_cache_core[7]: Access = 106899, Miss = 24073, Miss_rate = 0.225, Pending_hits = 56055, Reservation_fails = 1260
	L1D_cache_core[8]: Access = 160356, Miss = 35437, Miss_rate = 0.221, Pending_hits = 79905, Reservation_fails = 1964
	L1D_cache_core[9]: Access = 106901, Miss = 23976, Miss_rate = 0.224, Pending_hits = 59427, Reservation_fails = 1194
	L1D_cache_core[10]: Access = 106897, Miss = 24074, Miss_rate = 0.225, Pending_hits = 55947, Reservation_fails = 1114
	L1D_cache_core[11]: Access = 106893, Miss = 24167, Miss_rate = 0.226, Pending_hits = 51206, Reservation_fails = 1134
	L1D_cache_core[12]: Access = 106896, Miss = 24165, Miss_rate = 0.226, Pending_hits = 56008, Reservation_fails = 880
	L1D_cache_core[13]: Access = 106902, Miss = 23976, Miss_rate = 0.224, Pending_hits = 57512, Reservation_fails = 1153
	L1D_cache_core[14]: Access = 106898, Miss = 24073, Miss_rate = 0.225, Pending_hits = 59065, Reservation_fails = 1219
	L1D_cache_core[15]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 52778, Reservation_fails = 1202
	L1D_cache_core[16]: Access = 106903, Miss = 23976, Miss_rate = 0.224, Pending_hits = 52501, Reservation_fails = 1144
	L1D_cache_core[17]: Access = 106901, Miss = 23977, Miss_rate = 0.224, Pending_hits = 50520, Reservation_fails = 1106
	L1D_cache_core[18]: Access = 106896, Miss = 24068, Miss_rate = 0.225, Pending_hits = 53803, Reservation_fails = 1228
	L1D_cache_core[19]: Access = 106900, Miss = 24072, Miss_rate = 0.225, Pending_hits = 57268, Reservation_fails = 1199
	L1D_cache_core[20]: Access = 106903, Miss = 23976, Miss_rate = 0.224, Pending_hits = 57960, Reservation_fails = 1139
	L1D_cache_core[21]: Access = 106900, Miss = 23977, Miss_rate = 0.224, Pending_hits = 59921, Reservation_fails = 1062
	L1D_cache_core[22]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 57628, Reservation_fails = 979
	L1D_cache_core[23]: Access = 106903, Miss = 23976, Miss_rate = 0.224, Pending_hits = 55742, Reservation_fails = 976
	L1D_cache_core[24]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 54645, Reservation_fails = 1084
	L1D_cache_core[25]: Access = 106901, Miss = 23976, Miss_rate = 0.224, Pending_hits = 57226, Reservation_fails = 1046
	L1D_cache_core[26]: Access = 160352, Miss = 35534, Miss_rate = 0.222, Pending_hits = 81016, Reservation_fails = 1839
	L1D_cache_core[27]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 57244, Reservation_fails = 1204
	L1D_cache_core[28]: Access = 106900, Miss = 23977, Miss_rate = 0.224, Pending_hits = 55992, Reservation_fails = 1256
	L1D_cache_core[29]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 55037, Reservation_fails = 1122
	L1D_total_cache_accesses = 3420832
	L1D_total_cache_misses = 766274
	L1D_total_cache_miss_rate = 0.2240
	L1D_total_cache_pending_hits = 1775353
	L1D_total_cache_reservation_fails = 37085
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 879107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1775353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 573649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1775353
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3420704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37085
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4514, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 2774, 
gpgpu_n_tot_thrd_icount = 47230976
gpgpu_n_tot_w_icount = 1475968
gpgpu_n_stall_shd_mem = 430851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 766244
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13644416
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 3355136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 590208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2834
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 425969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3367339	W0_Idle:4311390	W0_Scoreboard:35664431	W1:55680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:252	W32:1420036
single_issue_nums: WS0:410752	WS1:355072	WS2:355072	WS3:355072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6129952 {8:766244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30649760 {40:766244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
maxmflatency = 2334 
max_icnt2mem_latency = 1657 
maxmrqlatency = 27 
max_icnt2sh_latency = 166 
averagemflatency = 311 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:10839 	203 	66 	453 	558 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424916 	312735 	22327 	5955 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	698803 	39572 	8980 	9447 	7685 	1885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	727863 	16553 	7563 	5251 	5678 	3277 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	172 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24        28        28         8         8        16        16         4         4        20        20         4         4        20        20 
dram[1]:        14        24        32        32         8         8        20        20         4         4        20        20         4         4        20        20 
dram[2]:        15        14        31        32         8         8        20        20         4         4        20        20         4         4        20        20 
dram[3]:        28        24        32        31         8         8        20        20         8         8        20        20         4         4        20        20 
dram[4]:        11         9        31        32         4         4        20        20         8         8        20        20         8         8        20        20 
dram[5]:        12        11        31        32         4         4        20        20         8         8        20        20         8         8        24        24 
dram[6]:        24        11        31        32         4         4        20        20         8         8        20        20         8         8        24        24 
dram[7]:        12        10        31        32         8         8        20        20         4         4        20        20         8         8        24        24 
dram[8]:        11        11        32        32         8         8        20        20         8         8        20        20         4         4        24        24 
dram[9]:        12        11        31        32         8         8        20        20         8         8        24        24         4         4        24        24 
dram[10]:        12        10        32        32         8         8        20        20         8         8        24        24         4         4        24        24 
dram[11]:        24        28        32        32         4         4        20        20         8         8        24        24         4         4        24        24 
maximum service time to same row:
dram[0]:     66353     71718    159321    159611     46871     47223    130783    131249     42452     42662    126906    126921     43633     44293    126633    127009 
dram[1]:     48393     65381    159877    160271     48222     48221    131311    131831     43022     43641    127438    127443     43340     43768    127293    127301 
dram[2]:     48758     48800    160305    160764     49209     49400    131979    132324     44668     45195    127778    127785     43898     44016    127528    127983 
dram[3]:     71751     71731    160891    161231     50072     50303    132503    132813     44234     44319    128030    128504     45253     45485    128357    128504 
dram[4]:     49727     49990    161360    161824     49664     49757    132801    133187     45716     46319    128845    128976     44805     45232    128804    129078 
dram[5]:     50277     50459    161889    162426     50108     50129    133551    133943     46369     47046    129252    129487     46861     47139    129328    129409 
dram[6]:     65889     51096    162482    162879     51249     51319    134024    134108     47279     47662    129760    129962     47127     47285    129835    130203 
dram[7]:     51354     51563    162907    163305     51491     51521    134521    134784     47350     47510    130265    130555     47986     48384    130453    130728 
dram[8]:     51933     51954    163411    163807     51671     51948    134909    135279     48071     48270    130841    131086     47761     48149    130754    131185 
dram[9]:     51489     51509    164015    164378     51419     51569    135467    135723     48514     48882    131345    131753     48767     48986    131478    131977 
dram[10]:     52014     52095    164530    164743     51940     52413    136090    136215     49014     49108    131907    132377     49140     49443    132003    132337 
dram[11]:     65951     72187    165032    165283     53749     53760    136530    136705     49514     49811    132494    132786     49905     50178    132428    132734 
average row accesses per activate:
dram[0]:  5.555555  5.500000  6.555555  6.444445 25.333334 25.333334 20.000000 20.000000 24.000000 24.000000 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
dram[1]:  5.764706  5.000000  5.818182  6.888889 25.333334 25.333334 22.000000 22.000000 24.000000 24.000000 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
dram[2]:  5.263158  5.263158  6.888889  8.714286 25.333334 25.333334 21.500000 20.000000 24.000000 24.000000 23.500000 22.000000 34.000000 34.000000 22.000000 22.000000 
dram[3]:  5.444445  4.850000  9.000000  8.714286 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 34.000000 34.000000 22.000000 22.000000 
dram[4]:  4.789474  4.736842  6.888889  8.857142 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 22.000000 22.000000 
dram[5]:  4.476191  4.428571  6.888889  8.571428 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[6]:  4.650000  4.842105  6.666667  8.142858 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[7]:  5.411765  5.352941  8.142858  8.285714 25.333334 25.333334 20.000000 20.000000 24.000000 24.000000 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[8]:  4.894737  4.894737  9.500000  8.142858 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 34.000000 34.000000 24.000000 24.000000 
dram[9]:  5.470588  5.352941  8.000000  8.142858 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 24.000000 24.000000 
dram[10]:  5.411765  5.352941  6.444445  6.444445 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 23.500000 22.000000 
dram[11]:  5.444445  5.444445  7.125000  8.142858 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
average row locality = 12119/970 = 12.493814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       100        99        59        58        76        76        40        40        72        72        48        48        68        68        44        44 
dram[1]:        98       100        64        62        76        76        44        44        72        72        48        48        68        68        44        44 
dram[2]:       100       100        62        61        76        76        43        40        72        72        47        44        68        68        44        44 
dram[3]:        98        97        63        61        76        76        40        40        76        76        44        44        68        68        44        44 
dram[4]:        91        90        62        62        72        72        40        40        76        76        44        44        72        72        44        44 
dram[5]:        94        93        62        60        72        72        40        40        76        76        44        44        72        72        48        48 
dram[6]:        93        92        60        57        72        72        40        40        76        76        44        44        72        72        48        48 
dram[7]:        92        91        57        58        76        76        40        40        72        72        44        44        72        72        48        48 
dram[8]:        93        93        57        57        76        76        40        40        76        76        44        44        68        68        48        48 
dram[9]:        93        91        56        57        76        76        40        40        76        76        48        48        68        68        48        48 
dram[10]:        92        91        58        58        76        76        40        40        76        76        48        48        68        68        47        44 
dram[11]:        98        98        57        57        72        72        40        40        76        76        48        48        68        68        44        44 
total dram reads = 12119
bank skew: 100/40 = 2.50
chip skew: 1028/1001 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20076     19811     14121     14548     19929     20097     19425     19250     21173     21058     18951     19815     21109     20915     19203     18694
dram[1]:      21499     20340     14512     15206     21018     21922     19821     19294     22119     22030     18640     19155     20762     21105     19395     18863
dram[2]:      20636     20153     15137     15298     21139     20320     19094     19341     21351     21562     18424     19212     21540     22403     18601     18465
dram[3]:      17581     17417     14801     14889     20240     20930     19254     18741     21788     20914     18494     18591     21843     22491     18568     18808
dram[4]:      19128     19189     14834     15070     20518     20467     18483     18819     22375     22081     19535     18379     24837     23417     18466     18238
dram[5]:      18613     18265     14390     15400     20665     20810     18484     18718     23611     22643     18326     18560     24886     23685     19369     19143
dram[6]:      18685     18322     15256     15500     21153     21022     18362     18859     22308     22121     18206     18599     23774     23564     18977     19675
dram[7]:      17864     17672     15055     14317     21020     21074     18183     18606     22417     21487     18062     18252     22880     21613     18690     18643
dram[8]:      18405     19081     14763     14153     21967     22227     19263     18917     24841     24089     18147     18188     22526     22910     19508     19138
dram[9]:      17707     18210     15740     15238     21044     20911     18586     18784     23677     22631     18965     18768     21390     20948     18263     18977
dram[10]:      17986     18537     14771     14016     20723     20902     19349     18599     23874     23681     20133     18945     22169     22120     19167     18783
dram[11]:      20447     19877     14665     14618     20794     19910     18947     18545     22497     22060     19203     19018     21159     21389     18247     18723
maximum mf latency per bank:
dram[0]:       2135      2131       505       560       624       611       654       474      1618      1611       504       545       642       628       549       508
dram[1]:       2147      2143       699       483       707       951       674       478      1613      1609       542       503       717       888       575       512
dram[2]:       2140      2136       578       538       729       724       502       476      1618      1610       464       469       774       761       547       524
dram[3]:       1631      1623       595       570       689       664       477       479      1203      1198       467       502       565       559       484       543
dram[4]:       1628      1622       561       569       716       713       425       500      1202      1197       673       455       772       763       592       466
dram[5]:       1627      1621       598       565       787       778       507       664      1393      1393       504       520       899       801       771       600
dram[6]:       1790      1786       569       596       765       760       540       592      1912      1908       517       524       797       808       514       609
dram[7]:       1632      1626       547       510       798       800       478       497      1200      1195       470       456       776       794       553       587
dram[8]:       2175      2171       546       571       921       888       579       572      1750      1746       478       465       962       930       674       651
dram[9]:       1994      1904       579       555       645       638       477       508      1569      1479       476       475       762       759       636       592
dram[10]:       2143      2083       539       550       790       897       554       493      1718      1658       573       469       731       703       490       506
dram[11]:       2334      2244       567       494       756       743       462       498      1377      1287       520       498       685       679       465       567

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288769 n_act=84 n_pre=68 n_ref_event=4572360550251980812 n_req=1012 n_rd=1012 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003138
n_activity=19863 dram_eff=0.2038
bk0: 100a 1288984i bk1: 99a 1288948i bk2: 59a 1289389i bk3: 58a 1289374i bk4: 76a 1289648i bk5: 76a 1289681i bk6: 40a 1289790i bk7: 40a 1289773i bk8: 72a 1289719i bk9: 72a 1289735i bk10: 48a 1289777i bk11: 48a 1289803i bk12: 68a 1289795i bk13: 68a 1289801i bk14: 44a 1289805i bk15: 44a 1289830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918972
Row_Buffer_Locality_read = 0.918972
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111029
Bank_Level_Parallism_Col = 19.171047
Bank_Level_Parallism_Ready = 1.008893
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012183 

BW Util details:
bwutil = 0.003138 
total_CMD = 1289933 
util_bw = 4048 
Wasted_Col = 2211 
Wasted_Row = 1392 
Idle = 1282282 

BW Util Bottlenecks: 
RCDc_limit = 1912 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288769 
Read = 1012 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 4572360550251980812 
n_req = 1012 
total_req = 1012 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 1012 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.002911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288747 n_act=87 n_pre=71 n_ref_event=7234317515158522400 n_req=1028 n_rd=1028 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003188
n_activity=20498 dram_eff=0.2006
bk0: 98a 1289055i bk1: 100a 1288882i bk2: 64a 1289229i bk3: 62a 1289306i bk4: 76a 1289646i bk5: 76a 1289689i bk6: 44a 1289758i bk7: 44a 1289773i bk8: 72a 1289745i bk9: 72a 1289744i bk10: 48a 1289759i bk11: 48a 1289814i bk12: 68a 1289824i bk13: 68a 1289820i bk14: 44a 1289833i bk15: 44a 1289796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917315
Row_Buffer_Locality_read = 0.917315
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103080
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.008755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003188 
total_CMD = 1289933 
util_bw = 4112 
Wasted_Col = 2259 
Wasted_Row = 1552 
Idle = 1282010 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288747 
Read = 1028 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 7234317515158522400 
n_req = 1028 
total_req = 1028 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 1028 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000797 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00319629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288764 n_act=84 n_pre=68 n_ref_event=7234317515158522400 n_req=1017 n_rd=1017 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003154
n_activity=20126 dram_eff=0.2021
bk0: 100a 1288955i bk1: 100a 1288932i bk2: 62a 1289371i bk3: 61a 1289452i bk4: 76a 1289665i bk5: 76a 1289675i bk6: 43a 1289741i bk7: 40a 1289762i bk8: 72a 1289731i bk9: 72a 1289731i bk10: 47a 1289771i bk11: 44a 1289792i bk12: 68a 1289790i bk13: 68a 1289826i bk14: 44a 1289792i bk15: 44a 1289820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919371
Row_Buffer_Locality_read = 0.919371
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097680
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.003929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003154 
total_CMD = 1289933 
util_bw = 4068 
Wasted_Col = 2251 
Wasted_Row = 1409 
Idle = 1282205 

BW Util Bottlenecks: 
RCDc_limit = 1891 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288764 
Read = 1017 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 7234317515158522400 
n_req = 1017 
total_req = 1017 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 1017 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000906 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00285286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288770 n_act=82 n_pre=66 n_ref_event=729641646604431408 n_req=1015 n_rd=1015 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003147
n_activity=20305 dram_eff=0.2
bk0: 98a 1289020i bk1: 97a 1288896i bk2: 63a 1289454i bk3: 61a 1289425i bk4: 76a 1289684i bk5: 76a 1289718i bk6: 40a 1289767i bk7: 40a 1289768i bk8: 76a 1289713i bk9: 76a 1289731i bk10: 44a 1289776i bk11: 44a 1289826i bk12: 68a 1289811i bk13: 68a 1289836i bk14: 44a 1289828i bk15: 44a 1289829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921182
Row_Buffer_Locality_read = 0.921182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086891
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.005911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003147 
total_CMD = 1289933 
util_bw = 4060 
Wasted_Col = 2169 
Wasted_Row = 1426 
Idle = 1282278 

BW Util Bottlenecks: 
RCDc_limit = 1862 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 444 
rwq = 0 
CCDLc_limit_alone = 444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288770 
Read = 1015 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 66 
n_ref = 729641646604431408 
n_req = 1015 
total_req = 1015 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 1015 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0024854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288780 n_act=84 n_pre=68 n_ref_event=729641646604431408 n_req=1001 n_rd=1001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003104
n_activity=20087 dram_eff=0.1993
bk0: 91a 1288967i bk1: 90a 1288940i bk2: 62a 1289318i bk3: 62a 1289401i bk4: 72a 1289690i bk5: 72a 1289714i bk6: 40a 1289730i bk7: 40a 1289761i bk8: 76a 1289723i bk9: 76a 1289734i bk10: 44a 1289822i bk11: 44a 1289806i bk12: 72a 1289820i bk13: 72a 1289800i bk14: 44a 1289824i bk15: 44a 1289820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918082
Row_Buffer_Locality_read = 0.918082
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096112
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.009990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003104 
total_CMD = 1289933 
util_bw = 4004 
Wasted_Col = 2205 
Wasted_Row = 1444 
Idle = 1282280 

BW Util Bottlenecks: 
RCDc_limit = 1902 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288780 
Read = 1001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 729641646604431408 
n_req = 1001 
total_req = 1001 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 1001 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000776 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00259006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288760 n_act=88 n_pre=72 n_ref_event=729641646604431408 n_req=1013 n_rd=1013 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=20486 dram_eff=0.1978
bk0: 94a 1288857i bk1: 93a 1288840i bk2: 62a 1289332i bk3: 60a 1289421i bk4: 72a 1289710i bk5: 72a 1289722i bk6: 40a 1289750i bk7: 40a 1289762i bk8: 76a 1289708i bk9: 76a 1289716i bk10: 44a 1289793i bk11: 44a 1289808i bk12: 72a 1289801i bk13: 72a 1289809i bk14: 48a 1289775i bk15: 48a 1289802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915104
Row_Buffer_Locality_read = 0.915104
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105449
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.006910
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003141 
total_CMD = 1289933 
util_bw = 4052 
Wasted_Col = 2347 
Wasted_Row = 1502 
Idle = 1282032 

BW Util Bottlenecks: 
RCDc_limit = 1992 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288760 
Read = 1013 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 72 
n_ref = 729641646604431408 
n_req = 1013 
total_req = 1013 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 1013 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000909 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00246835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288773 n_act=85 n_pre=69 n_ref_event=729641646604431408 n_req=1006 n_rd=1006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00312
n_activity=20138 dram_eff=0.1998
bk0: 93a 1288936i bk1: 92a 1288947i bk2: 60a 1289355i bk3: 57a 1289453i bk4: 72a 1289698i bk5: 72a 1289718i bk6: 40a 1289768i bk7: 40a 1289769i bk8: 76a 1289704i bk9: 76a 1289702i bk10: 44a 1289810i bk11: 44a 1289792i bk12: 72a 1289759i bk13: 72a 1289775i bk14: 48a 1289817i bk15: 48a 1289828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917495
Row_Buffer_Locality_read = 0.917495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081596
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.003976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003120 
total_CMD = 1289933 
util_bw = 4024 
Wasted_Col = 2302 
Wasted_Row = 1480 
Idle = 1282127 

BW Util Bottlenecks: 
RCDc_limit = 1938 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288773 
Read = 1006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 85 
n_pre = 69 
n_ref = 729641646604431408 
n_req = 1006 
total_req = 1006 

Dual Bus Interface Util: 
issued_total_row = 154 
issued_total_col = 1006 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00269626
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288791 n_act=78 n_pre=62 n_ref_event=3611954110735870305 n_req=1002 n_rd=1002 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003107
n_activity=19148 dram_eff=0.2093
bk0: 92a 1289033i bk1: 91a 1289031i bk2: 57a 1289433i bk3: 58a 1289450i bk4: 76a 1289659i bk5: 76a 1289704i bk6: 40a 1289760i bk7: 40a 1289765i bk8: 72a 1289688i bk9: 72a 1289729i bk10: 44a 1289811i bk11: 44a 1289827i bk12: 72a 1289783i bk13: 72a 1289783i bk14: 48a 1289809i bk15: 48a 1289783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924152
Row_Buffer_Locality_read = 0.924152
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118168
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.010978
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003107 
total_CMD = 1289933 
util_bw = 4008 
Wasted_Col = 2051 
Wasted_Row = 1325 
Idle = 1282549 

BW Util Bottlenecks: 
RCDc_limit = 1703 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288791 
Read = 1002 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 3611954110735870305 
n_req = 1002 
total_req = 1002 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 1002 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000777 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00276914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288783 n_act=81 n_pre=65 n_ref_event=3611954110735870305 n_req=1004 n_rd=1004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003113
n_activity=20367 dram_eff=0.1972
bk0: 93a 1288965i bk1: 93a 1288965i bk2: 57a 1289526i bk3: 57a 1289470i bk4: 76a 1289685i bk5: 76a 1289691i bk6: 40a 1289799i bk7: 40a 1289788i bk8: 76a 1289714i bk9: 76a 1289764i bk10: 44a 1289814i bk11: 44a 1289824i bk12: 68a 1289800i bk13: 68a 1289819i bk14: 48a 1289768i bk15: 48a 1289770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921315
Row_Buffer_Locality_read = 0.921315
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074221
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.003984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003113 
total_CMD = 1289933 
util_bw = 4016 
Wasted_Col = 2173 
Wasted_Row = 1430 
Idle = 1282314 

BW Util Bottlenecks: 
RCDc_limit = 1864 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288783 
Read = 1004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 81 
n_pre = 65 
n_ref = 3611954110735870305 
n_req = 1004 
total_req = 1004 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 1004 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000778 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00210864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288784 n_act=78 n_pre=62 n_ref_event=3611954110735870305 n_req=1009 n_rd=1009 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003129
n_activity=19309 dram_eff=0.209
bk0: 93a 1289043i bk1: 91a 1289032i bk2: 56a 1289490i bk3: 57a 1289487i bk4: 76a 1289669i bk5: 76a 1289663i bk6: 40a 1289788i bk7: 40a 1289773i bk8: 76a 1289699i bk9: 76a 1289689i bk10: 48a 1289801i bk11: 48a 1289806i bk12: 68a 1289799i bk13: 68a 1289801i bk14: 48a 1289808i bk15: 48a 1289784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924678
Row_Buffer_Locality_read = 0.924678
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133861
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.008920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003129 
total_CMD = 1289933 
util_bw = 4036 
Wasted_Col = 1986 
Wasted_Row = 1245 
Idle = 1282666 

BW Util Bottlenecks: 
RCDc_limit = 1708 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 427 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288784 
Read = 1009 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 3611954110735870305 
n_req = 1009 
total_req = 1009 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 1009 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000782 
Either_Row_CoL_Bus_Util = 0.000891 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00268696
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288779 n_act=82 n_pre=66 n_ref_event=3611954110735870305 n_req=1006 n_rd=1006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00312
n_activity=20133 dram_eff=0.1999
bk0: 92a 1289045i bk1: 91a 1289041i bk2: 58a 1289368i bk3: 58a 1289351i bk4: 76a 1289648i bk5: 76a 1289680i bk6: 40a 1289766i bk7: 40a 1289759i bk8: 76a 1289693i bk9: 76a 1289742i bk10: 48a 1289803i bk11: 48a 1289790i bk12: 68a 1289816i bk13: 68a 1289827i bk14: 47a 1289819i bk15: 44a 1289829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920477
Row_Buffer_Locality_read = 0.920477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090555
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.009940
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003120 
total_CMD = 1289933 
util_bw = 4024 
Wasted_Col = 2195 
Wasted_Row = 1422 
Idle = 1282292 

BW Util Bottlenecks: 
RCDc_limit = 1874 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288779 
Read = 1006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 66 
n_ref = 3611954110735870305 
n_req = 1006 
total_req = 1006 

Dual Bus Interface Util: 
issued_total_row = 148 
issued_total_col = 1006 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00268774
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1289933 n_nop=1288781 n_act=81 n_pre=65 n_ref_event=3611954110735870305 n_req=1006 n_rd=1006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00312
n_activity=19823 dram_eff=0.203
bk0: 98a 1288967i bk1: 98a 1288976i bk2: 57a 1289416i bk3: 57a 1289468i bk4: 72a 1289673i bk5: 72a 1289666i bk6: 40a 1289780i bk7: 40a 1289787i bk8: 76a 1289695i bk9: 76a 1289723i bk10: 48a 1289794i bk11: 48a 1289776i bk12: 68a 1289816i bk13: 68a 1289832i bk14: 44a 1289803i bk15: 44a 1289834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921471
Row_Buffer_Locality_read = 0.921471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116972
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.012922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003120 
total_CMD = 1289933 
util_bw = 4024 
Wasted_Col = 2102 
Wasted_Row = 1354 
Idle = 1282453 

BW Util Bottlenecks: 
RCDc_limit = 1823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1289933 
n_nop = 1288781 
Read = 1006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 81 
n_pre = 65 
n_ref = 3611954110735870305 
n_req = 1006 
total_req = 1006 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 1006 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00319241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31831, Miss = 507, Miss_rate = 0.016, Pending_hits = 1274, Reservation_fails = 28269
L2_cache_bank[1]: Access = 31829, Miss = 505, Miss_rate = 0.016, Pending_hits = 1266, Reservation_fails = 28314
L2_cache_bank[2]: Access = 32347, Miss = 514, Miss_rate = 0.016, Pending_hits = 1329, Reservation_fails = 29036
L2_cache_bank[3]: Access = 32345, Miss = 514, Miss_rate = 0.016, Pending_hits = 1329, Reservation_fails = 28572
L2_cache_bank[4]: Access = 32221, Miss = 512, Miss_rate = 0.016, Pending_hits = 1311, Reservation_fails = 29089
L2_cache_bank[5]: Access = 31828, Miss = 505, Miss_rate = 0.016, Pending_hits = 1284, Reservation_fails = 27795
L2_cache_bank[6]: Access = 32216, Miss = 509, Miss_rate = 0.016, Pending_hits = 1281, Reservation_fails = 27325
L2_cache_bank[7]: Access = 32207, Miss = 506, Miss_rate = 0.016, Pending_hits = 1286, Reservation_fails = 27618
L2_cache_bank[8]: Access = 32209, Miss = 501, Miss_rate = 0.016, Pending_hits = 1283, Reservation_fails = 27864
L2_cache_bank[9]: Access = 32204, Miss = 500, Miss_rate = 0.016, Pending_hits = 1269, Reservation_fails = 27978
L2_cache_bank[10]: Access = 32565, Miss = 508, Miss_rate = 0.016, Pending_hits = 1260, Reservation_fails = 27835
L2_cache_bank[11]: Access = 32462, Miss = 505, Miss_rate = 0.016, Pending_hits = 1286, Reservation_fails = 27491
L2_cache_bank[12]: Access = 32403, Miss = 505, Miss_rate = 0.016, Pending_hits = 1270, Reservation_fails = 28399
L2_cache_bank[13]: Access = 32208, Miss = 501, Miss_rate = 0.016, Pending_hits = 1225, Reservation_fails = 27193
L2_cache_bank[14]: Access = 31551, Miss = 501, Miss_rate = 0.016, Pending_hits = 1242, Reservation_fails = 26094
L2_cache_bank[15]: Access = 31458, Miss = 501, Miss_rate = 0.016, Pending_hits = 1273, Reservation_fails = 27329
L2_cache_bank[16]: Access = 31457, Miss = 502, Miss_rate = 0.016, Pending_hits = 1273, Reservation_fails = 29193
L2_cache_bank[17]: Access = 31457, Miss = 502, Miss_rate = 0.016, Pending_hits = 1245, Reservation_fails = 29092
L2_cache_bank[18]: Access = 31842, Miss = 506, Miss_rate = 0.016, Pending_hits = 1272, Reservation_fails = 28986
L2_cache_bank[19]: Access = 31708, Miss = 504, Miss_rate = 0.016, Pending_hits = 1259, Reservation_fails = 27219
L2_cache_bank[20]: Access = 31652, Miss = 505, Miss_rate = 0.016, Pending_hits = 1270, Reservation_fails = 28625
L2_cache_bank[21]: Access = 31454, Miss = 501, Miss_rate = 0.016, Pending_hits = 1280, Reservation_fails = 27772
L2_cache_bank[22]: Access = 31462, Miss = 503, Miss_rate = 0.016, Pending_hits = 1271, Reservation_fails = 28125
L2_cache_bank[23]: Access = 31456, Miss = 503, Miss_rate = 0.016, Pending_hits = 1265, Reservation_fails = 27638
L2_total_cache_accesses = 766372
L2_total_cache_misses = 12120
L2_total_cache_miss_rate = 0.0158
L2_total_cache_pending_hits = 30603
L2_total_cache_reservation_fails = 672851
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 723522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 672851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30603
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 766244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 672851
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=766372
icnt_total_pkts_simt_to_mem=766372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 766372
Req_Network_cycles = 503003
Req_Network_injected_packets_per_cycle =       1.5236 
Req_Network_conflicts_per_cycle =       1.6215
Req_Network_conflicts_per_cycle_util =       2.7105
Req_Bank_Level_Parallism =       2.5469
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2542

Reply_Network_injected_packets_num = 766372
Reply_Network_cycles = 503003
Reply_Network_injected_packets_per_cycle =        1.5236
Reply_Network_conflicts_per_cycle =        0.1102
Reply_Network_conflicts_per_cycle_util =       0.1793
Reply_Bank_Level_Parallism =       2.4783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0655
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0508
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 10 sec (2470 sec)
gpgpu_simulation_rate = 18277 (inst/sec)
gpgpu_simulation_rate = 203 (cycle/sec)
gpgpu_silicon_slowdown = 6724137x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
The result for i=0 is 0.943991 and i=1 is 0.908974
GPGPU-Sim: *** exit detected ***
