CORE
../../verilog/SVA/sva_not1.sv
--buechi
^\[main\.p0] always not 0: PROVED up to bound \d+$
^\[main\.p1] always not 1: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
