{
    "CMSSW_7_3_CLANG_X_2014-10-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-21-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_3_CLANG_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-22-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_DEBUG_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1000": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-22-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-22-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-21-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-22-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-10-19-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_ICC_X_2014-10-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-16-0200": "slc6_amd64_gcc481"
}