module wideexpr_00612(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s6;
  assign y1 = $signed(((ctrl[1]?u5:(ctrl[4]?$signed((u2)^~(1'b0)):{3{(4'sb0010)^~(s7)}})))<((3'b000)&(((2'sb10)<((3'sb010)+(s7)))|((ctrl[6]?{2{u3}}:5'sb00101)))));
  assign y2 = ((s1)+(+(s3)))>>>(((4'sb0101)>>((ctrl[0]?(2'sb01)<<(s4):(4'sb1001)>>>(s4))))<<({3{((6'sb111001)-(s2))==((s4)|(2'sb10))}}));
  assign y3 = (s1)>>>({s5,4'sb0111});
  assign y4 = ((((ctrl[1]?(s4)>>>(s6):(ctrl[6]?s2:s1)))&(s2))>>(((ctrl[2]?(3'b000)-(2'sb00):(u5)^~(3'b000)))&(((s0)<<(1'b0))+((ctrl[4]?s5:5'sb00010)))))>>>((5'sb00011)>>>(s3));
  assign y5 = +(((s1)+(6'sb110111))&(1'sb1));
  assign y6 = (ctrl[6]?4'sb0100:((((s3)<<<((+(((6'sb111000)&(5'sb11000))+((s0)>>>(4'sb0101))))<<<(((ctrl[1]?u6:^(s3)))>>>(5'sb00000))))+(s5))<<<(($unsigned((((2'sb01)<<({4'sb0110}))==(-($signed(6'sb100000))))-((ctrl[4]?~^((ctrl[3]?1'b0:u3)):&((u0)<<<(3'b010))))))<<(5'sb11011)))<<<(-(s7)));
  assign y7 = $signed(1'sb1);
endmodule
