0.7
2020.2
May 22 2024
19:03:11
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim/glbl.v,1697210496,verilog,,,,glbl,,uvm,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_base_unit.sv,1744364169,systemVerilog,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_interface.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_test_basic_addr_0.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/top.sv,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_interface.sv,,$unit_svbt_base_unit_sv_2198470981,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_bfm.sv,1711811880,verilog,,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_generator.sv,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_generator.sv,1712244696,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_monitor.sv,1712234688,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_bfm.sv,1711811664,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_generator.sv,1711812798,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_monitor.sv,1712234112,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_environment.sv,1712234774,verilog,,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_generator.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_bfm.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_reset_bfm.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_generator.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_bfm.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_monitor.sv;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_monitor.sv,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_interface.sv,1709819082,systemVerilog,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_packet.sv,,input_intf;output_intf;reset_intf,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_packet.sv,1711811448,systemVerilog,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_test_basic_addr_0.sv,,,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_reset_bfm.sv,1711812384,verilog,,,,,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_test_basic_addr_0.sv,1744364240,systemVerilog,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/top.sv,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_environment.sv,test,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/top.sv,1711812254,systemVerilog,,,,top,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/demux.v,1619413950,verilog,,,,demux,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/fifo.v,1619413950,verilog,,,,fifo,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/memory.v,1619413950,verilog,,,,memory,,,,,,,,
D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/work_v3/hdl/router.v,1709214716,verilog,,,D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/demux.v;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/fifo.v;D:/CVLSI/lab5/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl/memory.v,router,,uvm,../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3;../../../../snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/hdl,,,,,
