{
	"route__net": 461,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 42,
	"route__wirelength__iter:1": 11414,
	"route__drc_errors__iter:2": 5,
	"route__wirelength__iter:2": 11312,
	"route__drc_errors__iter:3": 3,
	"route__wirelength__iter:3": 11322,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 11320,
	"route__drc_errors": 0,
	"route__wirelength": 11320,
	"route__vias": 2667,
	"route__vias__singlecut": 2667,
	"route__vias__multicut": 0,
	"design__io": 15,
	"design__die__area": 28000,
	"design__core__area": 24992.4,
	"design__instance__count": 675,
	"design__instance__area": 13772.7,
	"design__instance__count__stdcell": 675,
	"design__instance__area__stdcell": 13772.7,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.551076,
	"design__instance__utilization__stdcell": 0.551076,
	"design__instance__count__class:endcap_cell": 66,
	"design__instance__count__class:tap_cell": 159,
	"design__instance__count__class:tie_cell": 3,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 34,
	"design__instance__count__class:inverter": 39,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 89,
	"design__instance__count__class:multi_input_combinational_cell": 281,
	"flow__warnings__count": 8,
	"flow__errors__count": 0
}