{"vcs1":{"timestamp_begin":1681592314.248719546, "rt":0.50, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1681592314.780502944, "rt":0.82, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681592315.622743508, "rt":0.46, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592313.955658044}
{"VCS_COMP_START_TIME": 1681592313.955658044}
{"VCS_COMP_END_TIME": 1681592317.034295836}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222496}}
