Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
