TimeQuest Timing Analyzer report for top
Mon Aug 21 19:16:01 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 18. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'clk'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Setup Transfers
 28. Hold Transfers
 29. Recovery Transfers
 30. Removal Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths Summary
 34. Clock Status Summary
 35. Unconstrained Input Ports
 36. Unconstrained Output Ports
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 62.26 MHz  ; 62.26 MHz       ; clk                                       ;      ;
; 90.94 MHz  ; 90.94 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 147.1 MHz  ; 147.1 MHz       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 444.44 MHz ; 444.44 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -15.061 ; -1116.520     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.798  ; -120.607      ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.998  ; -88.539       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.250  ; -1.250        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.417 ; -2.417        ;
; speed_select:speed_select|buad_clk_rx_reg ; -2.190 ; -17.520       ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.668  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.696  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -4.861 ; -4.861        ;
; clk                                       ; -3.776 ; -299.303      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.610 ; -51.602       ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.440  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.494 ; -1.494        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.916  ; 0.000         ;
; clk                                       ; 2.971  ; 0.000         ;
; rs232_rx                                  ; 5.307  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                      ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+
; -15.061 ; Rx_cmd[7]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.728     ;
; -14.995 ; Rx_cmd[7]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.662     ;
; -14.988 ; Rx_cmd[7]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.655     ;
; -14.974 ; Rx_cmd[7]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.641     ;
; -14.827 ; Rx_cmd[13] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.494     ;
; -14.761 ; Rx_cmd[13] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.428     ;
; -14.754 ; Rx_cmd[13] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.421     ;
; -14.747 ; Rx_cmd[7]  ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.414     ;
; -14.740 ; Rx_cmd[13] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.407     ;
; -14.697 ; Rx_cmd[7]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.364     ;
; -14.672 ; Rx_cmd[7]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 15.339     ;
; -14.636 ; Rx_cmd[7]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.303     ;
; -14.513 ; Rx_cmd[13] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.180     ;
; -14.487 ; Rx_cmd[15] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.154     ;
; -14.484 ; Rx_cmd[7]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.151     ;
; -14.472 ; Rx_cmd[5]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.139     ;
; -14.463 ; Rx_cmd[13] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.130     ;
; -14.438 ; Rx_cmd[13] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 15.105     ;
; -14.421 ; Rx_cmd[15] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.088     ;
; -14.414 ; Rx_cmd[15] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.081     ;
; -14.406 ; Rx_cmd[5]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.073     ;
; -14.402 ; Rx_cmd[13] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.069     ;
; -14.400 ; Rx_cmd[15] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.067     ;
; -14.399 ; Rx_cmd[5]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.066     ;
; -14.385 ; Rx_cmd[5]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 15.052     ;
; -14.332 ; Rx_cmd[3]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.999     ;
; -14.324 ; Rx_cmd[18] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.991     ;
; -14.266 ; Rx_cmd[3]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.933     ;
; -14.259 ; Rx_cmd[3]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.926     ;
; -14.250 ; Rx_cmd[13] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.917     ;
; -14.245 ; Rx_cmd[3]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.912     ;
; -14.237 ; Rx_cmd[18] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.904     ;
; -14.235 ; Rx_cmd[7]  ; led~reg0             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.902     ;
; -14.230 ; Rx_cmd[7]  ; linkDSS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.897     ;
; -14.173 ; Rx_cmd[15] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.840     ;
; -14.158 ; Rx_cmd[5]  ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.825     ;
; -14.123 ; Rx_cmd[15] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.790     ;
; -14.108 ; Rx_cmd[5]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.775     ;
; -14.098 ; Rx_cmd[15] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.765     ;
; -14.083 ; Rx_cmd[5]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.750     ;
; -14.062 ; Rx_cmd[15] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.729     ;
; -14.055 ; Rx_cmd[19] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.722     ;
; -14.047 ; Rx_cmd[5]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.714     ;
; -14.031 ; Rx_cmd[7]  ; linkFPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.698     ;
; -14.018 ; Rx_cmd[3]  ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.685     ;
; -14.010 ; Rx_cmd[18] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.677     ;
; -14.001 ; Rx_cmd[13] ; led~reg0             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.668     ;
; -13.996 ; Rx_cmd[13] ; linkDSS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.663     ;
; -13.989 ; Rx_cmd[19] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.656     ;
; -13.982 ; Rx_cmd[19] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.649     ;
; -13.974 ; Rx_cmd[11] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.641     ;
; -13.968 ; Rx_cmd[19] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.635     ;
; -13.968 ; Rx_cmd[3]  ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.635     ;
; -13.960 ; Rx_cmd[18] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.627     ;
; -13.960 ; Rx_cmd[6]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.627     ;
; -13.943 ; Rx_cmd[3]  ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.610     ;
; -13.910 ; Rx_cmd[15] ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.577     ;
; -13.907 ; Rx_cmd[3]  ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.574     ;
; -13.906 ; Rx_cmd[21] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.573     ;
; -13.899 ; Rx_cmd[18] ; linkTIC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.566     ;
; -13.895 ; Rx_cmd[5]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.562     ;
; -13.894 ; Rx_cmd[6]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.561     ;
; -13.887 ; Rx_cmd[6]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.554     ;
; -13.887 ; Rx_cmd[11] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.554     ;
; -13.874 ; Rx_cmd[8]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.541     ;
; -13.873 ; Rx_cmd[6]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.540     ;
; -13.870 ; Rx_cmd[7]  ; spi_slave_rst_b2b    ; clk          ; clk         ; 1.000        ; 0.000      ; 14.537     ;
; -13.867 ; Rx_cmd[8]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.534     ;
; -13.859 ; Rx_cmd[2]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.526     ;
; -13.855 ; Rx_cmd[7]  ; linkTCP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.522     ;
; -13.844 ; Rx_cmd[1]  ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.511     ;
; -13.840 ; Rx_cmd[21] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.507     ;
; -13.837 ; Rx_cmd[11] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.504     ;
; -13.833 ; Rx_cmd[21] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.500     ;
; -13.830 ; Rx_cmd[11] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.497     ;
; -13.824 ; Rx_cmd[7]  ; linkFCP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.491     ;
; -13.819 ; Rx_cmd[21] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.486     ;
; -13.814 ; Rx_cmd[16] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.481     ;
; -13.806 ; Rx_cmd[7]  ; linkTPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.473     ;
; -13.797 ; Rx_cmd[13] ; linkFPT              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.464     ;
; -13.772 ; Rx_cmd[2]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.439     ;
; -13.757 ; Rx_cmd[1]  ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.424     ;
; -13.755 ; Rx_cmd[3]  ; linkSPS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.422     ;
; -13.748 ; Rx_cmd[16] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.415     ;
; -13.741 ; Rx_cmd[19] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.408     ;
; -13.741 ; Rx_cmd[16] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.408     ;
; -13.735 ; Rx_cmd[23] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.402     ;
; -13.727 ; Rx_cmd[16] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.394     ;
; -13.718 ; Rx_cmd[1]  ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.385     ;
; -13.711 ; Rx_cmd[1]  ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.378     ;
; -13.691 ; Rx_cmd[19] ; spi_rst              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.358     ;
; -13.669 ; Rx_cmd[23] ; linkGLO              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.336     ;
; -13.666 ; Rx_cmd[19] ; spi_slave_0_base_rst ; clk          ; clk         ; 1.000        ; 0.000      ; 14.333     ;
; -13.666 ; Rx_cmd[10] ; linkTSP              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.333     ;
; -13.662 ; Rx_cmd[23] ; linkTDC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.329     ;
; -13.661 ; Rx_cmd[15] ; led~reg0             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.328     ;
; -13.660 ; Rx_cmd[11] ; linkFOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.327     ;
; -13.656 ; Rx_cmd[15] ; linkDSS              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.323     ;
; -13.648 ; Rx_cmd[23] ; linkTOC              ; clk          ; clk         ; 1.000        ; 0.000      ; 14.315     ;
; -13.646 ; Rx_cmd[5]  ; led~reg0             ; clk          ; clk         ; 1.000        ; 0.000      ; 14.313     ;
+---------+------------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.798 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.465      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.288      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.614 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.281      ;
; -5.515 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.182      ;
; -5.515 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.182      ;
; -5.515 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.182      ;
; -5.515 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.182      ;
; -5.515 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.182      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.482 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.149      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.464 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.131      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.445 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.112      ;
; -5.346 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.013      ;
; -5.346 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.013      ;
; -5.346 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.013      ;
; -5.346 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.013      ;
; -5.346 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.013      ;
; -5.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.010      ;
; -5.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.010      ;
; -5.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.010      ;
; -5.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.010      ;
; -5.343 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.010      ;
; -5.166 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.833      ;
; -5.166 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.833      ;
; -5.166 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.833      ;
; -5.166 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.833      ;
; -5.166 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.833      ;
; -5.108 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.775      ;
; -5.080 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.747      ;
; -5.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.694      ;
; -5.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.694      ;
; -5.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.694      ;
; -5.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.694      ;
; -5.027 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.694      ;
; -5.013 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.680      ;
; -5.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.676      ;
; -5.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.676      ;
; -5.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.676      ;
; -5.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.676      ;
; -5.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.676      ;
; -4.903 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.570      ;
; -4.877 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.544      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.845 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.512      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.432      ;
; -4.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.431      ;
; -4.762 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 5.429      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.998 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.165      ;
; -4.989 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.156      ;
; -4.989 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.156      ;
; -4.830 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.997      ;
; -4.799 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.966      ;
; -4.795 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.962      ;
; -4.793 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.960      ;
; -4.793 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.960      ;
; -4.782 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.949      ;
; -4.776 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.943      ;
; -4.776 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.943      ;
; -4.717 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.884      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.675 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.842      ;
; -4.643 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.810      ;
; -4.642 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.809      ;
; -4.619 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.786      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.611 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.778      ;
; -4.607 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.774      ;
; -4.607 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.774      ;
; -4.598 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.765      ;
; -4.577 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.744      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.567 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.734      ;
; -4.389 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.556      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.371 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.538      ;
; -4.319 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.486      ;
; -4.184 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.351      ;
; -4.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.262      ;
; -4.064 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.231      ;
; -3.975 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.142      ;
; -3.741 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.908      ;
; -3.681 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.848      ;
; -3.326 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.493      ;
; -3.212 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.379      ;
; -3.105 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.272      ;
; -3.003 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.170      ;
; -2.999 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.666      ;
; -2.753 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.420      ;
; -2.638 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.805      ;
; -2.535 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.202      ;
; -2.458 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.125      ;
; -2.428 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.595      ;
; -2.386 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.053      ;
; -2.328 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.995      ;
; -2.302 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.469      ;
; -2.297 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.964      ;
; -2.191 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.858      ;
; -2.047 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.714      ;
; -1.931 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.598      ;
; -1.882 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.549      ;
; -1.875 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.542      ;
; -1.874 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.541      ;
; -1.873 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.540      ;
; -1.873 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.540      ;
; -1.840 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.507      ;
; -1.837 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.504      ;
; -1.824 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 1.991      ;
; -1.799 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.466      ;
; -1.796 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.463      ;
; -1.795 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.462      ;
; -1.775 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.442      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.661 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.328      ;
; -1.615 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.282      ;
; -1.615 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.282      ;
; -1.522 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.189      ;
; -1.520 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.187      ;
; -1.515 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.182      ;
; -1.340 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.007      ;
; -1.334 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.001      ;
; -1.333 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.000      ;
; -1.333 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.000      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.250 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.917      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.417 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 1.861      ;
; -1.917 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 1.861      ;
; 0.707  ; flag_reg                                                     ; Current.WAIT                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.490      ; 1.918      ;
; 0.784  ; flag_reg                                                     ; Flag_temp                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.490      ; 1.995      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.215  ; flag_reg                                                     ; Current.SAVE                                                 ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.490      ; 2.426      ;
; 1.386  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.607      ;
; 1.388  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.609      ;
; 1.403  ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.624      ;
; 1.412  ; Buff_temp[23]                                                ; Rx_cmd[23]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.633      ;
; 1.412  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.633      ;
; 1.439  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.660      ;
; 1.450  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.671      ;
; 1.650  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.871      ;
; 1.653  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.874      ;
; 1.656  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.877      ;
; 1.659  ; linkRLO                                                      ; linkRLO                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.660  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.663  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.884      ;
; 1.664  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.885      ;
; 1.665  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.674  ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.686  ; Buff_temp[1]                                                 ; Buff_temp[1]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.687  ; Buff_temp[1]                                                 ; Buff_temp[9]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.908      ;
; 1.695  ; Buff_temp[7]                                                 ; Buff_temp[7]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.916      ;
; 1.696  ; Buff_temp[7]                                                 ; Rx_cmd[7]                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.701  ; Buff_temp[7]                                                 ; Buff_temp[15]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.922      ;
; 1.738  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.959      ;
; 1.746  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.967      ;
; 1.797  ; Buff_temp[22]                                                ; Rx_cmd[22]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 1.817  ; Buff_temp[15]                                                ; Rx_cmd[15]                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.038      ;
; 1.823  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.044      ;
; 1.884  ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.105      ;
; 1.907  ; linkTOC                                                      ; linkTOC                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.916  ; linkFPT                                                      ; linkFPT                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.919  ; linkTSP                                                      ; linkTSP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.922  ; flag_reg                                                     ; Current.S1                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 1.490      ; 3.133      ;
; 1.927  ; Buff_temp[23]                                                ; Buff_temp[23]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.927  ; Buff_temp[11]                                                ; Buff_temp[11]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.927  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.930  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.936  ; linkFCP                                                      ; linkFCP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.937  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.944  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.945  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.948  ; Buff_temp[4]                                                 ; Buff_temp[4]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.953  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 1.954  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.175      ;
; 1.956  ; Current.SAVE                                                 ; Current.SAVE                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 1.957  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.178      ;
; 1.960  ; Current.IDLE                                                 ; Current.IDLE                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.181      ;
; 1.966  ; Buff_temp[4]                                                 ; Buff_temp[12]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.187      ;
; 2.056  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.277      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                         ; speed_select:speed_select|cnt_rx[12]                         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.066  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.287      ;
; 2.071  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.292      ;
; 2.079  ; linkFIC                                                      ; linkFIC                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.300      ;
; 2.098  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.319      ;
; 2.107  ; Buff_temp[22]                                                ; Buff_temp[22]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; linkSPS                                                      ; linkSPS                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.115  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.393      ;
; 2.116  ; linkEMB                                                      ; linkEMB                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; linkFDC                                                      ; linkFDC                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; Buff_temp[6]                                                 ; Buff_temp[6]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.129  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.130  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.351      ;
; 2.131  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.352      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[8]                                                 ; Buff_temp[8]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                          ; speed_select:speed_select|cnt_rx[8]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                          ; speed_select:speed_select|cnt_rx[5]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[3]                          ; speed_select:speed_select|cnt_rx[3]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; Buff_temp[8]                                                 ; Buff_temp[16]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.151  ; speed_select:speed_select|cnt_rx[7]                          ; speed_select:speed_select|cnt_rx[7]                          ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.161  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.382      ;
; 2.171  ; Current.IDLE                                                 ; Current.S1                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.392      ;
; 2.178  ; Current.IDLE                                                 ; Current.SAVE                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.399      ;
; 2.178  ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.399      ;
; 2.181  ; Current.IDLE                                                 ; Current.WAIT                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.187  ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.408      ;
; 2.194  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.415      ;
; 2.201  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.422      ;
; 2.212  ; linkTCP                                                      ; linkTCP                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; linkTPT                                                      ; linkTPT                                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; Buff_temp[18]                                                ; Buff_temp[18]                                                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -2.190 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 3.956      ;
; 0.183  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 5.953      ;
; 0.597  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.367      ;
; 0.683  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 5.953      ;
; 0.740  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.510      ;
; 0.744  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.514      ;
; 0.758  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.528      ;
; 0.795  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.565      ;
; 0.837  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.607      ;
; 0.844  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 6.614      ;
; 1.097  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.367      ;
; 1.240  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.510      ;
; 1.244  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.514      ;
; 1.258  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.528      ;
; 1.295  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.565      ;
; 1.337  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.607      ;
; 1.344  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 6.614      ;
; 1.779  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.000      ;
; 1.779  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.000      ;
; 1.780  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.001      ;
; 1.786  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.007      ;
; 1.961  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.182      ;
; 1.966  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.187      ;
; 1.968  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.189      ;
; 2.061  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.282      ;
; 2.061  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.282      ;
; 2.107  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.328      ;
; 2.212  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.442      ;
; 2.241  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.462      ;
; 2.242  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.463      ;
; 2.245  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.466      ;
; 2.270  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 1.991      ;
; 2.283  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.504      ;
; 2.286  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.507      ;
; 2.319  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.540      ;
; 2.319  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.540      ;
; 2.320  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.541      ;
; 2.321  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.542      ;
; 2.328  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.549      ;
; 2.377  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.598      ;
; 2.493  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.714      ;
; 2.637  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.858      ;
; 2.743  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.964      ;
; 2.748  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.469      ;
; 2.774  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.995      ;
; 2.790  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.511      ;
; 2.832  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.053      ;
; 2.874  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.595      ;
; 2.904  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.125      ;
; 2.981  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.202      ;
; 3.084  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.805      ;
; 3.113  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.834      ;
; 3.199  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.420      ;
; 3.337  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.058      ;
; 3.445  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.666      ;
; 3.449  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.170      ;
; 3.488  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.209      ;
; 3.562  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.283      ;
; 3.658  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.379      ;
; 3.772  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.493      ;
; 3.806  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.527      ;
; 3.824  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.545      ;
; 3.833  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.554      ;
; 3.835  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.556      ;
; 3.837  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.558      ;
; 4.069  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.790      ;
; 4.130  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.851      ;
; 4.132  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.853      ;
; 4.187  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.908      ;
; 4.357  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.078      ;
; 4.510  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.231      ;
; 4.630  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.351      ;
; 4.680  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.401      ;
; 4.701  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.422      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.817  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.538      ;
; 4.887  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.608      ;
; 4.979  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.700      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.668 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.889      ;
; 1.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.905      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.160 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.381      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.238 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.459      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.321 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.616      ;
; 2.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.750      ;
; 2.648 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.869      ;
; 2.798 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.093      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.181 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.402      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.217 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.438      ;
; 3.235 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.456      ;
; 3.261 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.556      ;
; 3.277 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.498      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.361 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.582      ;
; 3.372 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.667      ;
; 3.374 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.595      ;
; 3.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.613      ;
; 3.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.622      ;
; 3.472 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.693      ;
; 3.483 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.778      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.504 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.725      ;
; 3.512 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.733      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.551 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.772      ;
; 3.583 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.804      ;
; 3.588 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.809      ;
; 3.590 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.885      ;
; 3.594 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.889      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.621 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.861      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.870      ;
; 3.699 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.920      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.750 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.971      ;
; 3.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.985      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
; 3.804 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 5.099      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.696 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.917      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.861 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.527     ; 4.001      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                    ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.776 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.776 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.776 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.776 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.776 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.443      ;
; -3.699 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.366      ;
; -3.695 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.362      ;
; -3.672 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.339      ;
; -3.672 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.339      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.645 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.312      ;
; -3.630 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.630 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.630 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.603 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.270      ;
; -3.603 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.270      ;
; -3.583 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.250      ;
; -3.583 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.250      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.568 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.235      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -3.026 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.693      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.980 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.647      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.947 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.614      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.919 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.586      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.544 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.211      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.529 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.196      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
; -2.525 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
+--------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.610 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.351      ;
; -2.610 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.351      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.596 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.337      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -2.554 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 4.295      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
; -1.470 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.074      ; 3.211      ;
+--------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.440 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.549      ; 4.652      ;
; 1.940 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.549      ; 4.652      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.494 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.549      ; 4.652      ;
; -0.994 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.549      ; 4.652      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                 ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 1.916 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 3.211      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.000 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.295      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.042 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.337      ;
; 3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.351      ;
; 3.056 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir     ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.074      ; 4.351      ;
+-------+-------------------------------------+-------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                    ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_data_sent[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 2.990 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.211      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5]   ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[1]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[0]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|bitcnt[2]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|byte_received     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sckr[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|sselr[0]          ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.393 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.614      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.426 ; spi_slave_0_base_rst ; spi_slave_0_base:spi_slave_0_base_instance|cnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.647      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 3.472 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.693      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.014 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.235      ;
; 4.029 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.250      ;
; 4.029 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.250      ;
; 4.049 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.270      ;
; 4.049 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.270      ;
; 4.076 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.076 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.076 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_received           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.091 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.312      ;
; 4.118 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.339      ;
; 4.118 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1]   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.339      ;
; 4.141 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.362      ;
; 4.145 ; spi_rst              ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.366      ;
; 4.222 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
; 4.222 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
; 4.222 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
; 4.222 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]                 ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
; 4.222 ; spi_slave_rst_b2b    ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.443      ;
+-------+----------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.307 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.527     ; 4.001      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10537    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 10537    ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 37       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 315      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 97       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 23       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                       ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; Target                                    ; Clock                                     ; Type ; Status      ;
+-------------------------------------------+-------------------------------------------+------+-------------+
; clk                                       ; clk                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; Constrained ;
; rs232_rx                                  ; rs232_rx                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; Base ; Constrained ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; Constrained ;
+-------------------------------------------+-------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[82]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[84]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[86]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusB[89]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Aug 21 19:15:59 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -15.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.061           -1116.520 clk 
    Info (332119):    -5.798            -120.607 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -4.998             -88.539 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.250              -1.250 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417              -2.417 clk 
    Info (332119):    -2.190             -17.520 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.668               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.696               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.861
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.861              -4.861 rs232_rx 
    Info (332119):    -3.776            -299.303 clk 
    Info (332119):    -2.610             -51.602 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.440               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.494              -1.494 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.916               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.971               0.000 clk 
    Info (332119):     5.307               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Mon Aug 21 19:16:01 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


