/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  reg [22:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [255:0] clkin_data;
  wire [255:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_21z[0] ? celloutsig_0_1z : celloutsig_0_20z;
  assign celloutsig_0_37z = celloutsig_0_32z ? celloutsig_0_18z[11] : celloutsig_0_34z;
  assign celloutsig_0_5z = in_data[52] ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_77z = celloutsig_0_24z[0] ? celloutsig_0_5z : celloutsig_0_17z;
  assign celloutsig_1_6z = celloutsig_1_0z[12] ? celloutsig_1_3z : celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_7z[4] : celloutsig_0_4z;
  assign celloutsig_0_19z = _00_ ? celloutsig_0_18z[4] : celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_7z[5] ? celloutsig_0_18z[9] : celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : in_data[76];
  assign celloutsig_1_1z = ~in_data[123];
  assign celloutsig_0_9z = ~celloutsig_0_5z;
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_12z) & celloutsig_1_1z);
  assign celloutsig_0_17z = ~((_01_ | celloutsig_0_4z) & celloutsig_0_6z);
  assign celloutsig_0_26z = ~((celloutsig_0_20z | celloutsig_0_25z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[32] | ~(in_data[36]);
  assign celloutsig_0_3z = in_data[62] | celloutsig_0_0z;
  assign celloutsig_1_11z = celloutsig_1_0z[3] | celloutsig_1_9z;
  assign celloutsig_0_36z = celloutsig_0_30z ^ celloutsig_0_8z;
  assign celloutsig_0_53z = celloutsig_0_11z ^ celloutsig_0_48z;
  assign celloutsig_1_7z = celloutsig_1_4z ^ celloutsig_1_2z[2];
  assign celloutsig_0_1z = in_data[28] ^ in_data[7];
  assign celloutsig_0_28z = celloutsig_0_10z ^ celloutsig_0_7z[3];
  assign celloutsig_0_30z = celloutsig_0_26z ^ celloutsig_0_12z;
  reg [7:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 8'h00;
    else _27_ <= in_data[16:9];
  assign { _02_[7:4], _01_, _00_, _02_[1:0] } = _27_;
  assign celloutsig_0_34z = { celloutsig_0_13z[12:2], celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_31z } == { celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } == in_data[66:64];
  assign celloutsig_1_3z = { celloutsig_1_0z[9:2], celloutsig_1_1z } == celloutsig_1_0z[12:4];
  assign celloutsig_1_12z = celloutsig_1_8z[2:0] == { celloutsig_1_8z[11:10], celloutsig_1_7z };
  assign celloutsig_0_43z = { celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_41z } <= { celloutsig_0_24z[8:3], celloutsig_0_27z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[120:118], celloutsig_1_3z } && { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[163:161], celloutsig_1_5z, celloutsig_1_4z } && { in_data[129:128], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_7z[6:0], celloutsig_0_5z };
  assign celloutsig_0_29z = in_data[9:7] && { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_39z = ! { celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_34z };
  assign celloutsig_1_5z = ! celloutsig_1_0z[10:4];
  assign celloutsig_1_9z = ! celloutsig_1_0z[5:3];
  assign celloutsig_0_41z = celloutsig_0_36z & ~(celloutsig_0_25z);
  assign celloutsig_0_78z = celloutsig_0_2z & ~(celloutsig_0_60z[18]);
  assign celloutsig_1_0z = in_data[115:101] % { 1'h1, in_data[164:151] };
  assign celloutsig_1_2z = in_data[175:171] % { 1'h1, celloutsig_1_0z[11:8] };
  assign celloutsig_0_14z = { in_data[12:6], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, in_data[70:69], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_12z, in_data[0] };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z } % { 1'h1, celloutsig_0_13z[4], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_27z = { _02_[6:4], _01_ } % { 1'h1, celloutsig_0_16z[1:0], celloutsig_0_20z };
  assign celloutsig_0_55z = - { celloutsig_0_45z, celloutsig_0_53z, celloutsig_0_40z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_7z = - { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_19z = - { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_13z = - { in_data[86:83], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_21z = - { celloutsig_0_16z[3:2], celloutsig_0_11z };
  assign celloutsig_0_24z = - { celloutsig_0_13z[1], celloutsig_0_7z };
  assign celloutsig_0_40z = & { celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_14z[11:9], celloutsig_0_6z };
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_15z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_23z = | { celloutsig_0_6z, celloutsig_0_4z, in_data[25:20] };
  assign celloutsig_0_25z = | { celloutsig_0_18z[8:3], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_32z } >> celloutsig_0_27z;
  always_latch
    if (clkin_data[32]) celloutsig_0_60z = 23'h000000;
    else if (!clkin_data[192]) celloutsig_0_60z = { celloutsig_0_7z[1], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_55z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_41z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_8z = 14'h0000;
    else if (clkin_data[224]) celloutsig_1_8z = { celloutsig_1_0z[12:0], celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 12'h000;
    else if (!clkin_data[160]) celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_45z = ~((celloutsig_0_21z[0] & celloutsig_0_24z[1]) | (celloutsig_0_43z & celloutsig_0_18z[3]));
  assign celloutsig_0_48z = ~((celloutsig_0_8z & celloutsig_0_30z) | (celloutsig_0_26z & celloutsig_0_39z));
  assign celloutsig_0_22z = ~((celloutsig_0_8z & celloutsig_0_17z) | (celloutsig_0_0z & celloutsig_0_18z[2]));
  assign celloutsig_0_31z = ~((celloutsig_0_1z & celloutsig_0_25z) | (celloutsig_0_28z & celloutsig_0_21z[2]));
  assign _02_[3:2] = { _01_, _00_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
