

================================================================
== Vivado HLS Report for 'compensator'
================================================================
* Date:           Wed Mar 17 00:22:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        BME280_CompAccellerator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.882 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 102
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.74>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%hum_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %hum_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 103 'read' 'hum_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%pres_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pres_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 104 'read' 'pres_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%temp_raw_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %temp_raw) nounwind" [hls_src/BME280_Compensation.c:4]   --->   Operation 105 'read' 'temp_raw_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %temp_raw_read, i32 3, i32 31)" [hls_src/BME280_Compensation.c:23]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i29 %trunc_ln to i32" [hls_src/BME280_Compensation.c:23]   --->   Operation 107 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (7.74ns)   --->   "%mul_ln23 = mul i32 26542, %sext_ln23" [hls_src/BME280_Compensation.c:23]   --->   Operation 108 'mul' 'mul_ln23' <Predicate = true> <Delay = 7.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %temp_raw_read, i32 4, i32 31)" [hls_src/BME280_Compensation.c:24]   --->   Operation 109 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i28 %trunc_ln1 to i29" [hls_src/BME280_Compensation.c:24]   --->   Operation 110 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.56ns)   --->   "%add_ln24 = add i29 -28237, %sext_ln24" [hls_src/BME280_Compensation.c:24]   --->   Operation 111 'add' 'add_ln24' <Predicate = true> <Delay = 2.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.74>
ST_2 : Operation 112 [1/1] (2.70ns)   --->   "%add_ln23 = add i32 -1498932908, %mul_ln23" [hls_src/BME280_Compensation.c:23]   --->   Operation 112 'add' 'add_ln23' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %add_ln23, i32 11, i32 31)" [hls_src/BME280_Compensation.c:23]   --->   Operation 113 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i29 %add_ln24 to i32" [hls_src/BME280_Compensation.c:24]   --->   Operation 114 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (7.74ns)   --->   "%mul_ln24 = mul nsw i32 %sext_ln24_1, %sext_ln24_1" [hls_src/BME280_Compensation.c:24]   --->   Operation 115 'mul' 'mul_ln24' <Predicate = true> <Delay = 7.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %mul_ln24, i32 12, i32 31)" [hls_src/BME280_Compensation.c:24]   --->   Operation 116 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i20 %trunc_ln24_1 to i27" [hls_src/BME280_Compensation.c:24]   --->   Operation 117 'sext' 'sext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln24_1 = mul i27 50, %sext_ln24_2" [hls_src/BME280_Compensation.c:24]   --->   Operation 118 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln24_1, i32 14, i32 26)" [hls_src/BME280_Compensation.c:24]   --->   Operation 119 'partselect' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.13>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i21 %trunc_ln23_1 to i22" [hls_src/BME280_Compensation.c:23]   --->   Operation 120 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i13 %trunc_ln24_2 to i22" [hls_src/BME280_Compensation.c:24]   --->   Operation 121 'sext' 'sext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (2.31ns)   --->   "%t_fine = add i22 %sext_ln24_3, %sext_ln23_1" [hls_src/BME280_Compensation.c:25]   --->   Operation 122 'add' 't_fine' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i22 %t_fine to i24" [hls_src/BME280_Compensation.c:25]   --->   Operation 123 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %t_fine, i2 0)" [hls_src/BME280_Compensation.c:26]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_1 = add i24 128, %shl_ln" [hls_src/BME280_Compensation.c:26]   --->   Operation 125 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%add_ln26 = add i24 %sext_ln25, %add_ln26_1" [hls_src/BME280_Compensation.c:26]   --->   Operation 126 'add' 'add_ln26' <Predicate = true> <Delay = 4.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %add_ln26, i32 8, i32 23)" [hls_src/BME280_Compensation.c:26]   --->   Operation 127 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.35ns)   --->   "%add_ln29 = add i22 -128000, %t_fine" [hls_src/BME280_Compensation.c:29]   --->   Operation 128 'add' 'add_ln29' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i22 %add_ln29 to i26" [hls_src/BME280_Compensation.c:29]   --->   Operation 129 'sext' 'sext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4 = call i25 @_ssdm_op_BitConcatenate.i25.i22.i3(i22 %add_ln29, i3 0)" [hls_src/BME280_Compensation.c:30]   --->   Operation 130 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i25 %tmp_4 to i26" [hls_src/BME280_Compensation.c:30]   --->   Operation 131 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.45ns)   --->   "%sub_ln30 = sub i26 %sext_ln29_3, %sext_ln30" [hls_src/BME280_Compensation.c:30]   --->   Operation 132 'sub' 'sub_ln30' <Predicate = true> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (2.35ns)   --->   "%var1_s32 = add i22 -76800, %t_fine" [hls_src/BME280_Compensation.c:47]   --->   Operation 133 'add' 'var1_s32' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.88>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i22 %add_ln29 to i48" [hls_src/BME280_Compensation.c:29]   --->   Operation 134 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i26 %sub_ln30 to i48" [hls_src/BME280_Compensation.c:30]   --->   Operation 135 'sext' 'sext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (7.01ns)   --->   "%var2_s64 = mul i48 %sext_ln29, %sext_ln30_2" [hls_src/BME280_Compensation.c:30]   --->   Operation 136 'mul' 'var2_s64' <Predicate = true> <Delay = 7.01> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (7.01ns)   --->   "%empty = mul i48 22282240, %sext_ln29" [hls_src/BME280_Compensation.c:29]   --->   Operation 137 'mul' 'empty' <Predicate = true> <Delay = 7.01> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i22 %var1_s32 to i29" [hls_src/BME280_Compensation.c:47]   --->   Operation 138 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%shl_ln48 = shl i32 %hum_raw_read, 14" [hls_src/BME280_Compensation.c:48]   --->   Operation 139 'shl' 'shl_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i29 -50, %sext_ln47" [hls_src/BME280_Compensation.c:48]   --->   Operation 140 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node add_ln48)   --->   "%sext_ln48_1 = sext i29 %mul_ln48 to i30" [hls_src/BME280_Compensation.c:48]   --->   Operation 141 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln48 = add i30 -277856256, %sext_ln48_1" [hls_src/BME280_Compensation.c:48]   --->   Operation 142 'add' 'add_ln48' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln48_1)   --->   "%sext_ln48_2 = sext i30 %add_ln48 to i32" [hls_src/BME280_Compensation.c:48]   --->   Operation 143 'sext' 'sext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln48_1 = add i32 %shl_ln48, %sext_ln48_2" [hls_src/BME280_Compensation.c:48]   --->   Operation 144 'add' 'add_ln48_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln48_1, i32 15, i32 31)" [hls_src/BME280_Compensation.c:48]   --->   Operation 145 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln48_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %var1_s32, i10 0)" [hls_src/BME280_Compensation.c:48]   --->   Operation 146 'bitconcatenate' 'shl_ln48_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln48_2 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %var1_s32, i6 0)" [hls_src/BME280_Compensation.c:48]   --->   Operation 147 'bitconcatenate' 'shl_ln48_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i28 %shl_ln48_2 to i32" [hls_src/BME280_Compensation.c:48]   --->   Operation 148 'sext' 'sext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.70ns)   --->   "%sub_ln48 = sub i32 %shl_ln48_1, %sext_ln48_3" [hls_src/BME280_Compensation.c:48]   --->   Operation 149 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_8 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sub_ln48, i32 15, i32 31)" [hls_src/BME280_Compensation.c:48]   --->   Operation 150 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.60>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i48 %var2_s64 to i64" [hls_src/BME280_Compensation.c:30]   --->   Operation 151 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (2.70ns)   --->   "%sub_ln39 = sub nsw i32 1048576, %pres_raw_read" [hls_src/BME280_Compensation.c:39]   --->   Operation 152 'sub' 'sub_ln39' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln1 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %sub_ln39, i31 0)" [hls_src/BME280_Compensation.c:40]   --->   Operation 153 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i63 %shl_ln1 to i64" [hls_src/BME280_Compensation.c:40]   --->   Operation 154 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast = sext i48 %empty to i50" [hls_src/BME280_Compensation.c:29]   --->   Operation 155 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (3.16ns)   --->   "%add_ln32 = add i50 -265944374968320, %p_cast" [hls_src/BME280_Compensation.c:32]   --->   Operation 156 'add' 'add_ln32' <Predicate = true> <Delay = 3.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i50 %add_ln32 to i64" [hls_src/BME280_Compensation.c:32]   --->   Operation 157 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%var2_s64_2 = add i64 %sext_ln40, %sext_ln32" [hls_src/BME280_Compensation.c:32]   --->   Operation 158 'add' 'var2_s64_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%sub_ln40 = sub i64 %var2_s64_2, %sext_ln30_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 159 'sub' 'sub_ln40' <Predicate = true> <Delay = 5.44> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%and_ln48_1 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %tmp_8, i5 0)" [hls_src/BME280_Compensation.c:48]   --->   Operation 160 'bitconcatenate' 'and_ln48_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.99ns)   --->   "%xor_ln48 = xor i22 %and_ln48_1, -2097152" [hls_src/BME280_Compensation.c:48]   --->   Operation 161 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i22 %xor_ln48 to i31" [hls_src/BME280_Compensation.c:48]   --->   Operation 162 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (3.36ns) (grouped into DSP with root node add_ln48_2)   --->   "%mul_ln48_1 = mul i31 386, %zext_ln48_1" [hls_src/BME280_Compensation.c:48]   --->   Operation 163 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln48_2 = add i31 8192, %mul_ln48_1" [hls_src/BME280_Compensation.c:48]   --->   Operation 164 'add' 'add_ln48_2' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_9 = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %add_ln48_2, i32 14, i32 30)" [hls_src/BME280_Compensation.c:48]   --->   Operation 165 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.18>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i22 %add_ln29 to i35" [hls_src/BME280_Compensation.c:29]   --->   Operation 166 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln33 = mul i35 3024, %sext_ln29_1" [hls_src/BME280_Compensation.c:33]   --->   Operation 167 'mul' 'mul_ln33' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [5/5] (6.89ns)   --->   "%mul_ln40 = mul nsw i64 3125, %sub_ln40" [hls_src/BME280_Compensation.c:40]   --->   Operation 168 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i17 %trunc_ln8 to i32" [hls_src/BME280_Compensation.c:48]   --->   Operation 169 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i17 %tmp_9 to i32" [hls_src/BME280_Compensation.c:48]   --->   Operation 170 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (7.18ns) (root node of the DSP)   --->   "%var1_s32_1 = mul nsw i32 %sext_ln48, %zext_ln48" [hls_src/BME280_Compensation.c:48]   --->   Operation 171 'mul' 'var1_s32_1' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %var1_s32_1, i32 15, i32 31)" [hls_src/BME280_Compensation.c:51]   --->   Operation 172 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i22 %add_ln29 to i53" [hls_src/BME280_Compensation.c:29]   --->   Operation 173 'sext' 'sext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i22 %add_ln29 to i48" [hls_src/BME280_Compensation.c:33]   --->   Operation 174 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i35 %mul_ln33 to i53" [hls_src/BME280_Compensation.c:33]   --->   Operation 175 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (8.46ns)   --->   "%mul_ln33_1 = mul i53 %sext_ln29_2, %sext_ln33_1" [hls_src/BME280_Compensation.c:33]   --->   Operation 176 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 8.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7 = call i45 @_ssdm_op_PartSelect.i45.i53.i32.i32(i53 %mul_ln33_1, i32 8, i32 52)" [hls_src/BME280_Compensation.c:33]   --->   Operation 177 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (7.25ns)   --->   "%mul_ln33_2 = mul i48 -43356160, %sext_ln33" [hls_src/BME280_Compensation.c:33]   --->   Operation 178 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 7.25> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [4/5] (6.89ns)   --->   "%mul_ln40 = mul nsw i64 3125, %sub_ln40" [hls_src/BME280_Compensation.c:40]   --->   Operation 179 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i17 %trunc_ln9 to i32" [hls_src/BME280_Compensation.c:51]   --->   Operation 180 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln51 = mul nsw i32 %sext_ln51, %sext_ln51" [hls_src/BME280_Compensation.c:51]   --->   Operation 181 'mul' 'mul_ln51' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %mul_ln51, i32 7, i32 31)" [hls_src/BME280_Compensation.c:51]   --->   Operation 182 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.18>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i45 %tmp_7 to i48" [hls_src/BME280_Compensation.c:33]   --->   Operation 183 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (3.13ns)   --->   "%var1_s64 = add i48 %sext_ln33_2, %mul_ln33_2" [hls_src/BME280_Compensation.c:33]   --->   Operation 184 'add' 'var1_s64' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [3/5] (6.89ns)   --->   "%mul_ln40 = mul nsw i64 3125, %sub_ln40" [hls_src/BME280_Compensation.c:40]   --->   Operation 185 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i25 %trunc_ln51_1 to i32" [hls_src/BME280_Compensation.c:51]   --->   Operation 186 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln51_1 = mul nsw i32 75, %sext_ln51_1" [hls_src/BME280_Compensation.c:51]   --->   Operation 187 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mul_ln51_1, i32 4, i32 31)" [hls_src/BME280_Compensation.c:51]   --->   Operation 188 'partselect' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.57>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i48 %var1_s64 to i63" [hls_src/BME280_Compensation.c:33]   --->   Operation 189 'sext' 'sext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [2/2] (8.57ns)   --->   "%mul_ln34 = mul i63 36931, %sext_ln33_3" [hls_src/BME280_Compensation.c:34]   --->   Operation 190 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [2/5] (6.89ns)   --->   "%mul_ln40 = mul nsw i64 3125, %sub_ln40" [hls_src/BME280_Compensation.c:40]   --->   Operation 191 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln51_2 = sext i28 %trunc_ln51_2 to i32" [hls_src/BME280_Compensation.c:51]   --->   Operation 192 'sext' 'sext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (2.70ns)   --->   "%var1_s32_2 = sub nsw i32 %var1_s32_1, %sext_ln51_2" [hls_src/BME280_Compensation.c:51]   --->   Operation 193 'sub' 'var1_s32_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %var1_s32_2 to i31" [hls_src/BME280_Compensation.c:51]   --->   Operation 194 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %var1_s32_2, i32 31)" [hls_src/BME280_Compensation.c:52]   --->   Operation 195 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.94ns)   --->   "%var1_s32_3 = select i1 %tmp_12, i31 0, i31 %trunc_ln51" [hls_src/BME280_Compensation.c:52]   --->   Operation 196 'select' 'var1_s32_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (2.43ns)   --->   "%icmp_ln53 = icmp ugt i31 %var1_s32_3, 419430400" [hls_src/BME280_Compensation.c:53]   --->   Operation 197 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_PartSelect.i17.i31.i32.i32(i31 %var1_s32_3, i32 12, i32 28)" [hls_src/BME280_Compensation.c:54]   --->   Operation 198 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (1.31ns)   --->   "%select_ln53 = select i1 %icmp_ln53, i17 -28672, i17 %tmp_s" [hls_src/BME280_Compensation.c:53]   --->   Operation 199 'select' 'select_ln53' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.57>
ST_11 : Operation 200 [1/2] (8.57ns)   --->   "%mul_ln34 = mul i63 36931, %sext_ln33_3" [hls_src/BME280_Compensation.c:34]   --->   Operation 200 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/5] (6.89ns)   --->   "%mul_ln40 = mul nsw i64 3125, %sub_ln40" [hls_src/BME280_Compensation.c:40]   --->   Operation 201 'mul' 'mul_ln40' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.61>
ST_12 : Operation 202 [1/1] (3.53ns)   --->   "%add_ln34 = add i63 -4025795854404157440, %mul_ln34" [hls_src/BME280_Compensation.c:34]   --->   Operation 202 'add' 'add_ln34' <Predicate = true> <Delay = 3.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i63.i32.i32(i63 %add_ln34, i32 33, i32 62)" [hls_src/BME280_Compensation.c:34]   --->   Operation 203 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%var1_s64_1 = zext i30 %tmp_11 to i64" [hls_src/BME280_Compensation.c:34]   --->   Operation 204 'zext' 'var1_s64_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [68/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 205 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.08>
ST_13 : Operation 206 [67/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 206 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.08>
ST_14 : Operation 207 [66/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 207 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.08>
ST_15 : Operation 208 [65/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 208 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.08>
ST_16 : Operation 209 [64/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 209 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.08>
ST_17 : Operation 210 [63/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 210 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.08>
ST_18 : Operation 211 [62/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 211 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.08>
ST_19 : Operation 212 [61/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 212 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.08>
ST_20 : Operation 213 [60/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 213 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.08>
ST_21 : Operation 214 [59/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 214 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.08>
ST_22 : Operation 215 [58/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 215 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.08>
ST_23 : Operation 216 [57/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 216 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.08>
ST_24 : Operation 217 [56/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 217 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.08>
ST_25 : Operation 218 [55/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 218 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.08>
ST_26 : Operation 219 [54/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 219 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.08>
ST_27 : Operation 220 [53/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 220 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.08>
ST_28 : Operation 221 [52/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 221 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.08>
ST_29 : Operation 222 [51/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 222 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.08>
ST_30 : Operation 223 [50/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 223 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.08>
ST_31 : Operation 224 [49/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 224 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.08>
ST_32 : Operation 225 [48/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 225 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.08>
ST_33 : Operation 226 [47/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 226 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.08>
ST_34 : Operation 227 [46/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 227 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.08>
ST_35 : Operation 228 [45/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 228 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.08>
ST_36 : Operation 229 [44/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 229 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.08>
ST_37 : Operation 230 [43/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 230 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.08>
ST_38 : Operation 231 [42/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 231 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.08>
ST_39 : Operation 232 [41/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 232 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.08>
ST_40 : Operation 233 [40/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 233 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.08>
ST_41 : Operation 234 [39/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 234 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.08>
ST_42 : Operation 235 [38/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 235 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.08>
ST_43 : Operation 236 [37/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 236 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.08>
ST_44 : Operation 237 [36/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 237 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.08>
ST_45 : Operation 238 [35/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 238 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.08>
ST_46 : Operation 239 [34/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 239 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.08>
ST_47 : Operation 240 [33/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 240 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.08>
ST_48 : Operation 241 [32/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 241 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.08>
ST_49 : Operation 242 [31/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 242 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.08>
ST_50 : Operation 243 [30/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 243 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.08>
ST_51 : Operation 244 [29/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 244 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.08>
ST_52 : Operation 245 [28/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 245 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.08>
ST_53 : Operation 246 [27/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 246 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.08>
ST_54 : Operation 247 [26/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 247 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.08>
ST_55 : Operation 248 [25/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 248 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.08>
ST_56 : Operation 249 [24/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 249 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.08>
ST_57 : Operation 250 [23/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 250 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.08>
ST_58 : Operation 251 [22/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 251 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.08>
ST_59 : Operation 252 [21/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 252 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.08>
ST_60 : Operation 253 [20/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 253 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.08>
ST_61 : Operation 254 [19/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 254 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.08>
ST_62 : Operation 255 [18/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 255 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.08>
ST_63 : Operation 256 [17/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 256 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.02>
ST_64 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %trunc_ln2 to i32" [hls_src/BME280_Compensation.c:26]   --->   Operation 257 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 258 [6/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 258 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 259 [16/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 259 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.02>
ST_65 : Operation 260 [5/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 260 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 261 [15/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 261 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.02>
ST_66 : Operation 262 [4/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 262 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 263 [14/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 263 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.02>
ST_67 : Operation 264 [3/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 264 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 265 [13/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 265 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.02>
ST_68 : Operation 266 [2/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 266 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 267 [12/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 267 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.02>
ST_69 : Operation 268 [1/6] (6.02ns)   --->   "%tmp = sitofp i32 %sext_ln26 to double" [hls_src/BME280_Compensation.c:26]   --->   Operation 268 'sitodp' 'tmp' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 269 [11/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 269 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.66>
ST_70 : Operation 270 [31/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 270 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 271 [10/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 271 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.66>
ST_71 : Operation 272 [30/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 272 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 273 [9/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 273 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.66>
ST_72 : Operation 274 [29/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 274 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 275 [8/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 275 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.66>
ST_73 : Operation 276 [28/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 276 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 277 [7/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 277 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.66>
ST_74 : Operation 278 [27/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 278 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 279 [6/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 279 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.66>
ST_75 : Operation 280 [26/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 280 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 281 [5/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 281 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.66>
ST_76 : Operation 282 [25/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 282 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 283 [4/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 283 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.66>
ST_77 : Operation 284 [24/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 284 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 285 [3/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 285 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.66>
ST_78 : Operation 286 [23/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 286 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 287 [2/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 287 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.66>
ST_79 : Operation 288 [22/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 288 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 289 [1/68] (5.08ns)   --->   "%p_fine = sdiv i64 %mul_ln40, %var1_s64_1" [hls_src/BME280_Compensation.c:40]   --->   Operation 289 'sdiv' 'p_fine' <Predicate = true> <Delay = 5.08> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i51 @_ssdm_op_PartSelect.i51.i64.i32.i32(i64 %p_fine, i32 13, i32 63)" [hls_src/BME280_Compensation.c:41]   --->   Operation 290 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 8.66>
ST_80 : Operation 291 [21/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 291 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i51 %trunc_ln5 to i64" [hls_src/BME280_Compensation.c:41]   --->   Operation 292 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 293 [2/2] (8.57ns)   --->   "%mul_ln41 = mul i64 4285, %sext_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 293 'mul' 'mul_ln41' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.66>
ST_81 : Operation 294 [20/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 294 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 295 [1/2] (8.57ns)   --->   "%mul_ln41 = mul i64 4285, %sext_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 295 'mul' 'mul_ln41' <Predicate = true> <Delay = 8.57> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.66>
ST_82 : Operation 296 [19/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 296 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 297 [5/5] (6.89ns)   --->   "%mul_ln41_1 = mul i64 %sext_ln41, %mul_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 297 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 298 [5/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:42]   --->   Operation 298 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.66>
ST_83 : Operation 299 [18/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 299 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 300 [4/5] (6.89ns)   --->   "%mul_ln41_1 = mul i64 %sext_ln41, %mul_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 300 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 301 [4/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:42]   --->   Operation 301 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.66>
ST_84 : Operation 302 [17/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 302 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 303 [3/5] (6.89ns)   --->   "%mul_ln41_1 = mul i64 %sext_ln41, %mul_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 303 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 304 [3/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:42]   --->   Operation 304 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.66>
ST_85 : Operation 305 [16/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 305 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 306 [2/5] (6.89ns)   --->   "%mul_ln41_1 = mul i64 %sext_ln41, %mul_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 306 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 307 [2/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:42]   --->   Operation 307 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.66>
ST_86 : Operation 308 [15/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 308 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 309 [1/5] (6.89ns)   --->   "%mul_ln41_1 = mul i64 %sext_ln41, %mul_ln41" [hls_src/BME280_Compensation.c:41]   --->   Operation 309 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %mul_ln41_1, i32 25, i32 63)" [hls_src/BME280_Compensation.c:41]   --->   Operation 310 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 311 [1/5] (6.89ns)   --->   "%mul_ln42 = mul nsw i64 -10230, %p_fine" [hls_src/BME280_Compensation.c:42]   --->   Operation 311 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %mul_ln42, i32 19, i32 63)" [hls_src/BME280_Compensation.c:42]   --->   Operation 312 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 8.66>
ST_87 : Operation 313 [14/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 313 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i39 %trunc_ln41_1 to i46" [hls_src/BME280_Compensation.c:41]   --->   Operation 314 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i45 %trunc_ln6 to i46" [hls_src/BME280_Compensation.c:42]   --->   Operation 315 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 316 [1/1] (3.03ns)   --->   "%add_ln43 = add i46 %sext_ln41_1, %sext_ln42" [hls_src/BME280_Compensation.c:43]   --->   Operation 316 'add' 'add_ln43' <Predicate = true> <Delay = 3.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i46 %add_ln43 to i64" [hls_src/BME280_Compensation.c:43]   --->   Operation 317 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 318 [1/1] (3.56ns)   --->   "%add_ln43_1 = add i64 %p_fine, %sext_ln43" [hls_src/BME280_Compensation.c:43]   --->   Operation 318 'add' 'add_ln43_1' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %add_ln43_1, i32 8, i32 63)" [hls_src/BME280_Compensation.c:43]   --->   Operation 319 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 8.66>
ST_88 : Operation 320 [13/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 320 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i56 %trunc_ln7 to i57" [hls_src/BME280_Compensation.c:43]   --->   Operation 321 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 322 [1/1] (3.35ns)   --->   "%add_ln43_2 = add i57 158400, %sext_ln43_1" [hls_src/BME280_Compensation.c:43]   --->   Operation 322 'add' 'add_ln43_2' <Predicate = true> <Delay = 3.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.66>
ST_89 : Operation 323 [12/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 323 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i57 %add_ln43_2 to i64" [hls_src/BME280_Compensation.c:43]   --->   Operation 324 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 325 [6/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 325 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i17 %select_ln53 to i32" [hls_src/BME280_Compensation.c:54]   --->   Operation 326 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 327 [6/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 327 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.66>
ST_90 : Operation 328 [11/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 328 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 329 [5/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 329 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 330 [5/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 330 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.66>
ST_91 : Operation 331 [10/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 331 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 332 [4/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 332 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 333 [4/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 333 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.66>
ST_92 : Operation 334 [9/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 334 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 335 [3/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 335 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 336 [3/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 336 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.66>
ST_93 : Operation 337 [8/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 337 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 338 [2/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 338 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 339 [2/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 339 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.66>
ST_94 : Operation 340 [7/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 340 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 341 [1/6] (6.02ns)   --->   "%tmp_2 = sitofp i64 %sext_ln43_2 to double" [hls_src/BME280_Compensation.c:43]   --->   Operation 341 'sitodp' 'tmp_2' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 342 [1/6] (6.02ns)   --->   "%tmp_5 = sitofp i32 %zext_ln54 to double" [hls_src/BME280_Compensation.c:54]   --->   Operation 342 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.02> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.66>
ST_95 : Operation 343 [6/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 343 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 344 [6/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 344 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 345 [6/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 345 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.66>
ST_96 : Operation 346 [5/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 346 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 347 [5/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 347 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 348 [5/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 348 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.66>
ST_97 : Operation 349 [4/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 349 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 350 [4/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 350 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 351 [4/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 351 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.66>
ST_98 : Operation 352 [3/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 352 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 353 [3/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 353 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 354 [3/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 354 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.66>
ST_99 : Operation 355 [2/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 355 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 356 [2/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 356 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 357 [2/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 357 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.66>
ST_100 : Operation 358 [1/31] (8.66ns)   --->   "%tmp_1 = fdiv double %tmp, 1.000000e+02" [hls_src/BME280_Compensation.c:26]   --->   Operation 358 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 359 [1/6] (7.79ns)   --->   "%tmp_3 = fmul double %tmp_2, 3.906250e-03" [hls_src/BME280_Compensation.c:43]   --->   Operation 359 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 360 [1/6] (7.79ns)   --->   "%tmp_6 = fmul double %tmp_5, 9.765625e-04" [hls_src/BME280_Compensation.c:54]   --->   Operation 360 'dmul' 'tmp_6' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.16>
ST_101 : Operation 361 [2/2] (5.16ns)   --->   "%temp_comp_var = fptrunc double %tmp_1 to float" [hls_src/BME280_Compensation.c:26]   --->   Operation 361 'fptrunc' 'temp_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 362 [2/2] (5.16ns)   --->   "%pres_comp_var = fptrunc double %tmp_3 to float" [hls_src/BME280_Compensation.c:43]   --->   Operation 362 'fptrunc' 'pres_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 363 [2/2] (5.16ns)   --->   "%hum_comp_var = fptrunc double %tmp_6 to float" [hls_src/BME280_Compensation.c:54]   --->   Operation 363 'fptrunc' 'hum_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.16>
ST_102 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %temp_comp) nounwind, !map !7"   --->   Operation 364 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %pres_comp) nounwind, !map !13"   --->   Operation 365 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %hum_comp) nounwind, !map !17"   --->   Operation 366 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %temp_raw) nounwind, !map !21"   --->   Operation 367 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pres_raw) nounwind, !map !27"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hum_raw) nounwind, !map !31"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @compensator_str) nounwind"   --->   Operation 370 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %hum_raw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:6]   --->   Operation 371 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pres_raw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:7]   --->   Operation 372 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %temp_raw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:8]   --->   Operation 373 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %hum_comp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:9]   --->   Operation 374 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %pres_comp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:10]   --->   Operation 375 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %temp_comp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:11]   --->   Operation 376 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [15 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_src/BME280_Compensation.c:12]   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 378 [1/2] (5.16ns)   --->   "%temp_comp_var = fptrunc double %tmp_1 to float" [hls_src/BME280_Compensation.c:26]   --->   Operation 378 'fptrunc' 'temp_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 379 [1/2] (5.16ns)   --->   "%pres_comp_var = fptrunc double %tmp_3 to float" [hls_src/BME280_Compensation.c:43]   --->   Operation 379 'fptrunc' 'pres_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 380 [1/2] (5.16ns)   --->   "%hum_comp_var = fptrunc double %tmp_6 to float" [hls_src/BME280_Compensation.c:54]   --->   Operation 380 'fptrunc' 'hum_comp_var' <Predicate = true> <Delay = 5.16> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.16> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 381 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %temp_comp, float %temp_comp_var) nounwind" [hls_src/BME280_Compensation.c:56]   --->   Operation 381 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 382 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %pres_comp, float %pres_comp_var) nounwind" [hls_src/BME280_Compensation.c:57]   --->   Operation 382 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 383 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %hum_comp, float %hum_comp_var) nounwind" [hls_src/BME280_Compensation.c:58]   --->   Operation 383 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_102 : Operation 384 [1/1] (0.00ns)   --->   "ret void" [hls_src/BME280_Compensation.c:59]   --->   Operation 384 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_comp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pres_comp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ hum_comp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_raw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pres_raw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hum_raw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hum_raw_read       (read          ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pres_raw_read      (read          ) [ 0011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_raw_read      (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln23           (mul           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24           (add           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln23           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_1       (partselect    ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_1       (partselect    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24_1         (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_2       (partselect    ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24_3        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_fine             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26_1         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2          (partselect    ) [ 0000011111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
add_ln29           (add           ) [ 0000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29_3        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln30           (sub           ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s32           (add           ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var2_s64           (mul           ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (mul           ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln47          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln48           (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln48           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln48           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln48_1         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8          (partselect    ) [ 0000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln48_1         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln48_2         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48_3        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln48           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (partselect    ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln30_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln39           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast             (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln32          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var2_s64_2         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln40           (sub           ) [ 0000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln48_1         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln48           (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48_1        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln48_1         (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln48_2         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (partselect    ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln33           (mul           ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln48          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s32_1         (mul           ) [ 0000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9          (partselect    ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln33_1         (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (partselect    ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln33_2         (mul           ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln51           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_1       (partselect    ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s64           (add           ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln51_1         (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_2       (partselect    ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln33_3        (sext          ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s32_2         (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51         (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s32_3         (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53          (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln53        (select        ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
mul_ln34           (mul           ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln40           (mul           ) [ 0000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000]
add_ln34           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var1_s64_1         (zext          ) [ 0000000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000]
sext_ln26          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
tmp                (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100]
p_fine             (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000]
trunc_ln5          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
sext_ln41          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000]
mul_ln41           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
mul_ln41_1         (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln41_1       (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
mul_ln42           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
sext_ln41_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln42          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43_1         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7          (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
sext_ln43_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43_2         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
sext_ln43_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000]
zext_ln54          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000]
tmp_2              (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
tmp_5              (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
tmp_1              (ddiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_3              (dmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
tmp_6              (dmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln6  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln7  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln8  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln12 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_comp_var      (fptrunc       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pres_comp_var      (fptrunc       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
hum_comp_var       (fptrunc       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln56         (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln57         (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln58         (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln59           (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_comp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_comp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pres_comp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pres_comp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hum_comp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hum_comp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_raw">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_raw"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pres_raw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pres_raw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hum_raw">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hum_raw"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i22.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i22.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i32.i31"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i17.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i53.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i51.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compensator_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="hum_raw_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hum_raw_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="pres_raw_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pres_raw_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="temp_raw_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_raw_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln56_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/102 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln57_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/102 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln58_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/102 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="temp_comp_var/101 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="pres_comp_var/101 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="hum_comp_var/101 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/95 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_6/95 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_1/70 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="57" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/64 tmp_2/89 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_5/89 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="29" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln23_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="29" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mul_ln23_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="29" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="28" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln24_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="28" slack="0"/>
<pin id="290" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln24_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="28" slack="0"/>
<pin id="295" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln23_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln23_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="21" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln24_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="29" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mul_ln24_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="29" slack="0"/>
<pin id="318" dir="0" index="1" bw="29" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln24_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="20" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="0" index="3" bw="6" slack="0"/>
<pin id="327" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln24_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="20" slack="1"/>
<pin id="334" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln24_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="0" index="1" bw="27" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln23_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="21" slack="2"/>
<pin id="346" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln24_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="13" slack="1"/>
<pin id="349" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="t_fine_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="21" slack="0"/>
<pin id="353" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_fine/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln25_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="22" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln26_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="24" slack="0"/>
<pin id="371" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln26_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="22" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="24" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="16" slack="60"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln29_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="18" slack="0"/>
<pin id="392" dir="0" index="1" bw="22" slack="0"/>
<pin id="393" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln29_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="0"/>
<pin id="398" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="0"/>
<pin id="402" dir="0" index="1" bw="22" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln30_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="25" slack="0"/>
<pin id="410" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sub_ln30_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="22" slack="0"/>
<pin id="414" dir="0" index="1" bw="25" slack="0"/>
<pin id="415" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="var1_s32_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="18" slack="0"/>
<pin id="420" dir="0" index="1" bw="22" slack="0"/>
<pin id="421" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="var1_s32/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="22" slack="1"/>
<pin id="426" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln30_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="26" slack="1"/>
<pin id="429" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_2/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="var2_s64_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="22" slack="0"/>
<pin id="432" dir="0" index="1" bw="26" slack="0"/>
<pin id="433" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="var2_s64/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="empty_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="26" slack="0"/>
<pin id="438" dir="0" index="1" bw="22" slack="0"/>
<pin id="439" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln47_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="22" slack="1"/>
<pin id="444" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln48_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="4"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln48_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="30" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_2/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln48_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="30" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="17" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln48_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="22" slack="1"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_1/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln48_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="28" slack="0"/>
<pin id="478" dir="0" index="1" bw="22" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln48_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="28" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_3/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln48_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="28" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="17" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln30_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="48" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln39_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="22" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="5"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="shl_ln1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="63" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln40_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="63" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="48" slack="1"/>
<pin id="525" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln32_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="49" slack="0"/>
<pin id="528" dir="0" index="1" bw="48" slack="0"/>
<pin id="529" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln32_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="50" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="var2_s64_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="63" slack="0"/>
<pin id="538" dir="0" index="1" bw="50" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="var2_s64_2/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln40_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="48" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln48_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="22" slack="0"/>
<pin id="550" dir="0" index="1" bw="17" slack="1"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln48_1/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln48_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="22" slack="0"/>
<pin id="557" dir="0" index="1" bw="22" slack="0"/>
<pin id="558" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln48_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="22" slack="0"/>
<pin id="563" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_9_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="17" slack="0"/>
<pin id="567" dir="0" index="1" bw="31" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln29_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="22" slack="3"/>
<pin id="576" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="1"/>
<pin id="580" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln48_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln48_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="17" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="17" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="0" index="3" bw="6" slack="0"/>
<pin id="593" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln29_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="22" slack="4"/>
<pin id="599" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln33_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="22" slack="4"/>
<pin id="602" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln33_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="35" slack="1"/>
<pin id="605" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mul_ln33_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="22" slack="0"/>
<pin id="608" dir="0" index="1" bw="35" slack="0"/>
<pin id="609" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_1/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="45" slack="0"/>
<pin id="614" dir="0" index="1" bw="53" slack="0"/>
<pin id="615" dir="0" index="2" bw="5" slack="0"/>
<pin id="616" dir="0" index="3" bw="7" slack="0"/>
<pin id="617" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="mul_ln33_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="27" slack="0"/>
<pin id="624" dir="0" index="1" bw="22" slack="0"/>
<pin id="625" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_2/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln51_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="17" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/8 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln51_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="25" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="0"/>
<pin id="636" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln33_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="45" slack="1"/>
<pin id="642" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="var1_s64_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="45" slack="0"/>
<pin id="645" dir="0" index="1" bw="48" slack="1"/>
<pin id="646" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="var1_s64/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln51_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="25" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_1/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln51_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="28" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="4" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_2/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln33_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="48" slack="1"/>
<pin id="662" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_3/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="17" slack="0"/>
<pin id="665" dir="0" index="1" bw="48" slack="0"/>
<pin id="666" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln51_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="28" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_2/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="var1_s32_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="0" index="1" bw="28" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="var1_s32_2/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln51_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_12_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="var1_s32_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="31" slack="0"/>
<pin id="693" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="var1_s32_3/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln53_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="31" slack="0"/>
<pin id="699" dir="0" index="1" bw="30" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_s_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="17" slack="0"/>
<pin id="705" dir="0" index="1" bw="31" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln53_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="0" index="2" bw="17" slack="0"/>
<pin id="717" dir="1" index="3" bw="17" slack="79"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/10 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln34_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="63" slack="0"/>
<pin id="723" dir="0" index="1" bw="63" slack="1"/>
<pin id="724" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/12 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_11_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="30" slack="0"/>
<pin id="728" dir="0" index="1" bw="63" slack="0"/>
<pin id="729" dir="0" index="2" bw="7" slack="0"/>
<pin id="730" dir="0" index="3" bw="7" slack="0"/>
<pin id="731" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="var1_s64_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="30" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="var1_s64_1/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="0" index="1" bw="31" slack="0"/>
<pin id="743" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="p_fine/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln26_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="60"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/64 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="51" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/79 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln41_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="51" slack="1"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/80 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="0"/>
<pin id="764" dir="0" index="1" bw="51" slack="0"/>
<pin id="765" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/80 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="51" slack="2"/>
<pin id="770" dir="0" index="1" bw="64" slack="1"/>
<pin id="771" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/82 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="15" slack="0"/>
<pin id="774" dir="0" index="1" bw="64" slack="3"/>
<pin id="775" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/82 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln41_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="39" slack="0"/>
<pin id="779" dir="0" index="1" bw="64" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="0" index="3" bw="7" slack="0"/>
<pin id="782" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/86 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln6_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="45" slack="0"/>
<pin id="789" dir="0" index="1" bw="64" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/86 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln41_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="39" slack="1"/>
<pin id="799" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/87 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln42_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="45" slack="1"/>
<pin id="802" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/87 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln43_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="39" slack="0"/>
<pin id="805" dir="0" index="1" bw="45" slack="0"/>
<pin id="806" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/87 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln43_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="46" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/87 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln43_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="8"/>
<pin id="815" dir="0" index="1" bw="46" slack="0"/>
<pin id="816" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/87 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln7_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="56" slack="0"/>
<pin id="820" dir="0" index="1" bw="64" slack="0"/>
<pin id="821" dir="0" index="2" bw="5" slack="0"/>
<pin id="822" dir="0" index="3" bw="7" slack="0"/>
<pin id="823" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/87 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln43_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="56" slack="1"/>
<pin id="830" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_1/88 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln43_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="19" slack="0"/>
<pin id="833" dir="0" index="1" bw="56" slack="0"/>
<pin id="834" dir="1" index="2" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/88 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln43_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="57" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/89 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln54_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="17" slack="79"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/89 "/>
</bind>
</comp>

<comp id="845" class="1007" name="mul_ln24_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="27" slack="0"/>
<pin id="847" dir="0" index="1" bw="20" slack="0"/>
<pin id="848" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_1/3 "/>
</bind>
</comp>

<comp id="852" class="1007" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="29" slack="0"/>
<pin id="854" dir="0" index="1" bw="22" slack="0"/>
<pin id="855" dir="0" index="2" bw="30" slack="0"/>
<pin id="856" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln48/5 sext_ln48_1/5 add_ln48/5 "/>
</bind>
</comp>

<comp id="861" class="1007" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="31" slack="0"/>
<pin id="863" dir="0" index="1" bw="22" slack="0"/>
<pin id="864" dir="0" index="2" bw="31" slack="0"/>
<pin id="865" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln48_1/6 add_ln48_2/6 "/>
</bind>
</comp>

<comp id="870" class="1007" name="mul_ln33_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="35" slack="0"/>
<pin id="872" dir="0" index="1" bw="22" slack="0"/>
<pin id="873" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/7 "/>
</bind>
</comp>

<comp id="876" class="1007" name="var1_s32_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="17" slack="0"/>
<pin id="878" dir="0" index="1" bw="17" slack="0"/>
<pin id="879" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="var1_s32_1/7 "/>
</bind>
</comp>

<comp id="883" class="1007" name="mul_ln51_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="17" slack="0"/>
<pin id="885" dir="0" index="1" bw="17" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/8 "/>
</bind>
</comp>

<comp id="890" class="1007" name="mul_ln51_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="25" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51_1/9 "/>
</bind>
</comp>

<comp id="897" class="1005" name="hum_raw_read_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="4"/>
<pin id="899" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="hum_raw_read "/>
</bind>
</comp>

<comp id="902" class="1005" name="pres_raw_read_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="5"/>
<pin id="904" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="pres_raw_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="mul_ln23_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

<comp id="912" class="1005" name="add_ln24_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="29" slack="1"/>
<pin id="914" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="917" class="1005" name="trunc_ln23_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="21" slack="2"/>
<pin id="919" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="trunc_ln24_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="20" slack="1"/>
<pin id="924" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="trunc_ln24_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="13" slack="1"/>
<pin id="929" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="trunc_ln2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="60"/>
<pin id="934" dir="1" index="1" bw="16" slack="60"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="add_ln29_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="22" slack="1"/>
<pin id="939" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="945" class="1005" name="sub_ln30_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="26" slack="1"/>
<pin id="947" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="950" class="1005" name="var1_s32_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="22" slack="1"/>
<pin id="952" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="var1_s32 "/>
</bind>
</comp>

<comp id="957" class="1005" name="var2_s64_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="48" slack="1"/>
<pin id="959" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="var2_s64 "/>
</bind>
</comp>

<comp id="962" class="1005" name="empty_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="48" slack="1"/>
<pin id="964" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="967" class="1005" name="trunc_ln8_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="17" slack="2"/>
<pin id="969" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_8_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="17" slack="1"/>
<pin id="974" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="977" class="1005" name="sub_ln40_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_9_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="17" slack="1"/>
<pin id="984" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="987" class="1005" name="mul_ln33_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="35" slack="1"/>
<pin id="989" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="992" class="1005" name="var1_s32_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="3"/>
<pin id="994" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="var1_s32_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="trunc_ln9_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="17" slack="1"/>
<pin id="999" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_7_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="45" slack="1"/>
<pin id="1004" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="mul_ln33_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="48" slack="1"/>
<pin id="1009" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_2 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="trunc_ln51_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="25" slack="1"/>
<pin id="1014" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="var1_s64_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="48" slack="1"/>
<pin id="1019" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="var1_s64 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln51_2_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="28" slack="1"/>
<pin id="1024" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_2 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="sext_ln33_3_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="63" slack="1"/>
<pin id="1029" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33_3 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="select_ln53_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="17" slack="79"/>
<pin id="1034" dir="1" index="1" bw="17" slack="79"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="mul_ln34_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="63" slack="1"/>
<pin id="1039" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="mul_ln40_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="1"/>
<pin id="1044" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="var1_s64_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="1"/>
<pin id="1049" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="var1_s64_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sext_ln26_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="1"/>
<pin id="1059" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1062" class="1005" name="p_fine_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="3"/>
<pin id="1064" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_fine "/>
</bind>
</comp>

<comp id="1068" class="1005" name="trunc_ln5_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="51" slack="1"/>
<pin id="1070" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="sext_ln41_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="1"/>
<pin id="1075" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="mul_ln41_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="1"/>
<pin id="1081" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="trunc_ln41_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="39" slack="1"/>
<pin id="1086" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="trunc_ln6_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="45" slack="1"/>
<pin id="1091" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="trunc_ln7_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="56" slack="1"/>
<pin id="1096" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln43_2_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="57" slack="1"/>
<pin id="1101" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_2 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="sext_ln43_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="64" slack="1"/>
<pin id="1106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="zext_ln54_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_2_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="64" slack="1"/>
<pin id="1116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_5_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="64" slack="1"/>
<pin id="1121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="64" slack="1"/>
<pin id="1126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_3_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="64" slack="1"/>
<pin id="1131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_6_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="64" slack="1"/>
<pin id="1136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="184" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="184" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="184" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="241"><net_src comp="164" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="166" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="140" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="198" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="198" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="350" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="356" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="350" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="390" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="396" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="350" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="449"><net_src comp="42" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="445" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="72" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="74" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="18" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="82" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="469" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="18" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="88" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="519" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="503" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="92" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="94" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="102" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="42" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="573"><net_src comp="104" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="18" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="610"><net_src comp="597" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="110" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="626"><net_src comp="114" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="600" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="637"><net_src comp="116" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="639"><net_src comp="18" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="657"><net_src comp="22" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="24" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="659"><net_src comp="18" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="667"><net_src comp="122" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="124" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="672" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="18" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="88" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="677" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="126" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="689" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="36" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="128" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="718"><net_src comp="697" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="130" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="703" pin="4"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="132" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="732"><net_src comp="134" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="136" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="138" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="739"><net_src comp="726" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="745" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="755"><net_src comp="142" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="740" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="144" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="146" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="766"><net_src comp="148" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="776"><net_src comp="150" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="783"><net_src comp="152" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="768" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="154" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="146" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="156" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="772" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="158" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="146" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="807"><net_src comp="797" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="160" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="813" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="54" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="146" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="835"><net_src comp="162" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="837" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="844"><net_src comp="841" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="849"><net_src comp="38" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="332" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="851"><net_src comp="845" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="857"><net_src comp="68" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="442" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="70" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="860"><net_src comp="852" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="866"><net_src comp="98" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="561" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="100" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="869"><net_src comp="861" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="874"><net_src comp="106" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="574" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="582" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="585" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="876" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="887"><net_src comp="628" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="628" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="894"><net_src comp="120" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="648" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="896"><net_src comp="890" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="900"><net_src comp="186" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="905"><net_src comp="192" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="910"><net_src comp="272" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="915"><net_src comp="292" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="920"><net_src comp="303" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="925"><net_src comp="322" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="930"><net_src comp="335" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="935"><net_src comp="380" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="940"><net_src comp="390" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="948"><net_src comp="412" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="953"><net_src comp="418" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="960"><net_src comp="430" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="965"><net_src comp="436" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="970"><net_src comp="459" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="975"><net_src comp="493" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="980"><net_src comp="542" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="985"><net_src comp="565" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="990"><net_src comp="870" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="995"><net_src comp="876" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1000"><net_src comp="588" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1005"><net_src comp="612" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1010"><net_src comp="622" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1015"><net_src comp="631" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1020"><net_src comp="643" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1025"><net_src comp="651" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1030"><net_src comp="660" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1035"><net_src comp="713" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1040"><net_src comp="663" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1045"><net_src comp="577" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1050"><net_src comp="736" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1055"><net_src comp="745" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1060"><net_src comp="252" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1065"><net_src comp="740" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1071"><net_src comp="749" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1076"><net_src comp="759" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1082"><net_src comp="762" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1087"><net_src comp="777" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1092"><net_src comp="787" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1097"><net_src comp="818" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1102"><net_src comp="831" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1107"><net_src comp="837" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1112"><net_src comp="841" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1117"><net_src comp="252" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1122"><net_src comp="255" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1127"><net_src comp="247" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1132"><net_src comp="237" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1137"><net_src comp="242" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_comp | {102 }
	Port: pres_comp | {102 }
	Port: hum_comp | {102 }
 - Input state : 
	Port: compensator : temp_raw | {1 }
	Port: compensator : pres_raw | {1 }
	Port: compensator : hum_raw | {1 }
  - Chain level:
	State 1
		sext_ln23 : 1
		mul_ln23 : 2
		sext_ln24 : 1
		add_ln24 : 2
	State 2
		trunc_ln23_1 : 1
		mul_ln24 : 1
		trunc_ln24_1 : 2
	State 3
		mul_ln24_1 : 1
		trunc_ln24_2 : 2
	State 4
		t_fine : 1
		sext_ln25 : 2
		shl_ln : 2
		add_ln26_1 : 3
		add_ln26 : 4
		trunc_ln2 : 5
		add_ln29 : 2
		sext_ln29_3 : 3
		tmp_4 : 3
		sext_ln30 : 4
		sub_ln30 : 5
		var1_s32 : 2
	State 5
		var2_s64 : 1
		empty : 1
		mul_ln48 : 1
		sext_ln48_1 : 2
		add_ln48 : 3
		sext_ln48_2 : 4
		add_ln48_1 : 5
		trunc_ln8 : 6
		sext_ln48_3 : 1
		sub_ln48 : 2
		tmp_8 : 3
	State 6
		shl_ln1 : 1
		sext_ln40 : 2
		add_ln32 : 1
		sext_ln32 : 2
		var2_s64_2 : 3
		sub_ln40 : 4
		xor_ln48 : 1
		zext_ln48_1 : 1
		mul_ln48_1 : 2
		add_ln48_2 : 3
		tmp_9 : 4
	State 7
		mul_ln33 : 1
		var1_s32_1 : 1
		trunc_ln9 : 2
	State 8
		mul_ln33_1 : 1
		tmp_7 : 2
		mul_ln33_2 : 1
		mul_ln51 : 1
		trunc_ln51_1 : 2
	State 9
		var1_s64 : 1
		mul_ln51_1 : 1
		trunc_ln51_2 : 2
	State 10
		mul_ln34 : 1
		var1_s32_2 : 1
		trunc_ln51 : 2
		tmp_12 : 2
		var1_s32_3 : 3
		icmp_ln53 : 4
		tmp_s : 4
		select_ln53 : 5
	State 11
	State 12
		tmp_11 : 1
		var1_s64_1 : 2
		p_fine : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
		tmp : 1
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		trunc_ln5 : 1
	State 80
		mul_ln41 : 1
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		trunc_ln41_1 : 1
		trunc_ln6 : 1
	State 87
		add_ln43 : 1
		sext_ln43 : 2
		add_ln43_1 : 3
		trunc_ln7 : 4
	State 88
		add_ln43_2 : 1
	State 89
		tmp_2 : 1
		tmp_5 : 1
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		write_ln56 : 1
		write_ln57 : 1
		write_ln58 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   ddiv   |         grp_fu_247        |    0    |   3211  |   3270  |
|----------|---------------------------|---------|---------|---------|
|          |      mul_ln23_fu_272      |    2    |    0    |    33   |
|          |      mul_ln24_fu_316      |    4    |    0    |    33   |
|          |      var2_s64_fu_430      |    2    |    0    |    45   |
|          |        empty_fu_436       |    2    |    0    |    45   |
|          |         grp_fu_577        |    4    |   441   |   256   |
|          |     mul_ln33_1_fu_606     |    2    |    0    |    24   |
|          |     mul_ln33_2_fu_622     |    2    |    0    |    41   |
|    mul   |         grp_fu_663        |    3    |   229   |    83   |
|          |         grp_fu_762        |    3    |   246   |   108   |
|          |         grp_fu_768        |    9    |   441   |   256   |
|          |         grp_fu_772        |    4    |   441   |   256   |
|          |     mul_ln24_1_fu_845     |    1    |    0    |    0    |
|          |      mul_ln33_fu_870      |    1    |    0    |    0    |
|          |     var1_s32_1_fu_876     |    1    |    0    |    0    |
|          |      mul_ln51_fu_883      |    1    |    0    |    0    |
|          |     mul_ln51_1_fu_890     |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  sitodp  |         grp_fu_252        |    0    |   412   |   452   |
|          |         grp_fu_255        |    0    |   412   |   452   |
|----------|---------------------------|---------|---------|---------|
|   sdiv   |         grp_fu_740        |    0    |   779   |   469   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_237        |    11   |   317   |   204   |
|          |         grp_fu_242        |    11   |   317   |   204   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln24_fu_292      |    0    |    0    |    35   |
|          |      add_ln23_fu_298      |    0    |    0    |    39   |
|          |       t_fine_fu_350       |    0    |    0    |    28   |
|          |     add_ln26_1_fu_368     |    0    |    0    |    64   |
|          |      add_ln26_fu_374      |    0    |    0    |    64   |
|          |      add_ln29_fu_390      |    0    |    0    |    29   |
|          |      var1_s32_fu_418      |    0    |    0    |    29   |
|    add   |     add_ln48_1_fu_453     |    0    |    0    |    39   |
|          |      add_ln32_fu_526      |    0    |    0    |    56   |
|          |     var2_s64_2_fu_536     |    0    |    0    |    64   |
|          |      var1_s64_fu_643      |    0    |    0    |    55   |
|          |      add_ln34_fu_721      |    0    |    0    |    70   |
|          |      add_ln43_fu_803      |    0    |    0    |    52   |
|          |     add_ln43_1_fu_813     |    0    |    0    |    71   |
|          |     add_ln43_2_fu_831     |    0    |    0    |    63   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_225        |    0    |   128   |   103   |
|  fptrunc |         grp_fu_229        |    0    |   128   |   103   |
|          |         grp_fu_233        |    0    |   128   |   103   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln30_fu_412      |    0    |    0    |    32   |
|          |      sub_ln48_fu_487      |    0    |    0    |    39   |
|    sub   |      sub_ln39_fu_506      |    0    |    0    |    39   |
|          |      sub_ln40_fu_542      |    0    |    0    |    64   |
|          |     var1_s32_2_fu_672     |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|  select  |     var1_s32_3_fu_689     |    0    |    0    |    31   |
|          |     select_ln53_fu_713    |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln48_fu_555      |    0    |    0    |    22   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln53_fu_697     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_852        |    1    |    0    |    0    |
|          |         grp_fu_861        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  hum_raw_read_read_fu_186 |    0    |    0    |    0    |
|   read   | pres_raw_read_read_fu_192 |    0    |    0    |    0    |
|          | temp_raw_read_read_fu_198 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  write_ln56_write_fu_204  |    0    |    0    |    0    |
|   write  |  write_ln57_write_fu_211  |    0    |    0    |    0    |
|          |  write_ln58_write_fu_218  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      trunc_ln_fu_258      |    0    |    0    |    0    |
|          |      trunc_ln1_fu_278     |    0    |    0    |    0    |
|          |    trunc_ln23_1_fu_303    |    0    |    0    |    0    |
|          |    trunc_ln24_1_fu_322    |    0    |    0    |    0    |
|          |    trunc_ln24_2_fu_335    |    0    |    0    |    0    |
|          |      trunc_ln2_fu_380     |    0    |    0    |    0    |
|          |      trunc_ln8_fu_459     |    0    |    0    |    0    |
|          |        tmp_8_fu_493       |    0    |    0    |    0    |
|          |        tmp_9_fu_565       |    0    |    0    |    0    |
|partselect|      trunc_ln9_fu_588     |    0    |    0    |    0    |
|          |        tmp_7_fu_612       |    0    |    0    |    0    |
|          |    trunc_ln51_1_fu_631    |    0    |    0    |    0    |
|          |    trunc_ln51_2_fu_651    |    0    |    0    |    0    |
|          |        tmp_s_fu_703       |    0    |    0    |    0    |
|          |       tmp_11_fu_726       |    0    |    0    |    0    |
|          |      trunc_ln5_fu_749     |    0    |    0    |    0    |
|          |    trunc_ln41_1_fu_777    |    0    |    0    |    0    |
|          |      trunc_ln6_fu_787     |    0    |    0    |    0    |
|          |      trunc_ln7_fu_818     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      sext_ln23_fu_268     |    0    |    0    |    0    |
|          |      sext_ln24_fu_288     |    0    |    0    |    0    |
|          |     sext_ln24_1_fu_313    |    0    |    0    |    0    |
|          |     sext_ln24_2_fu_332    |    0    |    0    |    0    |
|          |     sext_ln23_1_fu_344    |    0    |    0    |    0    |
|          |     sext_ln24_3_fu_347    |    0    |    0    |    0    |
|          |      sext_ln25_fu_356     |    0    |    0    |    0    |
|          |     sext_ln29_3_fu_396    |    0    |    0    |    0    |
|          |      sext_ln30_fu_408     |    0    |    0    |    0    |
|          |      sext_ln29_fu_424     |    0    |    0    |    0    |
|          |     sext_ln30_2_fu_427    |    0    |    0    |    0    |
|          |      sext_ln47_fu_442     |    0    |    0    |    0    |
|          |     sext_ln48_2_fu_450    |    0    |    0    |    0    |
|          |     sext_ln48_3_fu_483    |    0    |    0    |    0    |
|          |     sext_ln30_1_fu_503    |    0    |    0    |    0    |
|          |      sext_ln40_fu_519     |    0    |    0    |    0    |
|          |       p_cast_fu_523       |    0    |    0    |    0    |
|   sext   |      sext_ln32_fu_532     |    0    |    0    |    0    |
|          |     sext_ln29_1_fu_574    |    0    |    0    |    0    |
|          |      sext_ln48_fu_582     |    0    |    0    |    0    |
|          |     sext_ln29_2_fu_597    |    0    |    0    |    0    |
|          |      sext_ln33_fu_600     |    0    |    0    |    0    |
|          |     sext_ln33_1_fu_603    |    0    |    0    |    0    |
|          |      sext_ln51_fu_628     |    0    |    0    |    0    |
|          |     sext_ln33_2_fu_640    |    0    |    0    |    0    |
|          |     sext_ln51_1_fu_648    |    0    |    0    |    0    |
|          |     sext_ln33_3_fu_660    |    0    |    0    |    0    |
|          |     sext_ln51_2_fu_669    |    0    |    0    |    0    |
|          |      sext_ln26_fu_745     |    0    |    0    |    0    |
|          |      sext_ln41_fu_759     |    0    |    0    |    0    |
|          |     sext_ln41_1_fu_797    |    0    |    0    |    0    |
|          |      sext_ln42_fu_800     |    0    |    0    |    0    |
|          |      sext_ln43_fu_809     |    0    |    0    |    0    |
|          |     sext_ln43_1_fu_828    |    0    |    0    |    0    |
|          |     sext_ln43_2_fu_837    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       shl_ln_fu_360       |    0    |    0    |    0    |
|          |        tmp_4_fu_400       |    0    |    0    |    0    |
|bitconcatenate|     shl_ln48_1_fu_469     |    0    |    0    |    0    |
|          |     shl_ln48_2_fu_476     |    0    |    0    |    0    |
|          |       shl_ln1_fu_511      |    0    |    0    |    0    |
|          |     and_ln48_1_fu_548     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    shl   |      shl_ln48_fu_445      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln48_1_fu_561    |    0    |    0    |    0    |
|   zext   |      zext_ln48_fu_585     |    0    |    0    |    0    |
|          |     var1_s64_1_fu_736     |    0    |    0    |    0    |
|          |      zext_ln54_fu_841     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln51_fu_677     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|       tmp_12_fu_681       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    66   |   7630  |   7599  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln24_reg_912  |   29   |
|   add_ln29_reg_937  |   22   |
| add_ln43_2_reg_1099 |   57   |
|    empty_reg_962    |   48   |
| hum_raw_read_reg_897|   32   |
|   mul_ln23_reg_907  |   32   |
| mul_ln33_2_reg_1007 |   48   |
|   mul_ln33_reg_987  |   35   |
|  mul_ln34_reg_1037  |   63   |
|  mul_ln40_reg_1042  |   64   |
|  mul_ln41_reg_1079  |   64   |
|   p_fine_reg_1062   |   64   |
|pres_raw_read_reg_902|   32   |
| select_ln53_reg_1032|   17   |
|  sext_ln26_reg_1052 |   32   |
| sext_ln33_3_reg_1027|   63   |
|  sext_ln41_reg_1073 |   64   |
| sext_ln43_2_reg_1104|   64   |
|   sub_ln30_reg_945  |   26   |
|   sub_ln40_reg_977  |   64   |
|    tmp_1_reg_1124   |   64   |
|    tmp_2_reg_1114   |   64   |
|    tmp_3_reg_1129   |   64   |
|    tmp_5_reg_1119   |   64   |
|    tmp_6_reg_1134   |   64   |
|    tmp_7_reg_1002   |   45   |
|    tmp_8_reg_972    |   17   |
|    tmp_9_reg_982    |   17   |
|     tmp_reg_1057    |   64   |
| trunc_ln23_1_reg_917|   21   |
| trunc_ln24_1_reg_922|   20   |
| trunc_ln24_2_reg_927|   13   |
|  trunc_ln2_reg_932  |   16   |
|trunc_ln41_1_reg_1084|   39   |
|trunc_ln51_1_reg_1012|   25   |
|trunc_ln51_2_reg_1022|   28   |
|  trunc_ln5_reg_1068 |   51   |
|  trunc_ln6_reg_1089 |   45   |
|  trunc_ln7_reg_1094 |   56   |
|  trunc_ln8_reg_967  |   17   |
|  trunc_ln9_reg_997  |   17   |
|  var1_s32_1_reg_992 |   32   |
|   var1_s32_reg_950  |   22   |
| var1_s64_1_reg_1047 |   64   |
|  var1_s64_reg_1017  |   48   |
|   var2_s64_reg_957  |   48   |
|  zext_ln54_reg_1109 |   32   |
+---------------------+--------+
|        Total        |  1977  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_252 |  p0  |   4  |  57  |   228  ||    21   |
| grp_fu_255 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_663 |  p1  |   2  |  48  |   96   ||    9    |
| grp_fu_740 |  p1  |   2  |  31  |   62   ||    9    |
| grp_fu_762 |  p1  |   2  |  51  |   102  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   522  ||  8.4095 ||    57   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   66   |    -   |  7630  |  7599  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |  1977  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   66   |    8   |  9607  |  7656  |
+-----------+--------+--------+--------+--------+
