#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 10 13:48:18 2019
# Process ID: 11672
# Current directory: C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5852 C:\Users\SET253-19U.HCCMAIN\Documents\GitHub\ENES247\lab9-StopWatch\lab9_1_1\iporfirio_9_1_1\iporfirio_9_1_1.xpr
# Log file: C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/vivado.log
# Journal file: C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 714.523 ; gain = 132.238
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'claadder_gate_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj claadder_gate_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 68662a0fc8cb4f17849965af29775bc2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot claadder_gate_tb_behav xil_defaultlib.claadder_gate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "claadder_gate_tb_behav -key {Behavioral:sim_1:Functional:claadder_gate_tb} -tclbatch {claadder_gate_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source claadder_gate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a=4, b=a, cin=0, expected s=e, count=0, got s=e, count=0, at time=               30000
a=5, b=9, cin=0, expected s=e, count=0, got s=e, count=0, at time=               60000
a=7, b=7, cin=0, expected s=e, count=0, got s=e, count=0, at time=               90000
a=a, b=4, cin=0, expected s=e, count=0, got s=e, count=0, at time=              120000
a=e, b=0, cin=0, expected s=e, count=0, got s=e, count=0, at time=              150000
a=8, b=3, cin=1, expected s=c, count=0, got s=c, count=0, at time=              180000
a=6, b=5, cin=1, expected s=c, count=0, got s=c, count=0, at time=              210000
a=3, b=8, cin=1, expected s=c, count=0, got s=c, count=0, at time=              240000
a=f, b=c, cin=1, expected s=c, count=1, got s=c, count=1, at time=              270000
Simulation Done
Test Passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'claadder_gate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 729.805 ; gain = 13.477
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-1
Top: claadder_gate
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 825.340 ; gain = 71.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'claadder_gate' [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate.v:6]
INFO: [Synth 8-6157] synthesizing module 'fulladder_with_pg_gate' [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/fulladder_with_pg_gate.v:6]
	Parameter AND_DELAY bound to: 3 - type: integer 
	Parameter OR_DELAY bound to: 3 - type: integer 
	Parameter XOR_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fulladder_with_pg_gate' (1#1) [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/fulladder_with_pg_gate.v:6]
INFO: [Synth 8-6157] synthesizing module 'cla_gate' [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/cla_gate.v:6]
	Parameter AND_DELAY bound to: 3 - type: integer 
	Parameter OR_DELAY bound to: 3 - type: integer 
	Parameter XOR_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cla_gate' (2#1) [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/cla_gate.v:6]
INFO: [Synth 8-6155] done synthesizing module 'claadder_gate' (3#1) [C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 879.922 ; gain = 126.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 879.922 ; gain = 126.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 879.922 ; gain = 126.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.273 ; gain = 549.660
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.273 ; gain = 549.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 15:02:13 2019...
