// Seed: 819805927
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    output tri1 id_14,
    output uwire id_15,
    input supply1 id_16
);
  logic [-1 : -1 'd0] id_18;
  and primCall (id_1, id_12, id_13, id_16, id_18, id_3, id_8, id_9);
  module_0 modCall_1 ();
endmodule
