

================================================================
== Vitis HLS Report for 'top_graph_top_rfi_C'
================================================================
* Date:           Thu Jul  6 01:41:46 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |   min  | max |   Type   |
    +---------+---------+----------+----------+--------+-----+----------+
    |   868460|        ?|  8.685 ms|         ?|  868461|   -1|  dataflow|
    +---------+---------+----------+----------+--------+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln206 = call void @Brd_Acq_Im, i64 %raw_data_im_i_stream, i64 %raw_data_im_o_stream, i64 %raw_data_im_1_o_stream, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" [top_graph_top_rfi_C.cpp:206]   --->   Operation 13 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln207 = call void @Brd_Acq_Real, i64 %raw_data_real_i_stream, i64 %raw_data_real_o_stream, i64 %raw_data_real_1_o_stream, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" [top_graph_top_rfi_C.cpp:207]   --->   Operation 14 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln206 = call void @Brd_Acq_Im, i64 %raw_data_im_i_stream, i64 %raw_data_im_o_stream, i64 %raw_data_im_1_o_stream, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" [top_graph_top_rfi_C.cpp:206]   --->   Operation 15 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln207 = call void @Brd_Acq_Real, i64 %raw_data_real_i_stream, i64 %raw_data_real_o_stream, i64 %raw_data_real_1_o_stream, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" [top_graph_top_rfi_C.cpp:207]   --->   Operation 16 'call' 'call_ln207' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln211 = call void @MADCpt<2048, 3, double>, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in" [top_graph_top_rfi_C.cpp:211]   --->   Operation 17 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln218 = call void @STDCpt<2048, 3, double>, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in" [top_graph_top_rfi_C.cpp:218]   --->   Operation 18 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln211 = call void @MADCpt<2048, 3, double>, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in" [top_graph_top_rfi_C.cpp:211]   --->   Operation 19 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln218 = call void @STDCpt<2048, 3, double>, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in" [top_graph_top_rfi_C.cpp:218]   --->   Operation 20 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln225 = call void @Brd_MAD_R, i64 %mad_R_o_stream, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i" [top_graph_top_rfi_C.cpp:225]   --->   Operation 21 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln232 = call void @Brd_STD_R, i64 %std_R_o_stream, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i" [top_graph_top_rfi_C.cpp:232]   --->   Operation 22 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln239 = call void @Brd_MAD_I, i64 %mad_I_o_stream, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i" [top_graph_top_rfi_C.cpp:239]   --->   Operation 23 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln246 = call void @Brd_STD_I, i64 %std_I_o_stream, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i" [top_graph_top_rfi_C.cpp:246]   --->   Operation 24 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln225 = call void @Brd_MAD_R, i64 %mad_R_o_stream, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i" [top_graph_top_rfi_C.cpp:225]   --->   Operation 25 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln232 = call void @Brd_STD_R, i64 %std_R_o_stream, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i" [top_graph_top_rfi_C.cpp:232]   --->   Operation 26 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln239 = call void @Brd_MAD_I, i64 %mad_I_o_stream, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i" [top_graph_top_rfi_C.cpp:239]   --->   Operation 27 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln246 = call void @Brd_STD_I, i64 %std_I_o_stream, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i" [top_graph_top_rfi_C.cpp:246]   --->   Operation 28 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln253 = call void @RFIFilter<0, 2048, double>, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:253]   --->   Operation 29 'call' 'call_ln253' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln253 = call void @RFIFilter<0, 2048, double>, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:253]   --->   Operation 30 'call' 'call_ln253' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln257 = call void @Brd_Res_Real, i64 %filtered_real_1_o_stream, i64 %filtered_real_0_o_stream, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in" [top_graph_top_rfi_C.cpp:257]   --->   Operation 31 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln258 = call void @Brd_Res_Im, i64 %filtered_im_1_o_stream, i64 %filtered_im_0_o_stream, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:258]   --->   Operation 32 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln257 = call void @Brd_Res_Real, i64 %filtered_real_1_o_stream, i64 %filtered_real_0_o_stream, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in" [top_graph_top_rfi_C.cpp:257]   --->   Operation 33 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln258 = call void @Brd_Res_Im, i64 %filtered_im_1_o_stream, i64 %filtered_im_0_o_stream, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in" [top_graph_top_rfi_C.cpp:258]   --->   Operation 34 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_3"   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i"   --->   Operation 37 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_str, i32 1, void @p_str, void @p_str, i32 8156, i32 8156, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"   --->   Operation 38 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i"   --->   Operation 39 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i"   --->   Operation 40 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_str, i32 1, void @p_str, void @p_str, i32 8156, i32 8156, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i"   --->   Operation 41 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i"   --->   Operation 42 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i"   --->   Operation 43 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i"   --->   Operation 44 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i"   --->   Operation 45 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 46 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in"   --->   Operation 47 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in"   --->   Operation 48 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in"   --->   Operation 49 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_STD_Computation_std_I_o_Brd_STD_I_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in"   --->   Operation 50 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_STD_Computation_std_R_o_Brd_STD_R_in_str, i32 1, void @p_str, void @p_str, i32 4078, i32 4078, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in"   --->   Operation 51 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_i_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_real_i_stream"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_i_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_im_i_stream"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_im_o_stream"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_real_o_stream"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mad_R_o_stream"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_real_1_o_stream"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %std_R_o_stream"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %raw_data_im_1_o_stream"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mad_I_o_stream"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %std_I_o_stream"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_im_0_o_stream"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_real_0_o_stream"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_im_1_o_stream"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_stream, void @empty_13, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %filtered_real_1_o_stream"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_R_o_Brd_STD_R_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_STD_Computation_std_I_o_Brd_STD_I_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [top_graph_top_rfi_C.cpp:259]   --->   Operation 98 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
