# ğŸš€ RTL to GDSII Implementation using OpenLANE  
### VSD Squadron â€“ RTL to GDS Flow

---

## ğŸ“Œ Project Overview

This repository documents my hands-on implementation of the complete **RTL to GDSII ASIC design flow** using the OpenLANE framework as part of the VSD Squadron program.

The goal of this project is to convert a Register Transfer Level (RTL) design into a manufacturable GDSII layout while ensuring:

- âœ… No Design Rule Check (DRC) violations  
- âœ… No Layout vs Schematic (LVS) mismatches  
- âœ… No Timing Violations  
- âœ… Clean final GDSII output  

This project demonstrates understanding of modern ASIC Physical Design using open-source EDA tools.

---

## ğŸ—ï¸ Complete RTL to GDSII Flow

```
RTL â†’ Synthesis â†’ Floorplanning â†’ Placement â†’ CTS â†’ Routing â†’ Signoff â†’ GDSII
```

---

## ğŸ”¹ 1ï¸âƒ£ RTL Synthesis

- Converts RTL (Verilog) into a gate-level netlist
- Maps logic to Standard Cell Library (Sky130 SCL)
- Performs logic optimization
- Generates synthesized netlist

**Tool Used:** Yosys (via OpenLANE)

---

## ğŸ”¹ 2ï¸âƒ£ Floorplanning

- Defines die area and core area
- IO pin placement
- Power planning (VDD/VSS distribution)
- Macro placement (if present)

**Objective:**
- Efficient silicon utilization  
- Robust power distribution  
- Minimal congestion  

---

## ğŸ”¹ 3ï¸âƒ£ Placement

- Global Placement
- Detailed Placement
- Post-placement optimization

**Goals:**
- Minimize wirelength  
- Improve timing slack  
- Reduce congestion  

---

## ğŸ”¹ 4ï¸âƒ£ Clock Tree Synthesis (CTS)

- Creates clock distribution network
- Inserts buffers to reduce skew
- Balances clock latency across flip-flops

**Objective:**  
Ensure stable and synchronized clock delivery to all sequential elements.

---

## ğŸ”¹ 5ï¸âƒ£ Routing

- Global Routing
- Detailed Routing
- Metal layer interconnections

**Handles:**

- Congestion management  
- Antenna violations  
- Signal optimization  

---

## ğŸ”¹ 6ï¸âƒ£ Antenna Rule Fixing

Metal wires during fabrication can accumulate charge and damage transistor gates.

**Solutions implemented:**

- Antenna diode insertion  
- Layer hopping (bridging)  
- Automatic antenna checking using Magic  

---

## ğŸ”¹ 7ï¸âƒ£ Signoff Verification

### âœ… Physical Verification

- **DRC (Design Rule Check)** â€“ Magic  
- **LVS (Layout vs Schematic)** â€“ Magic + Netgen  

### âœ… Timing Verification

- Static Timing Analysis (STA)  
- Tool: OpenSTA  

### âœ… Parasitic Extraction

- RC extraction (SPEF generation)  
- Tool: Magic  

---

## ğŸ”¹ 8ï¸âƒ£ Logic Equivalence Check (LEC)

Ensures functional equivalence between:

- Pre-CTS netlist  
- Post-CTS netlist  
- Post-routing netlist  

Verifies that optimizations do not alter logical functionality.

---

## ğŸ›  Tools Used

| Stage | Tool |
|-------|------|
| Synthesis | Yosys |
| Floorplan & Placement | OpenROAD |
| Routing | OpenROAD |
| DRC | Magic |
| LVS | Netgen |
| STA | OpenSTA |
| Flow Automation | OpenLANE |
| PDK | Sky130 |

---

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ design/
â”‚   â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ config.tcl
â”‚   â”œâ”€â”€ runs/
â”‚   â”œâ”€â”€ reports/
â”‚   â””â”€â”€ results/
â”œâ”€â”€ images/
â””â”€â”€ README.md
```

---

## ğŸ¯ Learning Outcomes

Through this project, I gained practical exposure to:

- Complete ASIC Backend Flow
- Standard Cell based physical design
- Timing closure techniques
- Power planning fundamentals
- Antenna rule handling
- DRC & LVS debugging
- Parasitic extraction & STA analysis
- Open-source tape-out methodology

---

## ğŸš€ Current Status

ğŸŸ¢ Ongoing â€“ Design exploration and optimization in progress.

---

## ğŸ‘¨â€ğŸ’» Author

**Sandy**  
ECE Undergraduate  
Aspiring VLSI / ASIC Physical Design Engineer  
