

================================================================
== Vivado HLS Report for 'response_f'
================================================================
* Date:           Tue Nov 13 22:51:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.782|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i248* @metadataBuffer_rf_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1021, i32 0, i32 0, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, [1 x i8]* @p_str1024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @valueBuffer_rf_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str979, i32 0, i32 0, [1 x i8]* @p_str980, [1 x i8]* @p_str981, [1 x i8]* @p_str982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str983, [1 x i8]* @p_str984)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merge_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str965, i32 0, i32 0, [1 x i8]* @p_str966, [1 x i8]* @p_str967, [1 x i8]* @p_str968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str969, [1 x i8]* @p_str970)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str137) nounwind" [sources/responseFormatter/binResponse.cpp:66]   --->   Operation 5 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1) nounwind" [sources/responseFormatter/binResponse.cpp:71]   --->   Operation 6 'nbwritereq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %response_f.exit" [sources/responseFormatter/binResponse.cpp:71]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i248P(i248* @metadataBuffer_rf_V_s, i32 1) nounwind" [sources/responseFormatter/binResponse.cpp:71]   --->   Operation 8 'nbwritereq' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %response_f.exit" [sources/responseFormatter/binResponse.cpp:71]   --->   Operation 9 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @valueStoreDram2merge_1, i32 1) nounwind"   --->   Operation 10 'nbreadreq' 'tmp_8' <Predicate = (tmp & tmp_7)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %response_f.exit" [sources/responseFormatter/binResponse.cpp:71]   --->   Operation 11 'br' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "%tmp31 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1) nounwind"   --->   Operation 12 'read' 'tmp31' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i256 %tmp31 to i124" [sources/valueStore/../globals.h:104->sources/responseFormatter/binResponse.cpp:73]   --->   Operation 13 'trunc' 'tmp_92' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp31, i32 124)" [sources/valueStore/../globals.h:104->sources/responseFormatter/binResponse.cpp:73]   --->   Operation 14 'bitselect' 'tmp_93' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp31, i32 126)" [sources/valueStore/../globals.h:104->sources/responseFormatter/binResponse.cpp:73]   --->   Operation 15 'bitselect' 'tmp_94' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp31, i32 127)" [sources/valueStore/../globals.h:104->sources/responseFormatter/binResponse.cpp:73]   --->   Operation 16 'bitselect' 'tmp_95' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp31, i32 128, i32 191) nounwind" [sources/valueStore/../globals.h:104->sources/responseFormatter/binResponse.cpp:73]   --->   Operation 17 'partselect' 'tmp_V' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inWordCounter_V_load = load i2* @inWordCounter_V, align 1" [sources/responseFormatter/binResponse.cpp:74]   --->   Operation 18 'load' 'inWordCounter_V_load' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%tmp_i = icmp eq i2 %inWordCounter_V_load, 0" [sources/responseFormatter/binResponse.cpp:74]   --->   Operation 19 'icmp' 'tmp_i' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%or_cond_i = and i1 %tmp_93, %tmp_i" [sources/responseFormatter/binResponse.cpp:74]   --->   Operation 20 'and' 'or_cond_i' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = load i248* @bf_metadataTempBuffe, align 16" [sources/responseFormatter/binResponse.cpp:75]   --->   Operation 21 'load' 'p_Val2_s' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %3, label %._crit_edge5.i" [sources/responseFormatter/binResponse.cpp:74]   --->   Operation 22 'br' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "br i1 %tmp_i, label %._crit_edge8.i, label %5" [sources/responseFormatter/binResponse.cpp:80]   --->   Operation 23 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i)> <Delay = 0.92>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %inWordCounter_V_load, i32 1)" [sources/responseFormatter/binResponse.cpp:81]   --->   Operation 24 'bitselect' 'tmp_96' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "br i1 %tmp_96, label %._crit_edge9.i, label %6" [sources/responseFormatter/binResponse.cpp:81]   --->   Operation 25 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.85>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_12 = call i248 @llvm.part.set.i248.i124(i248 %p_Val2_s, i124 %tmp_92, i32 124, i32 247) nounwind" [sources/responseFormatter/binResponse.cpp:82]   --->   Operation 26 'partset' 'p_Result_12' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "store i248 %p_Result_12, i248* @bf_metadataTempBuffe, align 16" [sources/responseFormatter/binResponse.cpp:82]   --->   Operation 27 'store' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96)> <Delay = 0.85>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%tmp_53_i = icmp eq i2 %inWordCounter_V_load, 1" [sources/responseFormatter/binResponse.cpp:83]   --->   Operation 28 'icmp' 'tmp_53_i' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96)> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_53_i, label %7, label %._crit_edge10.i" [sources/responseFormatter/binResponse.cpp:83]   --->   Operation 29 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i248P(i248* @metadataBuffer_rf_V_s, i248 %p_Result_12) nounwind" [sources/responseFormatter/binResponse.cpp:84]   --->   Operation 30 'write' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96 & tmp_53_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [sources/responseFormatter/binResponse.cpp:84]   --->   Operation 31 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96 & tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%tmp_54_i = add i2 %inWordCounter_V_load, 1" [sources/responseFormatter/binResponse.cpp:85]   --->   Operation 32 'add' 'tmp_54_i' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96 & !tmp_95)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "br label %._crit_edge9.i" [sources/responseFormatter/binResponse.cpp:86]   --->   Operation 33 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_96)> <Delay = 0.85>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inWordCounter_V_flag = phi i1 [ true, %._crit_edge10.i ], [ false, %5 ]"   --->   Operation 34 'phi' 'inWordCounter_V_flag' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inWordCounter_V_new_s = phi i2 [ %tmp_54_i, %._crit_edge10.i ], [ undef, %5 ]" [sources/responseFormatter/binResponse.cpp:85]   --->   Operation 35 'phi' 'inWordCounter_V_new_s' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & !tmp_95)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_94, label %8, label %._crit_edge11.i" [sources/responseFormatter/binResponse.cpp:87]   --->   Operation 36 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V, i64 %tmp_V) nounwind" [sources/responseFormatter/binResponse.cpp:88]   --->   Operation 37 'write' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & tmp_94)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [sources/responseFormatter/binResponse.cpp:88]   --->   Operation 38 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i & tmp_94)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%p_inWordCounter_V_fla = or i1 %tmp_95, %inWordCounter_V_flag" [sources/responseFormatter/binResponse.cpp:89]   --->   Operation 39 'or' 'p_inWordCounter_V_fla' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.49ns)   --->   "%p_inWordCounter_V_new = select i1 %tmp_95, i2 0, i2 %inWordCounter_V_new_s" [sources/responseFormatter/binResponse.cpp:89]   --->   Operation 40 'select' 'p_inWordCounter_V_new' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.92ns)   --->   "br label %._crit_edge8.i" [sources/responseFormatter/binResponse.cpp:92]   --->   Operation 41 'br' <Predicate = (tmp & tmp_7 & tmp_8 & !or_cond_i & !tmp_i)> <Delay = 0.92>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = call i248 @llvm.part.set.i248.i124(i248 %p_Val2_s, i124 %tmp_92, i32 0, i32 123) nounwind" [sources/responseFormatter/binResponse.cpp:75]   --->   Operation 42 'partset' 'p_Result_s' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.85ns)   --->   "store i248 %p_Result_s, i248* @bf_metadataTempBuffe, align 16" [sources/responseFormatter/binResponse.cpp:75]   --->   Operation 43 'store' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i)> <Delay = 0.85>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_94, label %4, label %._crit_edge7.i" [sources/responseFormatter/binResponse.cpp:76]   --->   Operation 44 'br' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V, i64 %tmp_V) nounwind" [sources/responseFormatter/binResponse.cpp:77]   --->   Operation 45 'write' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i & tmp_94)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [sources/responseFormatter/binResponse.cpp:77]   --->   Operation 46 'br' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i & tmp_94)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.92ns)   --->   "br label %._crit_edge8.i" [sources/responseFormatter/binResponse.cpp:79]   --->   Operation 47 'br' <Predicate = (tmp & tmp_7 & tmp_8 & or_cond_i)> <Delay = 0.92>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inWordCounter_V_flag_1 = phi i1 [ true, %._crit_edge7.i ], [ false, %._crit_edge5.i ], [ %p_inWordCounter_V_fla, %._crit_edge11.i ]" [sources/responseFormatter/binResponse.cpp:89]   --->   Operation 48 'phi' 'inWordCounter_V_flag_1' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inWordCounter_V_new_1 = phi i2 [ 1, %._crit_edge7.i ], [ undef, %._crit_edge5.i ], [ %p_inWordCounter_V_new, %._crit_edge11.i ]" [sources/responseFormatter/binResponse.cpp:89]   --->   Operation 49 'phi' 'inWordCounter_V_new_1' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %inWordCounter_V_flag_1, label %mergeST.i, label %.new.i" [sources/responseFormatter/binResponse.cpp:89]   --->   Operation 50 'br' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i2 %inWordCounter_V_new_1, i2* @inWordCounter_V, align 1" [sources/responseFormatter/binResponse.cpp:78]   --->   Operation 51 'store' <Predicate = (tmp & tmp_7 & tmp_8 & inWordCounter_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br label %.new.i"   --->   Operation 52 'br' <Predicate = (tmp & tmp_7 & tmp_8 & inWordCounter_V_flag_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br label %response_f.exit" [sources/responseFormatter/binResponse.cpp:93]   --->   Operation 53 'br' <Predicate = (tmp & tmp_7 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ valueBuffer_rf_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ metadataBuffer_rf_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ valueStoreDram2merge_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ inWordCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bf_metadataTempBuffe]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2             (specinterface) [ 00]
StgValue_3             (specinterface) [ 00]
StgValue_4             (specinterface) [ 00]
StgValue_5             (specpipeline ) [ 00]
tmp                    (nbwritereq   ) [ 01]
StgValue_7             (br           ) [ 00]
tmp_7                  (nbwritereq   ) [ 01]
StgValue_9             (br           ) [ 00]
tmp_8                  (nbreadreq    ) [ 01]
StgValue_11            (br           ) [ 00]
tmp31                  (read         ) [ 00]
tmp_92                 (trunc        ) [ 00]
tmp_93                 (bitselect    ) [ 00]
tmp_94                 (bitselect    ) [ 01]
tmp_95                 (bitselect    ) [ 01]
tmp_V                  (partselect   ) [ 00]
inWordCounter_V_load   (load         ) [ 00]
tmp_i                  (icmp         ) [ 01]
or_cond_i              (and          ) [ 01]
p_Val2_s               (load         ) [ 00]
StgValue_22            (br           ) [ 00]
StgValue_23            (br           ) [ 00]
tmp_96                 (bitselect    ) [ 01]
StgValue_25            (br           ) [ 00]
p_Result_12            (partset      ) [ 00]
StgValue_27            (store        ) [ 00]
tmp_53_i               (icmp         ) [ 01]
StgValue_29            (br           ) [ 00]
StgValue_30            (write        ) [ 00]
StgValue_31            (br           ) [ 00]
tmp_54_i               (add          ) [ 00]
StgValue_33            (br           ) [ 00]
inWordCounter_V_flag   (phi          ) [ 00]
inWordCounter_V_new_s  (phi          ) [ 00]
StgValue_36            (br           ) [ 00]
StgValue_37            (write        ) [ 00]
StgValue_38            (br           ) [ 00]
p_inWordCounter_V_fla  (or           ) [ 00]
p_inWordCounter_V_new  (select       ) [ 00]
StgValue_41            (br           ) [ 00]
p_Result_s             (partset      ) [ 00]
StgValue_43            (store        ) [ 00]
StgValue_44            (br           ) [ 00]
StgValue_45            (write        ) [ 00]
StgValue_46            (br           ) [ 00]
StgValue_47            (br           ) [ 00]
inWordCounter_V_flag_1 (phi          ) [ 01]
inWordCounter_V_new_1  (phi          ) [ 00]
StgValue_50            (br           ) [ 00]
StgValue_51            (store        ) [ 00]
StgValue_52            (br           ) [ 00]
StgValue_53            (br           ) [ 00]
StgValue_54            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="valueBuffer_rf_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valueBuffer_rf_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="metadataBuffer_rf_V_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metadataBuffer_rf_V_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="valueStoreDram2merge_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valueStoreDram2merge_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inWordCounter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inWordCounter_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bf_metadataTempBuffe">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_metadataTempBuffe"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1021"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1022"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1023"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1024"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1025"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1026"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str979"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str980"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str981"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str982"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str983"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str984"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str965"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str966"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str967"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str968"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str969"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str970"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i248P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i248.i124"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i248P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_nbwritereq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_7_nbwritereq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="248" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_8_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="256" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp31_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="256" slack="0"/>
<pin id="132" dir="0" index="1" bw="256" slack="0"/>
<pin id="133" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp31/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_30_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="248" slack="0"/>
<pin id="139" dir="0" index="2" bw="248" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 StgValue_45/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="inWordCounter_V_flag_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inWordCounter_V_flag (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="inWordCounter_V_flag_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inWordCounter_V_flag/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="inWordCounter_V_new_s_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="inWordCounter_V_new_s (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="inWordCounter_V_new_s_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inWordCounter_V_new_s/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="inWordCounter_V_flag_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inWordCounter_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="inWordCounter_V_flag_1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="1" slack="0"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inWordCounter_V_flag_1/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="inWordCounter_V_new_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="inWordCounter_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="inWordCounter_V_new_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="2" slack="0"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inWordCounter_V_new_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_92_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="256" slack="0"/>
<pin id="199" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_93_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="256" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_94_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="256" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_95_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="256" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="256" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="0" index="3" bw="9" slack="0"/>
<pin id="230" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inWordCounter_V_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inWordCounter_V_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_cond_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Val2_s_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="248" slack="0"/>
<pin id="254" dir="1" index="1" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_96_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="248" slack="0"/>
<pin id="266" dir="0" index="1" bw="248" slack="0"/>
<pin id="267" dir="0" index="2" bw="124" slack="0"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="0" index="4" bw="9" slack="0"/>
<pin id="270" dir="1" index="5" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="StgValue_27_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="248" slack="0"/>
<pin id="279" dir="0" index="1" bw="248" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_53_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_54_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54_i/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_inWordCounter_V_fla_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_inWordCounter_V_fla/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_inWordCounter_V_new_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="2" slack="0"/>
<pin id="307" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inWordCounter_V_new/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="248" slack="0"/>
<pin id="314" dir="0" index="1" bw="248" slack="0"/>
<pin id="315" dir="0" index="2" bw="124" slack="0"/>
<pin id="316" dir="0" index="3" bw="1" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="0"/>
<pin id="318" dir="1" index="5" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="StgValue_43_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="248" slack="0"/>
<pin id="326" dir="0" index="1" bw="248" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_51_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="94" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="102" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="98" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="170"><net_src comp="100" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="182"><net_src comp="96" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="98" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="130" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="130" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="130" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="130" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="231"><net_src comp="78" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="130" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="235"><net_src comp="225" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="201" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="236" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="197" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="275"><net_src comp="90" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="276"><net_src comp="264" pin="5"/><net_sink comp="136" pin=2"/></net>

<net id="281"><net_src comp="264" pin="5"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="236" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="236" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="92" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="300"><net_src comp="217" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="153" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="308"><net_src comp="217" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="164" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="187" pin=4"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="252" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="197" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="323"><net_src comp="104" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="328"><net_src comp="312" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="187" pin="6"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="330" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: valueBuffer_rf_V_V | {1 }
	Port: metadataBuffer_rf_V_s | {1 }
	Port: inWordCounter_V | {1 }
	Port: bf_metadataTempBuffe | {1 }
 - Input state : 
	Port: response_f : valueStoreDram2merge_1 | {1 }
	Port: response_f : inWordCounter_V | {1 }
	Port: response_f : bf_metadataTempBuffe | {1 }
  - Chain level:
	State 1
		tmp_i : 1
		or_cond_i : 2
		StgValue_22 : 2
		StgValue_23 : 2
		tmp_96 : 1
		StgValue_25 : 2
		p_Result_12 : 1
		StgValue_27 : 2
		tmp_53_i : 1
		StgValue_29 : 2
		StgValue_30 : 2
		tmp_54_i : 1
		inWordCounter_V_flag : 3
		inWordCounter_V_new_s : 3
		StgValue_36 : 1
		StgValue_37 : 1
		p_inWordCounter_V_fla : 4
		p_inWordCounter_V_new : 4
		p_Result_s : 1
		StgValue_43 : 2
		StgValue_44 : 1
		StgValue_45 : 1
		inWordCounter_V_flag_1 : 4
		inWordCounter_V_new_1 : 5
		StgValue_50 : 5
		StgValue_51 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |         tmp_i_fu_240         |    0    |    8    |
|          |        tmp_53_i_fu_283       |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |        tmp_54_i_fu_289       |    0    |    10   |
|----------|------------------------------|---------|---------|
|    and   |       or_cond_i_fu_246       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    | p_inWordCounter_V_fla_fu_296 |    0    |    2    |
|----------|------------------------------|---------|---------|
|  select  | p_inWordCounter_V_new_fu_303 |    0    |    2    |
|----------|------------------------------|---------|---------|
|nbwritereq|     tmp_nbwritereq_fu_106    |    0    |    0    |
|          |    tmp_7_nbwritereq_fu_114   |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|    tmp_8_nbreadreq_fu_122    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |       tmp31_read_fu_130      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_30_write_fu_136   |    0    |    0    |
|          |       grp_write_fu_143       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_92_fu_197        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_93_fu_201        |    0    |    0    |
| bitselect|         tmp_94_fu_209        |    0    |    0    |
|          |         tmp_95_fu_217        |    0    |    0    |
|          |         tmp_96_fu_256        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_V_fu_225         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  partset |      p_Result_12_fu_264      |    0    |    0    |
|          |       p_Result_s_fu_312      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    32   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|inWordCounter_V_flag_1_reg_171|    1   |
| inWordCounter_V_flag_reg_150 |    1   |
| inWordCounter_V_new_1_reg_184|    2   |
| inWordCounter_V_new_s_reg_161|    2   |
+------------------------------+--------+
|             Total            |    6   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   32   |
+-----------+--------+--------+
