<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p76" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_76{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_76{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_76{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_76{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_76{left:69px;bottom:559px;}
#t6_76{left:95px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_76{left:69px;bottom:536px;}
#t8_76{left:95px;bottom:539px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_76{left:69px;bottom:513px;}
#ta_76{left:95px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_76{left:95px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_76{left:69px;bottom:473px;}
#td_76{left:95px;bottom:477px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#te_76{left:95px;bottom:460px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_76{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_76{left:69px;bottom:417px;}
#th_76{left:95px;bottom:420px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#ti_76{left:95px;bottom:403px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tj_76{left:69px;bottom:377px;}
#tk_76{left:95px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tl_76{left:95px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_76{left:95px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_76{left:69px;bottom:320px;}
#to_76{left:95px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_76{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_76{left:95px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tr_76{left:69px;bottom:264px;}
#ts_76{left:95px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tt_76{left:95px;bottom:250px;letter-spacing:-0.12px;}
#tu_76{left:69px;bottom:224px;}
#tv_76{left:95px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_76{left:95px;bottom:211px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tx_76{left:69px;bottom:184px;}
#ty_76{left:95px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tz_76{left:95px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t10_76{left:69px;bottom:145px;}
#t11_76{left:95px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t12_76{left:95px;bottom:131px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t13_76{left:95px;bottom:114px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_76{left:273px;bottom:1072px;letter-spacing:0.13px;word-spacing:0.01px;}
#t15_76{left:359px;bottom:1072px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t16_76{left:90px;bottom:1050px;letter-spacing:-0.14px;}
#t17_76{left:238px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t18_76{left:415px;bottom:1050px;letter-spacing:-0.12px;}
#t19_76{left:635px;bottom:1050px;letter-spacing:-0.17px;}
#t1a_76{left:77px;bottom:1025px;letter-spacing:-0.16px;}
#t1b_76{left:170px;bottom:1025px;letter-spacing:-0.12px;}
#t1c_76{left:408px;bottom:1025px;letter-spacing:-0.13px;}
#t1d_76{left:484px;bottom:1025px;letter-spacing:-0.11px;}
#t1e_76{left:484px;bottom:1008px;letter-spacing:-0.1px;}
#t1f_76{left:77px;bottom:984px;letter-spacing:-0.11px;}
#t1g_76{left:170px;bottom:984px;letter-spacing:-0.13px;}
#t1h_76{left:408px;bottom:984px;letter-spacing:-0.14px;}
#t1i_76{left:484px;bottom:984px;letter-spacing:-0.12px;}
#t1j_76{left:77px;bottom:959px;letter-spacing:-0.12px;}
#t1k_76{left:170px;bottom:959px;letter-spacing:-0.11px;}
#t1l_76{left:408px;bottom:959px;letter-spacing:-0.13px;}
#t1m_76{left:484px;bottom:959px;letter-spacing:-0.12px;}
#t1n_76{left:484px;bottom:943px;letter-spacing:-0.12px;}
#t1o_76{left:77px;bottom:918px;letter-spacing:-0.14px;}
#t1p_76{left:170px;bottom:918px;letter-spacing:-0.11px;}
#t1q_76{left:408px;bottom:918px;letter-spacing:-0.11px;}
#t1r_76{left:484px;bottom:918px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t1s_76{left:484px;bottom:901px;letter-spacing:-0.11px;}
#t1t_76{left:77px;bottom:877px;letter-spacing:-0.13px;}
#t1u_76{left:170px;bottom:877px;letter-spacing:-0.11px;}
#t1v_76{left:408px;bottom:877px;letter-spacing:-0.13px;}
#t1w_76{left:484px;bottom:877px;letter-spacing:-0.12px;}
#t1x_76{left:77px;bottom:852px;letter-spacing:-0.13px;}
#t1y_76{left:170px;bottom:852px;letter-spacing:-0.11px;}
#t1z_76{left:408px;bottom:852px;letter-spacing:-0.11px;}
#t20_76{left:484px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_76{left:77px;bottom:828px;letter-spacing:-0.1px;}
#t22_76{left:170px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_76{left:408px;bottom:828px;letter-spacing:-0.14px;}
#t24_76{left:484px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_76{left:77px;bottom:804px;letter-spacing:-0.14px;}
#t26_76{left:170px;bottom:804px;letter-spacing:-0.12px;}
#t27_76{left:408px;bottom:804px;letter-spacing:-0.14px;}
#t28_76{left:484px;bottom:804px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t29_76{left:77px;bottom:779px;letter-spacing:-0.13px;}
#t2a_76{left:170px;bottom:779px;letter-spacing:-0.12px;}
#t2b_76{left:170px;bottom:762px;letter-spacing:-0.12px;}
#t2c_76{left:408px;bottom:779px;letter-spacing:-0.14px;}
#t2d_76{left:77px;bottom:738px;letter-spacing:-0.12px;}
#t2e_76{left:170px;bottom:738px;letter-spacing:-0.12px;}
#t2f_76{left:408px;bottom:738px;letter-spacing:-0.12px;}
#t2g_76{left:77px;bottom:713px;letter-spacing:-0.13px;}
#t2h_76{left:170px;bottom:713px;letter-spacing:-0.11px;}
#t2i_76{left:408px;bottom:713px;letter-spacing:-0.14px;}
#t2j_76{left:484px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_76{left:484px;bottom:697px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_76{left:77px;bottom:672px;letter-spacing:-0.13px;}
#t2m_76{left:170px;bottom:672px;letter-spacing:-0.13px;}
#t2n_76{left:408px;bottom:672px;letter-spacing:-0.12px;}
#t2o_76{left:77px;bottom:648px;letter-spacing:-0.1px;}
#t2p_76{left:170px;bottom:648px;letter-spacing:-0.12px;}
#t2q_76{left:408px;bottom:648px;letter-spacing:-0.12px;}
#t2r_76{left:77px;bottom:623px;letter-spacing:-0.11px;}
#t2s_76{left:170px;bottom:623px;letter-spacing:-0.12px;}
#t2t_76{left:408px;bottom:623px;letter-spacing:-0.13px;}

.s1_76{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_76{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_76{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_76{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s5_76{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_76{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_76{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts76" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg76Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg76" style="-webkit-user-select: none;"><object width="935" height="1210" data="76/76.svg" type="image/svg+xml" id="pdf76" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_76" class="t s1_76">2-38 </span><span id="t2_76" class="t s1_76">Vol. 2A </span>
<span id="t3_76" class="t s2_76">INSTRUCTION FORMAT </span>
<span id="t4_76" class="t s3_76">The bit fields in P[23:0] are divided into the following functional groups (Table 2-30 provides a tabular summary): </span>
<span id="t5_76" class="t s4_76">• </span><span id="t6_76" class="t s3_76">Reserved bits: P[3] must be 0, otherwise #UD. </span>
<span id="t7_76" class="t s4_76">• </span><span id="t8_76" class="t s3_76">Fixed-value bit: P[10] must be 1, otherwise #UD. </span>
<span id="t9_76" class="t s4_76">• </span><span id="ta_76" class="t s3_76">Compressed legacy prefix/escape bytes: P[1:0] is identical to the lowest 2 bits of VEX.mmmmm; P[9:8] is </span>
<span id="tb_76" class="t s3_76">identical to VEX.pp. </span>
<span id="tc_76" class="t s4_76">• </span><span id="td_76" class="t s3_76">EVEX.mmm: P[2:0] provides access to up to eight decoding maps. Currently, only the following decoding maps </span>
<span id="te_76" class="t s3_76">are supported: 1, 2, 3, 5, and 6. Map ids 1, 2, and 3 are denoted by 0F, 0F38, and 0F3A, respectively, in the </span>
<span id="tf_76" class="t s3_76">instruction encoding descriptions. </span>
<span id="tg_76" class="t s4_76">• </span><span id="th_76" class="t s3_76">Operand specifier modifier bits for vector register, general purpose register, memory addressing: P[7:5] allows </span>
<span id="ti_76" class="t s3_76">access to the next set of 8 registers beyond the low 8 registers when combined with ModR/M register specifiers. </span>
<span id="tj_76" class="t s4_76">• </span><span id="tk_76" class="t s3_76">Operand specifier modifier bit for vector register: P[4] (or EVEX.R’) allows access to the high 16 vector register </span>
<span id="tl_76" class="t s3_76">set when combined with P[7] and ModR/M.reg specifier; P[6] can also provide access to a high 16 vector </span>
<span id="tm_76" class="t s3_76">register when SIB or VSIB addressing are not needed. </span>
<span id="tn_76" class="t s4_76">• </span><span id="to_76" class="t s3_76">Non-destructive source /vector index operand specifier: P[19] and P[14:11] encode the second source vector </span>
<span id="tp_76" class="t s3_76">register operand in a non-destructive source syntax, vector index register operand can access an upper 16 </span>
<span id="tq_76" class="t s3_76">vector register using P[19]. </span>
<span id="tr_76" class="t s4_76">• </span><span id="ts_76" class="t s3_76">Op-mask register specifiers: P[18:16] encodes op-mask register set k0-k7 in instructions operating on vector </span>
<span id="tt_76" class="t s3_76">registers. </span>
<span id="tu_76" class="t s4_76">• </span><span id="tv_76" class="t s3_76">EVEX.W: P[15] is similar to VEX.W which serves either as opcode extension bit or operand size promotion to </span>
<span id="tw_76" class="t s3_76">64-bit in 64-bit mode. </span>
<span id="tx_76" class="t s4_76">• </span><span id="ty_76" class="t s3_76">Vector destination merging/zeroing: P[23] encodes the destination result behavior which either zeroes the </span>
<span id="tz_76" class="t s3_76">masked elements or leave masked element unchanged. </span>
<span id="t10_76" class="t s4_76">• </span><span id="t11_76" class="t s3_76">Broadcast/Static-rounding/SAE context bit: P[20] encodes multiple functionality, which differs across different </span>
<span id="t12_76" class="t s3_76">classes of instructions and can affect the meaning of the remaining field (EVEX.L’L). The functionality for the </span>
<span id="t13_76" class="t s3_76">following instruction classes are: </span>
<span id="t14_76" class="t s5_76">Table 2-30. </span><span id="t15_76" class="t s5_76">EVEX Prefix Bit Field Functional Grouping </span>
<span id="t16_76" class="t s6_76">Notation </span><span id="t17_76" class="t s6_76">Bit field Group </span><span id="t18_76" class="t s6_76">Position </span><span id="t19_76" class="t s6_76">Comment </span>
<span id="t1a_76" class="t s7_76">EVEX.mmm </span><span id="t1b_76" class="t s7_76">Access to up to eight decoding maps </span><span id="t1c_76" class="t s7_76">P[2:0] </span><span id="t1d_76" class="t s7_76">Currently, only the following decoding maps are supported: 1, </span>
<span id="t1e_76" class="t s7_76">2, 3, 5, and 6. </span>
<span id="t1f_76" class="t s7_76">-- </span><span id="t1g_76" class="t s7_76">Reserved </span><span id="t1h_76" class="t s7_76">P[3] </span><span id="t1i_76" class="t s7_76">Must be 0. </span>
<span id="t1j_76" class="t s7_76">EVEX.R’ </span><span id="t1k_76" class="t s7_76">High-16 register specifier modifier </span><span id="t1l_76" class="t s7_76">P[4] </span><span id="t1m_76" class="t s7_76">Combine with EVEX.R and ModR/M.reg. This bit is stored in </span>
<span id="t1n_76" class="t s7_76">inverted format. </span>
<span id="t1o_76" class="t s7_76">EVEX.RXB </span><span id="t1p_76" class="t s7_76">Next-8 register specifier modifier </span><span id="t1q_76" class="t s7_76">P[7:5] </span><span id="t1r_76" class="t s7_76">Combine with ModR/M.reg, ModR/M.rm (base, index/vidx). This </span>
<span id="t1s_76" class="t s7_76">field is encoded in bit inverted format. </span>
<span id="t1t_76" class="t s7_76">EVEX.X </span><span id="t1u_76" class="t s7_76">High-16 register specifier modifier </span><span id="t1v_76" class="t s7_76">P[6] </span><span id="t1w_76" class="t s7_76">Combine with EVEX.B and ModR/M.rm, when SIB/VSIB absent. </span>
<span id="t1x_76" class="t s7_76">EVEX.pp </span><span id="t1y_76" class="t s7_76">Compressed legacy prefix </span><span id="t1z_76" class="t s7_76">P[9:8] </span><span id="t20_76" class="t s7_76">Identical to VEX.pp. </span>
<span id="t21_76" class="t s7_76">-- </span><span id="t22_76" class="t s7_76">Fixed Value </span><span id="t23_76" class="t s7_76">P[10] </span><span id="t24_76" class="t s7_76">Must be 1. </span>
<span id="t25_76" class="t s7_76">EVEX.vvvv </span><span id="t26_76" class="t s7_76">VVVV register specifier </span><span id="t27_76" class="t s7_76">P[14:11] </span><span id="t28_76" class="t s7_76">Same as VEX.vvvv. This field is encoded in bit inverted format. </span>
<span id="t29_76" class="t s7_76">EVEX.W </span><span id="t2a_76" class="t s7_76">Operand size promotion/Opcode </span>
<span id="t2b_76" class="t s7_76">extension </span>
<span id="t2c_76" class="t s7_76">P[15] </span>
<span id="t2d_76" class="t s7_76">EVEX.aaa </span><span id="t2e_76" class="t s7_76">Embedded opmask register specifier </span><span id="t2f_76" class="t s7_76">P[18:16] </span>
<span id="t2g_76" class="t s7_76">EVEX.V’ </span><span id="t2h_76" class="t s7_76">High-16 VVVV/VIDX register specifier </span><span id="t2i_76" class="t s7_76">P[19] </span><span id="t2j_76" class="t s7_76">Combine with EVEX.vvvv or when VSIB present. This bit is </span>
<span id="t2k_76" class="t s7_76">stored in inverted format. </span>
<span id="t2l_76" class="t s7_76">EVEX.b </span><span id="t2m_76" class="t s7_76">Broadcast/RC/SAE Context </span><span id="t2n_76" class="t s7_76">P[20] </span>
<span id="t2o_76" class="t s7_76">EVEX.L’L </span><span id="t2p_76" class="t s7_76">Vector length/RC </span><span id="t2q_76" class="t s7_76">P[22:21] </span>
<span id="t2r_76" class="t s7_76">EVEX.z </span><span id="t2s_76" class="t s7_76">Zeroing/Merging </span><span id="t2t_76" class="t s7_76">P[23] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
