{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629215146305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629215146305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 09:45:46 2021 " "Processing started: Tue Aug 17 09:45:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629215146305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215146305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-3 -c experimento-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-3 -c experimento-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215146305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629215146895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629215146895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xmodule " "Found entity 1: xmodule" {  } { { "xmodule.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/xmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xmodule_tb " "Found entity 1: xmodule_tb" {  } { { "xmodule_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/xmodule_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629215157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215157271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:counter " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:counter\"" {  } { { "counter.sv" "counter" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flip_flop.sv(15) " "Verilog HDL assignment warning at flip_flop.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "flip_flop.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/flip_flop.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|flip_flop:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco deco:deco_display " "Elaborating entity \"deco\" for hierarchy \"deco:deco_display\"" {  } { { "counter.sv" "deco_display" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(13) " "Verilog HDL Case Statement warning at deco.sv(13): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(15) " "Verilog HDL Case Statement warning at deco.sv(15): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(17) " "Verilog HDL Case Statement warning at deco.sv(17): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(19) " "Verilog HDL Case Statement warning at deco.sv(19): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(21) " "Verilog HDL Case Statement warning at deco.sv(21): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(23) " "Verilog HDL Case Statement warning at deco.sv(23): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(25) " "Verilog HDL Case Statement warning at deco.sv(25): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(27) " "Verilog HDL Case Statement warning at deco.sv(27): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(29) " "Verilog HDL Case Statement warning at deco.sv(29): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(31) " "Verilog HDL Case Statement warning at deco.sv(31): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(33) " "Verilog HDL Case Statement warning at deco.sv(33): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(35) " "Verilog HDL Case Statement warning at deco.sv(35): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(37) " "Verilog HDL Case Statement warning at deco.sv(37): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(39) " "Verilog HDL Case Statement warning at deco.sv(39): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(41) " "Verilog HDL Case Statement warning at deco.sv(41): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(43) " "Verilog HDL Case Statement warning at deco.sv(43): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(45) " "Verilog HDL Case Statement warning at deco.sv(45): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(47) " "Verilog HDL Case Statement warning at deco.sv(47): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(49) " "Verilog HDL Case Statement warning at deco.sv(49): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(51) " "Verilog HDL Case Statement warning at deco.sv(51): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(53) " "Verilog HDL Case Statement warning at deco.sv(53): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(55) " "Verilog HDL Case Statement warning at deco.sv(55): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(57) " "Verilog HDL Case Statement warning at deco.sv(57): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(59) " "Verilog HDL Case Statement warning at deco.sv(59): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(61) " "Verilog HDL Case Statement warning at deco.sv(61): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(63) " "Verilog HDL Case Statement warning at deco.sv(63): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(65) " "Verilog HDL Case Statement warning at deco.sv(65): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(67) " "Verilog HDL Case Statement warning at deco.sv(67): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(69) " "Verilog HDL Case Statement warning at deco.sv(69): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(71) " "Verilog HDL Case Statement warning at deco.sv(71): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 71 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(73) " "Verilog HDL Case Statement warning at deco.sv(73): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(75) " "Verilog HDL Case Statement warning at deco.sv(75): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(77) " "Verilog HDL Case Statement warning at deco.sv(77): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(79) " "Verilog HDL Case Statement warning at deco.sv(79): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(81) " "Verilog HDL Case Statement warning at deco.sv(81): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(83) " "Verilog HDL Case Statement warning at deco.sv(83): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(85) " "Verilog HDL Case Statement warning at deco.sv(85): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(87) " "Verilog HDL Case Statement warning at deco.sv(87): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(89) " "Verilog HDL Case Statement warning at deco.sv(89): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(91) " "Verilog HDL Case Statement warning at deco.sv(91): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 91 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(93) " "Verilog HDL Case Statement warning at deco.sv(93): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(95) " "Verilog HDL Case Statement warning at deco.sv(95): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 95 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(97) " "Verilog HDL Case Statement warning at deco.sv(97): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 97 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(99) " "Verilog HDL Case Statement warning at deco.sv(99): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 99 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(101) " "Verilog HDL Case Statement warning at deco.sv(101): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 101 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(103) " "Verilog HDL Case Statement warning at deco.sv(103): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 103 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(105) " "Verilog HDL Case Statement warning at deco.sv(105): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 105 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(107) " "Verilog HDL Case Statement warning at deco.sv(107): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 107 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(109) " "Verilog HDL Case Statement warning at deco.sv(109): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 109 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(111) " "Verilog HDL Case Statement warning at deco.sv(111): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(113) " "Verilog HDL Case Statement warning at deco.sv(113): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 113 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(115) " "Verilog HDL Case Statement warning at deco.sv(115): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 115 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(117) " "Verilog HDL Case Statement warning at deco.sv(117): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(119) " "Verilog HDL Case Statement warning at deco.sv(119): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 119 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(121) " "Verilog HDL Case Statement warning at deco.sv(121): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 121 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(123) " "Verilog HDL Case Statement warning at deco.sv(123): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 123 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(125) " "Verilog HDL Case Statement warning at deco.sv(125): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 125 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(127) " "Verilog HDL Case Statement warning at deco.sv(127): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 127 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(129) " "Verilog HDL Case Statement warning at deco.sv(129): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 129 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(131) " "Verilog HDL Case Statement warning at deco.sv(131): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 131 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(133) " "Verilog HDL Case Statement warning at deco.sv(133): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 133 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "deco.sv(135) " "Verilog HDL Case Statement warning at deco.sv(135): case item expression never matches the case expression" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv" 135 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629215157311 "|counter|deco:deco_display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] VCC " "Pin \"result\[0\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] VCC " "Pin \"result\[7\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] VCC " "Pin \"result\[8\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] VCC " "Pin \"result\[9\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] VCC " "Pin \"result\[10\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] VCC " "Pin \"result\[11\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] VCC " "Pin \"result\[12\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] VCC " "Pin \"result\[13\]\" is stuck at VCC" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629215157781 "|counter|result[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629215157781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629215157871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629215158221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629215158221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629215158261 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629215158261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629215158261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629215158261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629215158291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 09:45:58 2021 " "Processing ended: Tue Aug 17 09:45:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629215158291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629215158291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629215158291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629215158291 ""}
