Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 13 14:52:16 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mopshub_board_v3_wrapper_timing_summary_routed.rpt -pb mopshub_board_v3_wrapper_timing_summary_routed.pb -rpx mopshub_board_v3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mopshub_board_v3_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (22)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 95 register/latch pins with no clock driven by root clock pin: shift_clk_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.754        0.000                      0                47188        0.050        0.000                      0                47172        0.000        0.000                       0                 19168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_ext_clk_p                                                                               {0.000 6.250}        12.500          80.000          
  clk_elink_mopshub_board_v3_clk_wiz_s1_0                                                   {0.000 12.500}       25.000          40.000          
  clk_rx_m_mopshub_board_v3_clk_wiz_s1_0                                                    {0.000 3.125}        6.250           160.000         
  clk_tx_m_mopshub_board_v3_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
  clkfbout_mopshub_board_v3_clk_wiz_s1_0                                                    {0.000 6.250}        12.500          80.000          
clk_sys                                                                                     {0.000 12.500}       25.000          40.000          
  clk_40_mopshub_board_v3_clk_wiz_s_0                                                       {0.000 12.500}       25.000          40.000          
    clk_100_mopshub_board_v3_clk_wiz_0_0                                                    {0.000 5.000}        10.000          100.000         
    clkfbout_mopshub_board_v3_clk_wiz_0_0                                                   {0.000 12.500}       25.000          40.000          
  clk_m_mopshub_board_v3_clk_wiz_s_0                                                        {0.000 6.250}        12.500          80.000          
  clk_uart_mopshub_board_v3_clk_wiz_s_0                                                     {0.000 43.382}       86.765          11.525          
  clkfbout_mopshub_board_v3_clk_wiz_s_0                                                     {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ext_clk_p                                                                                                                                                                                                                                 3.250        0.000                       0                     1  
  clk_elink_mopshub_board_v3_clk_wiz_s1_0                                                        19.322        0.000                      0                  319        0.130        0.000                      0                  319       12.000        0.000                       0                   181  
  clk_rx_m_mopshub_board_v3_clk_wiz_s1_0                                                          4.712        0.000                      0                    8        0.121        0.000                      0                    8        2.625        0.000                       0                    13  
  clk_tx_m_mopshub_board_v3_clk_wiz_s1_0                                                         11.063        0.000                      0                    8        0.121        0.000                      0                    8        5.750        0.000                       0                    12  
  clkfbout_mopshub_board_v3_clk_wiz_s1_0                                                                                                                                                                                                     10.908        0.000                       0                     3  
clk_sys                                                                                                                                                                                                                                       7.500        0.000                       0                     1  
  clk_40_mopshub_board_v3_clk_wiz_s_0                                                             4.077        0.000                      0                42440        0.050        0.000                      0                42440        7.500        0.000                       0                 17758  
    clk_100_mopshub_board_v3_clk_wiz_0_0                                                          1.754        0.000                      0                 2089        0.104        0.000                      0                 2089        0.000        0.000                       0                   582  
    clkfbout_mopshub_board_v3_clk_wiz_0_0                                                                                                                                                                                                    23.751        0.000                       0                     2  
  clk_m_mopshub_board_v3_clk_wiz_s_0                                                                                                                                                                                                         10.908        0.000                       0                     3  
  clk_uart_mopshub_board_v3_clk_wiz_s_0                                                          82.081        0.000                      0                  233        0.099        0.000                      0                  233       42.252        0.000                       0                   122  
  clkfbout_mopshub_board_v3_clk_wiz_s_0                                                                                                                                                                                                      23.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.682        0.000                      0                  933        0.085        0.000                      0                  933       15.370        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40_mopshub_board_v3_clk_wiz_s_0                                                         clk_elink_mopshub_board_v3_clk_wiz_s1_0                                                          13.141        0.000                      0                  118        0.058        0.000                      0                  118  
clk_elink_mopshub_board_v3_clk_wiz_s1_0                                                     clk_40_mopshub_board_v3_clk_wiz_s_0                                                              21.092        0.000                      0                   81        0.107        0.000                      0                   81  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_40_mopshub_board_v3_clk_wiz_s_0                                                              32.034        0.000                      0                    8                                                                        
clk_40_mopshub_board_v3_clk_wiz_s_0                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.958        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_40_mopshub_board_v3_clk_wiz_s_0                                                         clk_40_mopshub_board_v3_clk_wiz_s_0                                                               9.958        0.000                      0                  905        0.330        0.000                      0                  905  
**async_default**                                                                           clk_40_mopshub_board_v3_clk_wiz_s_0                                                         clk_elink_mopshub_board_v3_clk_wiz_s1_0                                                          17.569        0.000                      0                   11        2.812        0.000                      0                   11  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.877        0.000                      0                  100        0.385        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_clk_p
  To Clock:  clk_ext_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_clk_p
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_ext_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v3_clk_wiz_s1_0
  To Clock:  clk_elink_mopshub_board_v3_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       19.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.957ns (18.576%)  route 4.195ns (81.424%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.636     3.018    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_reg_1[0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     3.123 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     3.819    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    23.142    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.142    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.957ns (18.576%)  route 4.195ns (81.424%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.636     3.018    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_reg_1[0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     3.123 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     3.819    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    23.142    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.142    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.957ns (18.576%)  route 4.195ns (81.424%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.636     3.018    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_reg_1[0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     3.123 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     3.819    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    23.142    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.142    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.322ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.957ns (18.576%)  route 4.195ns (81.424%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.636     3.018    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_reg_1[0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     3.123 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     3.819    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    23.142    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.142    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 19.322    

Slack (MET) :             19.852ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.433ns (9.341%)  route 4.203ns (90.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 23.393 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.391    -1.335    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X46Y164        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y164        FDRE (Prop_fdre_C_Q)         0.433    -0.902 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/Q
                         net (fo=1, routed)           4.203     3.301    mopshub_board_v3_i/selectio_wiz_2/inst/data_out_from_device[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.422    23.393    mopshub_board_v3_i/selectio_wiz_2/inst/clk_div_in
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.303    23.696    
                         clock uncertainty           -0.094    23.602    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    23.153    mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         23.153    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 19.852    

Slack (MET) :             19.980ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.433ns (9.606%)  route 4.075ns (90.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 23.393 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.391    -1.335    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X46Y164        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y164        FDRE (Prop_fdre_C_Q)         0.433    -0.902 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/Q
                         net (fo=1, routed)           4.075     3.173    mopshub_board_v3_i/selectio_wiz_2/inst/data_out_from_device[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.422    23.393    mopshub_board_v3_i/selectio_wiz_2/inst/clk_div_in
    OLOGIC_X1Y134        OSERDESE2                                    r  mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.303    23.696    
                         clock uncertainty           -0.094    23.602    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    23.153    mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         23.153    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 19.980    

Slack (MET) :             20.156ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.101ns (23.453%)  route 3.593ns (76.547%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.707    -0.250    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y166        LUT2 (Prop_lut2_I0_O)        0.121    -0.129 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[4]_i_3/O
                         net (fo=3, routed)           0.556     0.427    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[4]_i_3_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I0_O)        0.286     0.713 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.681     1.395    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X43Y165        LUT3 (Prop_lut3_I2_O)        0.105     1.500 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0/O
                         net (fo=2, routed)           0.705     2.204    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_2__0_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I4_O)        0.105     2.309 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3/O
                         net (fo=4, routed)           0.570     2.879    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[3]_i_3_n_0
    SLICE_X44Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.984 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[1]_i_1/O
                         net (fo=1, routed)           0.375     3.359    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[1]
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.369    23.623    
                         clock uncertainty           -0.094    23.530    
    SLICE_X44Y165        FDCE (Setup_fdce_C_D)       -0.015    23.515    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.515    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 20.156    

Slack (MET) :             20.241ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/align_select_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.957ns (20.422%)  route 3.729ns (79.578%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.867     3.249    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_reg_1[0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I2_O)        0.105     3.354 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/align_select_i_1/O
                         net (fo=1, routed)           0.000     3.354    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/align_select_reg_0
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/align_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/align_select_reg/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)        0.030    23.595    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/align_select_reg
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 20.241    

Slack (MET) :             20.243ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.957ns (20.422%)  route 3.729ns (79.578%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.393    -1.333    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X92Y151        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDRE (Prop_fdre_C_Q)         0.433    -0.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/Q
                         net (fo=4, routed)           2.862     1.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]_0[3]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     2.382 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/comma_valid_bits_or1_carry/CO[3]
                         net (fo=3, routed)           0.867     3.249    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dout_r_reg[10][0]
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     3.354 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.354    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1_n_0
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                         clock pessimism              0.310    23.658    
                         clock uncertainty           -0.094    23.565    
    SLICE_X11Y154        FDRE (Setup_fdre_C_D)        0.032    23.597    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.597    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                 20.243    

Slack (MET) :             20.454ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.996ns (22.718%)  route 3.388ns (77.282%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.707    -0.250    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y166        LUT2 (Prop_lut2_I0_O)        0.121    -0.129 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[4]_i_3/O
                         net (fo=3, routed)           0.556     0.427    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[4]_i_3_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I0_O)        0.286     0.713 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0/O
                         net (fo=2, routed)           0.828     1.541    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dispin_i_4__0_n_0
    SLICE_X43Y165        LUT6 (Prop_lut6_I5_O)        0.105     1.646 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2/O
                         net (fo=6, routed)           0.708     2.354    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_2_n_0
    SLICE_X44Y165        LUT2 (Prop_lut2_I1_O)        0.105     2.459 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dataout_r[9]_i_1/O
                         net (fo=1, routed)           0.590     3.049    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]_1[9]
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.369    23.623    
                         clock uncertainty           -0.094    23.530    
    SLICE_X44Y165        FDCE (Setup_fdce_C_D)       -0.027    23.503    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         23.503    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                 20.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.810    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1[0]
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.727%)  route 0.112ns (44.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.624    -0.540    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/Q
                         net (fo=3, routed)           0.112    -0.287    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_r[1]
    SLICE_X14Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X14Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/C
                         clock pessimism              0.415    -0.524    
    SLICE_X14Y157        FDRE (Hold_fdre_C_D)         0.052    -0.472    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.321%)  route 0.151ns (44.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.624    -0.540    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/Q
                         net (fo=5, routed)           0.151    -0.248    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ISK_char
    SLICE_X12Y158        LUT3 (Prop_lut3_I2_O)        0.046    -0.202 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ISK_r[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0_n_3
    SLICE_X12Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X12Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]/C
                         clock pessimism              0.412    -0.527    
    SLICE_X12Y158        FDRE (Hold_fdre_C_D)         0.131    -0.396    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.187%)  route 0.145ns (43.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.580    -0.584    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X43Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[0]/Q
                         net (fo=13, routed)          0.145    -0.298    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/Q[0]
    SLICE_X42Y163        LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.253    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[1]_i_1__2_n_0
    SLICE_X42Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.849    -0.985    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X42Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[1]/C
                         clock pessimism              0.414    -0.571    
    SLICE_X42Y163        FDRE (Hold_fdre_C_D)         0.121    -0.450    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.701%)  route 0.064ns (33.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.823    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1[6]
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X82Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.970%)  route 0.094ns (31.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.625    -0.539    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/Q
                         net (fo=11, routed)          0.094    -0.281    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/p_0_in
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.045    -0.236 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg[4]_i_1_n_0
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.938    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X11Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                         clock pessimism              0.412    -0.526    
    SLICE_X11Y154        FDRE (Hold_fdre_C_D)         0.092    -0.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.188%)  route 0.151ns (44.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.624    -0.540    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ko_r_reg/Q
                         net (fo=5, routed)           0.151    -0.248    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ISK_char
    SLICE_X12Y158        LUT3 (Prop_lut3_I2_O)        0.045    -0.203 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/ISK_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0_n_4
    SLICE_X12Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X12Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]/C
                         clock pessimism              0.412    -0.527    
    SLICE_X12Y158        FDRE (Hold_fdre_C_D)         0.120    -0.407    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/ISK_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.762%)  route 0.167ns (54.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.622    -0.542    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X21Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.234    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[5]
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[5]/C
                         clock pessimism              0.437    -0.502    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.063    -0.439    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.154%)  route 0.081ns (24.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.624    -0.540    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X12Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.392 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dataout_valid_r_reg/Q
                         net (fo=3, routed)           0.081    -0.311    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_valid_r
    SLICE_X12Y157        LUT5 (Prop_lut5_I4_O)        0.098    -0.213 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/flag_pack_i_1/O
                         net (fo=1, routed)           0.000    -0.213    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0_n_14
    SLICE_X12Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X12Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg/C
                         clock pessimism              0.399    -0.540    
    SLICE_X12Y157        FDRE (Hold_fdre_C_D)         0.120    -0.420    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/flag_pack_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dispin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.708%)  route 0.104ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.190    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.624    -0.540    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X10Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dispin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.376 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dispin_reg/Q
                         net (fo=5, routed)           0.104    -0.272    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dispin
    SLICE_X11Y158        LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/disp_err_r_i_1/O
                         net (fo=1, routed)           0.000    -0.227    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r0
    SLICE_X11Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X11Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg/C
                         clock pessimism              0.412    -0.527    
    SLICE_X11Y158        FDRE (Hold_fdre_C_D)         0.092    -0.435    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/disp_err_r_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_board_v3_clk_wiz_s1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y64     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y66     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1    mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         25.000      23.408     BUFHCE_X0Y24     mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf_en/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         25.000      23.529     ILOGIC_X1Y148    mopshub_board_v3_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         25.000      23.529     OLOGIC_X1Y134    mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X44Y166    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y164    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y164    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y164    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_rdy_async_fifo_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X93Y148    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X21Y155    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X19Y157    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X19Y158    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X21Y155    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X21Y155    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X20Y155    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X20Y155    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X19Y157    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X19Y158    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  To Clock:  clk_rx_m_mopshub_board_v3_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.924%)  route 0.446ns (54.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 3.145 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.446    -1.538    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.452     3.145    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.227     3.372    
                         clock uncertainty           -0.073     3.298    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     3.173    mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.747%)  route 0.466ns (57.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.466    -1.549    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.207     3.606    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.606    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.348ns (43.092%)  route 0.460ns (56.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.460    -1.556    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.208     3.605    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.440%)  route 0.493ns (56.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.493    -1.491    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.024     3.789    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.488    -1.496    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.027     3.786    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.727    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.181     3.632    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.016 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.897    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.209     3.604    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.604    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@6.250ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.807ns = ( 3.443 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.694    -2.364    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.985 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.840    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     6.250    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     7.088 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.091    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399     1.692 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.032     2.724    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.069     2.793 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.650     3.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.443     3.886    
                         clock uncertainty           -0.073     3.813    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.032     3.781    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.819    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[0]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.940    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.834    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[6]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.771    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[1]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -0.998    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.677    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[3]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -0.939    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.536%)  route 0.198ns (58.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.198    -0.675    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[5]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -0.937    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.719%)  route 0.205ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.874 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.205    -0.669    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.053%)  route 0.192ns (59.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.192    -0.695    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[4]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.859%)  route 0.210ns (62.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.015    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.887 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.210    -0.677    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3[2]
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.443    mopshub_board_v3_i/clk_wiz_s1/inst/clk_rx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X83Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.428    -1.015    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.021    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_m_mopshub_board_v3_clk_wiz_s1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         6.250       4.658      BUFGCTRL_X0Y3    mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         6.250       4.658      BUFHCE_X0Y26     mopshub_board_v3_i/clk_wiz_s1/inst/clkout3_buf_en/I
Min Period        n/a     ISERDESE2/CLK       n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v3_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period        n/a     ISERDESE2/CLKB      n/a            1.471         6.250       4.779      ILOGIC_X1Y148    mopshub_board_v3_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X83Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  To Clock:  clk_tx_m_mopshub_board_v3_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       11.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.063ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.379ns (53.350%)  route 0.331ns (46.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.105ns = ( 9.395 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.331    -1.648    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.452     9.395    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.227     9.622    
                         clock uncertainty           -0.082     9.540    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     9.415    mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 11.063    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.348ns (41.422%)  route 0.492ns (58.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.492    -1.518    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.207     9.852    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.064%)  route 0.522ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.522    -1.458    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.027    10.032    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.367    -1.643    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.208     9.851    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.514ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.379ns (43.084%)  route 0.501ns (56.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.501    -1.479    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.024    10.035    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 11.514    

Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.289    -1.722    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.181     9.878    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                 11.600    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.011 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.118    -1.892    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.209     9.850    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.863ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@12.500ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 9.698 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.167    -3.164    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.106    -3.058 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.699    -2.359    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.379    -1.980 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.144    -1.835    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     12.500    12.500 r  
    V4                                                0.000    12.500 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    13.338 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    14.341    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     7.942 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.032     8.974    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.069     9.043 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.655     9.698    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.443    10.141    
                         clock uncertainty           -0.082    10.059    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)       -0.032    10.027    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 11.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.818    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[0]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.075    -0.939    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.833    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[6]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.770    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[1]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.017    -0.997    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.572%)  route 0.168ns (54.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.168    -0.704    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/I0
                         clock pessimism              0.722    -1.142    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.983    mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.093%)  route 0.220ns (60.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.653    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[5]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.078    -0.936    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.936    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.873 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.230    -0.643    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[3]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.076    -0.938    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.105%)  route 0.162ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.724    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[4]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_m_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.145%)  route 0.226ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.819    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.721 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.310    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.276    -1.014    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.886 r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.660    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2[2]
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_m_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.456    -1.987    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.944 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.503    -1.441    mopshub_board_v3_i/clk_wiz_s1/inst/clk_tx_m_mopshub_board_v3_clk_wiz_s1_0_en_clk
    SLICE_X81Y146        FDRE                                         r  mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.427    -1.014    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.020    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_m_mopshub_board_v3_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2    mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         12.500      10.908     BUFHCE_X0Y25     mopshub_board_v3_i/clk_wiz_s1/inst/clkout2_buf_en/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.471         12.500      11.029     OLOGIC_X1Y134    mopshub_board_v3_i/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X81Y146    mopshub_board_v3_i/clk_wiz_s1/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v3_clk_wiz_s1_0
  To Clock:  clkfbout_mopshub_board_v3_clk_wiz_s1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v3_clk_wiz_s1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         12.500      10.908     BUFGCTRL_X0Y6    mopshub_board_v3_i/clk_wiz_s1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 0.799ns (9.266%)  route 7.824ns (90.734%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 11.583 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.344     5.924    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105     6.029 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__87/O
                         net (fo=2, routed)           0.470     6.500    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X6Y199         LUT2 (Prop_lut2_I0_O)        0.105     6.605 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__6/O
                         net (fo=3, routed)           0.384     6.988    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X2Y199         LUT6 (Prop_lut6_I0_O)        0.105     7.093 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/edged_i_3__27/O
                         net (fo=33, routed)          0.626     7.720    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X2Y212         LUT3 (Prop_lut3_I1_O)        0.105     7.825 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/edged_i_1__30/O
                         net (fo=1, routed)           0.000     7.825    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X2Y212         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.609    11.583    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X2Y212         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.913    
                         clock uncertainty           -0.087    11.826    
    SLICE_X2Y212         FDRE (Setup_fdre_C_D)        0.076    11.902    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 0.799ns (9.270%)  route 7.820ns (90.730%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 11.583 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.344     5.924    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105     6.029 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__87/O
                         net (fo=2, routed)           0.470     6.500    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X6Y199         LUT2 (Prop_lut2_I0_O)        0.105     6.605 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__6/O
                         net (fo=3, routed)           0.384     6.988    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X2Y199         LUT6 (Prop_lut6_I0_O)        0.105     7.093 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/edged_i_3__27/O
                         net (fo=33, routed)          0.622     7.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X2Y212         LUT4 (Prop_lut4_I1_O)        0.105     7.821 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__20/O
                         net (fo=1, routed)           0.000     7.821    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__20_n_0
    SLICE_X2Y212         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.609    11.583    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X2Y212         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.913    
                         clock uncertainty           -0.087    11.826    
    SLICE_X2Y212         FDRE (Setup_fdre_C_D)        0.080    11.906    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 0.589ns (7.286%)  route 7.495ns (92.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 11.515 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.342     5.922    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y199         LUT6 (Prop_lut6_I0_O)        0.105     6.027 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__7/O
                         net (fo=125, routed)         0.612     6.639    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X12Y200        LUT6 (Prop_lut6_I2_O)        0.105     6.744 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__21/O
                         net (fo=1, routed)           0.541     7.285    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/enable_i_reg_0
    SLICE_X13Y201        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.541    11.515    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X13Y201        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.845    
                         clock uncertainty           -0.087    11.758    
    SLICE_X13Y201        FDRE (Setup_fdre_C_D)       -0.043    11.715    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 0.589ns (7.487%)  route 7.278ns (92.513%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.151ns = ( 11.349 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.342     5.922    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y199         LUT6 (Prop_lut6_I0_O)        0.105     6.027 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__7/O
                         net (fo=125, routed)         0.937     6.964    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X11Y199        LUT2 (Prop_lut2_I0_O)        0.105     7.069 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__106/O
                         net (fo=1, routed)           0.000     7.069    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/edged_reg_0
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.375    11.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.679    
                         clock uncertainty           -0.087    11.592    
    SLICE_X11Y199        FDRE (Setup_fdre_C_D)        0.036    11.628    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.599ns (7.604%)  route 7.278ns (92.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.151ns = ( 11.349 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.342     5.922    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y199         LUT6 (Prop_lut6_I0_O)        0.105     6.027 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__7/O
                         net (fo=125, routed)         0.937     6.964    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X11Y199        LUT2 (Prop_lut2_I0_O)        0.115     7.079 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__105/O
                         net (fo=1, routed)           0.000     7.079    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.375    11.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.679    
                         clock uncertainty           -0.087    11.592    
    SLICE_X11Y199        FDRE (Setup_fdre_C_D)        0.049    11.641    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.599ns (7.604%)  route 7.278ns (92.396%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.151ns = ( 11.349 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        6.342     5.922    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y199         LUT6 (Prop_lut6_I0_O)        0.105     6.027 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__7/O
                         net (fo=125, routed)         0.937     6.964    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X11Y199        LUT5 (Prop_lut5_I3_O)        0.115     7.079 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__54/O
                         net (fo=1, routed)           0.000     7.079    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg_0
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.375    11.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X11Y199        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.679    
                         clock uncertainty           -0.087    11.592    
    SLICE_X11Y199        FDRE (Setup_fdre_C_D)        0.073    11.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.799ns (10.143%)  route 7.078ns (89.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 11.498 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.569     5.149    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X26Y213        LUT6 (Prop_lut6_I0_O)        0.105     5.254 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.645     5.899    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X22Y216        LUT2 (Prop_lut2_I0_O)        0.105     6.004 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.359     6.363    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X22Y217        LUT6 (Prop_lut6_I0_O)        0.105     6.468 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          0.505     6.974    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X20Y224        LUT3 (Prop_lut3_I1_O)        0.105     7.079 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_1__26/O
                         net (fo=1, routed)           0.000     7.079    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X20Y224        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.524    11.498    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X20Y224        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.828    
                         clock uncertainty           -0.087    11.741    
    SLICE_X20Y224        FDRE (Setup_fdre_C_D)        0.076    11.817    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.799ns (10.149%)  route 7.074ns (89.851%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 11.498 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.569     5.149    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X26Y213        LUT6 (Prop_lut6_I0_O)        0.105     5.254 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__88/O
                         net (fo=2, routed)           0.645     5.899    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X22Y216        LUT2 (Prop_lut2_I0_O)        0.105     6.004 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__5/O
                         net (fo=3, routed)           0.359     6.363    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X22Y217        LUT6 (Prop_lut6_I0_O)        0.105     6.468 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__23/O
                         net (fo=33, routed)          0.501     6.970    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X20Y224        LUT4 (Prop_lut4_I1_O)        0.105     7.075 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17/O
                         net (fo=1, routed)           0.000     7.075    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1__17_n_0
    SLICE_X20Y224        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.524    11.498    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X20Y224        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.828    
                         clock uncertainty           -0.087    11.741    
    SLICE_X20Y224        FDRE (Setup_fdre_C_D)        0.080    11.821    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 0.610ns (8.147%)  route 6.877ns (91.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 11.509 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.680     5.260    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X27Y213        LUT6 (Prop_lut6_I0_O)        0.105     5.365 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/i__i_4__8/O
                         net (fo=125, routed)         0.766     6.131    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset_6
    SLICE_X21Y213        LUT2 (Prop_lut2_I0_O)        0.126     6.257 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_1__99/O
                         net (fo=1, routed)           0.432     6.689    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg_0
    SLICE_X21Y213        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.535    11.509    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X21Y213        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.839    
                         clock uncertainty           -0.087    11.752    
    SLICE_X21Y213        FDRE (Setup_fdre_C_D)       -0.200    11.552    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 fall@12.500ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 0.799ns (10.577%)  route 6.755ns (89.423%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.152ns = ( 11.348 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.511     5.091    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X16Y187        LUT6 (Prop_lut6_I0_O)        0.105     5.196 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2__80/O
                         net (fo=2, routed)           0.461     5.657    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X14Y189        LUT2 (Prop_lut2_I0_O)        0.105     5.762 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7__13/O
                         net (fo=3, routed)           0.394     6.156    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/count_reg[6]
    SLICE_X11Y188        LUT6 (Prop_lut6_I0_O)        0.105     6.261 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/edged_i_3__55/O
                         net (fo=33, routed)          0.390     6.651    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X11Y190        LUT3 (Prop_lut3_I1_O)        0.105     6.756 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/edged_i_1__58/O
                         net (fo=1, routed)           0.000     6.756    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X11Y190        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 fall edge)
                                                     12.500    12.500 f  
    K18                                               0.000    12.500 f  clk_sys (IN)
                         net (fo=0)                   0.000    12.500    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    13.841 f  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     8.409 f  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     9.897    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.974 f  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.374    11.348    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X11Y190        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism              0.330    11.678    
                         clock uncertainty           -0.087    11.591    
    SLICE_X11Y190        FDRE (Setup_fdre_C_D)        0.034    11.625    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.798%)  route 0.148ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.641    -0.660    <hidden>
    SLICE_X77Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  <hidden>
                         net (fo=1, routed)           0.148    -0.371    <hidden>
    RAMB18_X4Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.955    -0.860    <hidden>
    RAMB18_X4Y38         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.256    -0.605    
    RAMB18_X4Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.422    <hidden>
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.641    -0.660    <hidden>
    SLICE_X76Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.496 r  <hidden>
                         net (fo=1, routed)           0.103    -0.394    <hidden>
    RAMB18_X4Y38         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.955    -0.860    <hidden>
    RAMB18_X4Y38         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.256    -0.605    
    RAMB18_X4Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.450    <hidden>
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.586    -0.716    <hidden>
    SLICE_X42Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.552 r  <hidden>
                         net (fo=1, routed)           0.103    -0.449    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.892    -0.923    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.259    -0.664    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.509    <hidden>
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.586    -0.716    <hidden>
    SLICE_X42Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.552 r  <hidden>
                         net (fo=1, routed)           0.103    -0.449    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.892    -0.923    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.259    -0.664    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.509    <hidden>
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.586    -0.716    <hidden>
    SLICE_X42Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.552 r  <hidden>
                         net (fo=1, routed)           0.103    -0.449    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.892    -0.923    <hidden>
    RAMB18_X2Y44         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.259    -0.664    
    RAMB18_X2Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.509    <hidden>
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.609%)  route 0.081ns (36.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.589    -0.713    <hidden>
    SLICE_X53Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  <hidden>
                         net (fo=4, routed)           0.081    -0.491    <hidden>
    SLICE_X52Y100        RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.859    -0.957    <hidden>
    SLICE_X52Y100        RAMD64E                                      r  <hidden>
                         clock pessimism              0.257    -0.700    
    SLICE_X52Y100        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.553    <hidden>
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/register_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.583%)  route 0.230ns (58.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.589    -0.713    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/clk_40
    SLICE_X52Y149        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.549 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/recshift/genblk1[36].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.230    -0.319    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/register_i_reg[15]_0[4]
    SLICE_X52Y150        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/register_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.853    -0.963    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/clk_40
    SLICE_X52Y150        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/register_i_reg[4]/C
                         clock pessimism              0.514    -0.449    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.063    -0.386    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/IOControl/rdata34/register_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.947%)  route 0.203ns (59.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.648    -0.654    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X4Y161         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/Q
                         net (fo=23, routed)          0.203    -0.310    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/ADDRD2
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.920    -0.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/WCLK
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.256    -0.640    
    SLICE_X6Y162         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.386    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.947%)  route 0.203ns (59.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.648    -0.654    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X4Y161         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/Q
                         net (fo=23, routed)          0.203    -0.310    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/ADDRD2
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.920    -0.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/WCLK
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.256    -0.640    
    SLICE_X6Y162         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.386    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.947%)  route 0.203ns (59.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.648    -0.654    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X4Y161         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wbin_reg[2]/Q
                         net (fo=23, routed)          0.203    -0.310    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/ADDRD2
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.920    -0.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/WCLK
    SLICE_X6Y162         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.256    -0.640    
    SLICE_X6Y162         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.386    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_board_v3_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        mopshub_board_v3_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X2Y44     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X2Y44     <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X4Y38     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X4Y38     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y64     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y66     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y16   mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X68Y108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X64Y107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_mopshub_board_v3_clk_wiz_0_0
  To Clock:  clk_100_mopshub_board_v3_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 4.029ns (49.313%)  route 4.141ns (50.687%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.483    10.164    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.267    10.431 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.557    10.988    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X48Y126        LUT3 (Prop_lut3_I2_O)        0.105    11.093 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0/O
                         net (fo=1, routed)           0.000    11.093    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.407 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.664 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.664    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[5]
    SLICE_X48Y127        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.290    12.783    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X48Y127        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]/C
                         clock pessimism              0.632    13.414    
                         clock uncertainty           -0.097    13.317    
    SLICE_X48Y127        FDRE (Setup_fdre_C_D)        0.101    13.418    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 3.950ns (48.819%)  route 4.141ns (51.181%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.483    10.164    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.267    10.431 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.557    10.988    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X48Y126        LUT3 (Prop_lut3_I2_O)        0.105    11.093 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0/O
                         net (fo=1, routed)           0.000    11.093    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_1__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    11.407 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.407    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.585 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.585    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[4]
    SLICE_X48Y127        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.290    12.783    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X48Y127        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]/C
                         clock pessimism              0.632    13.414    
                         clock uncertainty           -0.097    13.317    
    SLICE_X48Y127        FDRE (Setup_fdre_C_D)        0.101    13.418    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[4]
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 3.992ns (50.072%)  route 3.981ns (49.928%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.483    10.164    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.267    10.431 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.397    10.828    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X48Y126        LUT3 (Prop_lut3_I2_O)        0.105    10.933 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.933    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    11.467 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/O[3]
                         net (fo=1, routed)           0.000    11.467    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[3]
    SLICE_X48Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.288    12.781    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X48Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[3]/C
                         clock pessimism              0.632    13.412    
                         clock uncertainty           -0.097    13.315    
    SLICE_X48Y126        FDRE (Setup_fdre_C_D)        0.101    13.416    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[3]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 4.159ns (52.324%)  route 3.790ns (47.676%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.358    10.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I5_O)        0.267    10.306 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.323    10.629    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X44Y124        LUT5 (Prop_lut5_I1_O)        0.105    10.734 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.734    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.178 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.008    11.186    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    11.443 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.443    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[5]
    SLICE_X44Y125        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.288    12.781    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X44Y125        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]/C
                         clock pessimism              0.632    13.412    
                         clock uncertainty           -0.097    13.315    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)        0.101    13.416    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[5]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.938ns (49.731%)  route 3.981ns (50.269%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.483    10.164    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I5_O)        0.267    10.431 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_rxread_INST_0/O
                         net (fo=6, routed)           0.397    10.828    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/monitor_rxread
    SLICE_X48Y126        LUT3 (Prop_lut3_I2_O)        0.105    10.933 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.933    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry_i_3__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    11.413 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend0_carry/O[2]
                         net (fo=1, routed)           0.000    11.413    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/p_0_in__0[2]
    SLICE_X48Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.288    12.781    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/clk_icap
    SLICE_X48Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[2]/C
                         clock pessimism              0.632    13.412    
                         clock uncertainty           -0.097    13.315    
    SLICE_X48Y126        FDRE (Setup_fdre_C_D)        0.101    13.416    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_rx/augend_reg[2]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 4.080ns (51.845%)  route 3.790ns (48.155%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          1.016     7.819    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.300     8.119 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/O
                         net (fo=1, routed)           0.400     8.519    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[1]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.269     8.788 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_1/O
                         net (fo=19, routed)          0.622     9.410    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[1]
    SLICE_X43Y125        LUT2 (Prop_lut2_I1_O)        0.271     9.681 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1/O
                         net (fo=2, routed)           0.358    10.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0_i_1_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I5_O)        0.267    10.306 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/monitor_txwrite_INST_0/O
                         net (fo=6, routed)           0.323    10.629    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/monitor_txwrite
    SLICE_X44Y124        LUT5 (Prop_lut5_I1_O)        0.105    10.734 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.734    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_i_3_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.178 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry/CO[3]
                         net (fo=1, routed)           0.008    11.186    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.364 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend0_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.364    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/p_0_in[4]
    SLICE_X44Y125        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.288    12.781    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/clk_icap
    SLICE_X44Y125        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]/C
                         clock pessimism              0.632    13.412    
                         clock uncertainty           -0.097    13.315    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)        0.101    13.416    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_mon0/example_mon_fifo_tx/augend_reg[4]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 3.221ns (43.521%)  route 4.180ns (56.479%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          0.923     7.726    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.286     8.012 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.678     8.691    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[3]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.122     8.813 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          0.612     9.425    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[3]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.289     9.714 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.514    10.228    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I2_O)        0.278    10.506 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/frame_locate[7]_i_1/O
                         net (fo=8, routed)           0.389    10.895    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_29
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.289    12.782    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[0]/C
                         clock pessimism              0.632    13.413    
                         clock uncertainty           -0.097    13.316    
    SLICE_X45Y126        FDRE (Setup_fdre_C_CE)      -0.338    12.978    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[0]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 3.221ns (43.521%)  route 4.180ns (56.479%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          0.923     7.726    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.286     8.012 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.678     8.691    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[3]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.122     8.813 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          0.612     9.425    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[3]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.289     9.714 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.514    10.228    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I2_O)        0.278    10.506 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/frame_locate[7]_i_1/O
                         net (fo=8, routed)           0.389    10.895    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_29
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.289    12.782    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[1]/C
                         clock pessimism              0.632    13.413    
                         clock uncertainty           -0.097    13.316    
    SLICE_X45Y126        FDRE (Setup_fdre_C_CE)      -0.338    12.978    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[1]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 3.221ns (43.521%)  route 4.180ns (56.479%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          0.923     7.726    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.286     8.012 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.678     8.691    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[3]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.122     8.813 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          0.612     9.425    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[3]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.289     9.714 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.514    10.228    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I2_O)        0.278    10.506 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/frame_locate[7]_i_1/O
                         net (fo=8, routed)           0.389    10.895    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_29
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.289    12.782    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[2]/C
                         clock pessimism              0.632    13.413    
                         clock uncertainty           -0.097    13.316    
    SLICE_X45Y126        FDRE (Setup_fdre_C_CE)      -0.338    12.978    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[2]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@10.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 3.221ns (43.521%)  route 4.180ns (56.479%))
  Logic Levels:           5  (LUT3=3 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.807    -0.389    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -0.312 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290     1.978    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.059 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.435     3.494    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/icap_clk
    RAMB18_X2Y49         RAMB18E1                                     r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y49         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     5.619 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/fw1/fw1_1024x18/DOBDO[5]
                         net (fo=1, routed)           1.063     6.682    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/instruction1[5]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.121     6.803 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/orig.controller_instrom/vector_select_mux_5_i_1/O
                         net (fo=10, routed)          0.923     7.726    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DPRA1
    SLICE_X40Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.286     8.012 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/O
                         net (fo=1, routed)           0.678     8.691    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/sy[3]
    SLICE_X40Y124        LUT3 (Prop_lut3_I2_O)        0.122     8.813 f  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/operand_select_mux_3/O
                         net (fo=19, routed)          0.612     9.425    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/port_id[3]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.289     9.714 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2/O
                         net (fo=4, routed)           0.514    10.228    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/status_reg[0]_i_2_n_0
    SLICE_X43Y126        LUT5 (Prop_lut5_I2_O)        0.278    10.506 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/frame_locate[7]_i_1/O
                         net (fo=8, routed)           0.389    10.895    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3_n_29
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    11.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436     5.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     7.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.689     9.163    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.236 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    11.416    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.493 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         1.289    12.782    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/icap_clk
    SLICE_X45Y126        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[3]/C
                         clock pessimism              0.632    13.413    
                         clock uncertainty           -0.097    13.316    
    SLICE_X45Y126        FDRE (Setup_fdre_C_CE)      -0.338    12.978    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/frame_locate_reg[3]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.434%)  route 0.217ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.217     1.397    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/A3
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.293    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.434%)  route 0.217ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.217     1.397    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/A3
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.293    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.434%)  route 0.217ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.217     1.397    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/A3
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.293    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.434%)  route 0.217ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_3/Q
                         net (fo=12, routed)          0.217     1.397    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/A3
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.293    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.293     1.474    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/A1
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.362    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_0/SP
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.293     1.474    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/A1
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.362    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_1/SP
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.293     1.474    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/A1
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.362    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_2/SP
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.453%)  route 0.293ns (67.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.607     1.039    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y120        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.141     1.180 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_1/Q
                         net (fo=12, routed)          0.293     1.474    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/A1
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.877     1.155    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/WCLK
    SLICE_X40Y120        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP/CLK
                         clock pessimism             -0.102     1.053    
    SLICE_X40Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.362    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_3/SP
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.318%)  route 0.184ns (56.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.606     1.038    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y121        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.184     1.364    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/A4
    SLICE_X40Y121        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.876     1.154    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/WCLK
    SLICE_X40Y121        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP/CLK
                         clock pessimism             -0.102     1.052    
    SLICE_X40Y121        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.252    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_4/SP
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_100_mopshub_board_v3_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_mopshub_board_v3_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns - clk_100_mopshub_board_v3_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.318%)  route 0.184ns (56.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.747    -0.555    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.505 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     0.407    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.433 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.606     1.038    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/icap_clk
    SLICE_X38Y121        FDRE                                         r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.141     1.179 r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_count_loop_register_bit_4/Q
                         net (fo=11, routed)          0.184     1.364    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/A4
    SLICE_X40Y121        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_mopshub_board_v3_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.024    -0.792    mopshub_board_v3_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.739 r  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     0.250    mopshub_board_v3_i/clk_wiz_0/inst/clk_100_mopshub_board_v3_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.279 r  mopshub_board_v3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=580, routed)         0.876     1.154    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/WCLK
    SLICE_X40Y121        RAMS32                                       r  mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP/CLK
                         clock pessimism             -0.102     1.052    
    SLICE_X40Y121        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.252    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_5/SP
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_mopshub_board_v3_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y24     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[4].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[5].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y23     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[5].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y25     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X1Y25     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[6].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y23     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y23     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[0].ram_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.739         10.000      7.261      RAMB36_X0Y25     mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_cbuffer/gen_buf_artix_200t.controller_cbuffer_mem/mem_inst[1].ram_inst/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X40Y125    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y124    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y124    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/memory_bit_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y123    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/reg_loop_register_bit_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y122    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X40Y122    mopshub_board_v3_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0/inst/controller_kcpsm3/stack_bit_9/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v3_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_board_v3_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v3_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  mopshub_board_v3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_m_mopshub_board_v3_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_board_v3_clk_wiz_s_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y17   mopshub_board_v3_i/clk_wiz_s/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y110    mopshub_board_v3_i/mopshub_top_board_16_0/inst/ip_output_diff_clk_wrapper0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_uart_mopshub_board_v3_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       82.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.081ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.236ns (27.095%)  route 3.326ns (72.905%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.845     3.625    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I1_O)        0.275     3.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     3.900    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_1_n_0
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.030    85.981    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         85.981    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 82.081    

Slack (MET) :             82.083ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.236ns (27.095%)  route 3.326ns (72.905%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.845     3.625    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X5Y175         LUT5 (Prop_lut5_I1_O)        0.275     3.900 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     3.900    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[1]_i_1_n_0
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.032    85.983    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         85.983    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 82.083    

Slack (MET) :             82.233ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.236ns (28.022%)  route 3.175ns (71.978%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.098ns = ( 85.666 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.695     3.474    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X4Y176         LUT6 (Prop_lut6_I1_O)        0.275     3.749 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     3.749    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[0]_i_1_n_0
    SLICE_X4Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.428    85.666    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X4Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/C
                         clock pessimism              0.410    86.077    
                         clock uncertainty           -0.125    85.952    
    SLICE_X4Y176         FDRE (Setup_fdre_C_D)        0.030    85.982    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         85.982    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 82.233    

Slack (MET) :             82.260ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.236ns (28.283%)  route 3.134ns (71.717%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 85.668 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.654     3.433    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X3Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.708 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     3.708    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[3]_i_1_n_0
    SLICE_X3Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.430    85.668    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X3Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/C
                         clock pessimism              0.395    86.064    
                         clock uncertainty           -0.125    85.939    
    SLICE_X3Y175         FDRE (Setup_fdre_C_D)        0.030    85.969    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         85.969    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 82.260    

Slack (MET) :             82.274ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.236ns (28.278%)  route 3.135ns (71.722%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.655     3.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X4Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.709 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     3.709    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[2]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X4Y175         FDRE (Setup_fdre_C_D)        0.032    85.983    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         85.983    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                 82.274    

Slack (MET) :             82.278ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.236ns (28.299%)  route 3.132ns (71.701%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.651     3.431    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X4Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.706 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     3.706    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X4Y175         FDRE (Setup_fdre_C_D)        0.033    85.984    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         85.984    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                 82.278    

Slack (MET) :             82.378ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.236ns (28.968%)  route 3.031ns (71.032%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.550     3.330    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.605 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     3.605    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1_n_0
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X5Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.032    85.983    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         85.983    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 82.378    

Slack (MET) :             82.399ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.236ns (29.199%)  route 2.997ns (70.801%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 85.668 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.517     3.296    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X3Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.571 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     3.571    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1_n_0
    SLICE_X3Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.430    85.668    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X3Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/C
                         clock pessimism              0.395    86.064    
                         clock uncertainty           -0.125    85.939    
    SLICE_X3Y175         FDRE (Setup_fdre_C_D)        0.032    85.971    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         85.971    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 82.399    

Slack (MET) :             82.499ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.236ns (29.828%)  route 2.908ns (70.172%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.427     3.207    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X4Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.482 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     3.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[0]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X4Y175         FDRE (Setup_fdre_C_D)        0.030    85.981    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         85.981    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 82.499    

Slack (MET) :             82.503ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.765ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@86.765ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.236ns (29.841%)  route 2.906ns (70.159%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 85.665 - 86.765 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.534    -0.662    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X6Y177         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.433    -0.229 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.699     0.470    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[2]
    SLICE_X6Y177         LUT6 (Prop_lut6_I3_O)        0.105     0.575 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.809     1.383    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.126     1.509 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.973     2.482    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X5Y176         LUT4 (Prop_lut4_I0_O)        0.297     2.779 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4/O
                         net (fo=12, routed)          0.426     3.205    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_SM_Main[0]_i_4_n_0
    SLICE_X4Y175         LUT6 (Prop_lut6_I4_O)        0.275     3.480 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     3.480    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[1]_i_1_n_0
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     86.765    86.765 r  
    K18                                               0.000    86.765 r  clk_sys (IN)
                         net (fo=0)                   0.000    86.765    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    88.106 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    89.109    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.436    82.674 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.488    84.161    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    84.238 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         1.427    85.665    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X4Y175         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[1]/C
                         clock pessimism              0.410    86.076    
                         clock uncertainty           -0.125    85.951    
    SLICE_X4Y175         FDRE (Setup_fdre_C_D)        0.032    85.983    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         85.983    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 82.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMS32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMS32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.478%)  route 0.280ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/Q
                         net (fo=29, routed)          0.280    -0.242    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD0
    SLICE_X2Y175         RAMS32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMS32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.341    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=22, routed)          0.171    -0.351    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD4
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.451    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@43.382ns period=86.765ns})
  Path Group:             clk_uart_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_uart_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.639    -0.663    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X3Y176         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=22, routed)          0.171    -0.351    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/ADDRD4
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_uart_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/O
                         net (fo=120, routed)         0.909    -0.907    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/WCLK
    SLICE_X2Y175         RAMD32                                       r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X2Y175         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.451    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_board_v3_clk_wiz_s_0
Waveform(ns):       { 0.000 43.382 }
Period(ns):         86.765
Sources:            { mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         86.765      85.172     BUFGCTRL_X0Y18   mopshub_board_v3_i/clk_wiz_s/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         86.765      85.516     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X4Y176     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X5Y175     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X5Y175     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X7Y176     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X6Y177     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X6Y177     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X5Y177     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         86.765      85.765     SLICE_X5Y177     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       86.765      126.595    MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         43.382      42.252     SLICE_X2Y174     mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clkfbout_mopshub_board_v3_clk_wiz_s_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_board_v3_clk_wiz_s_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y19   mopshub_board_v3_i/clk_wiz_s/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.405ns (26.338%)  route 3.930ns (73.662%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.707ns = ( 36.707 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.225     8.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I5_O)        0.105     8.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.714     9.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.105     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X66Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.284    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.446    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X66Y118        FDRE (Setup_fdre_C_D)        0.076    37.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 27.682    

Slack (MET) :             27.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.405ns (27.304%)  route 3.741ns (72.696%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.815     9.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.105     9.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.285    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.445    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X66Y117        FDRE (Setup_fdre_C_D)        0.072    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 27.867    

Slack (MET) :             27.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.405ns (27.325%)  route 3.737ns (72.675%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.811     9.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.105     9.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.285    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.445    37.153    
                         clock uncertainty           -0.035    37.118    
    SLICE_X66Y117        FDRE (Setup_fdre_C_D)        0.076    37.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 27.875    

Slack (MET) :             27.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.405ns (27.627%)  route 3.681ns (72.373%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 36.705 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.755     9.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.105     9.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.282    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.445    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.072    37.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.187    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                 27.924    

Slack (MET) :             27.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.405ns (27.744%)  route 3.659ns (72.256%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 36.705 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.734     9.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.105     9.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.282    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.445    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.074    37.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 27.947    

Slack (MET) :             27.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.405ns (28.034%)  route 3.607ns (71.966%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.707ns = ( 36.707 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.681     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.105     9.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.284    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.470    37.177    
                         clock uncertainty           -0.035    37.142    
    SLICE_X67Y118        FDRE (Setup_fdre_C_D)        0.032    37.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 27.985    

Slack (MET) :             28.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.405ns (29.185%)  route 3.409ns (70.815%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 36.705 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.484     8.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.105     8.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.282    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.445    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.076    37.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                 28.199    

Slack (MET) :             28.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.405ns (29.618%)  route 3.339ns (70.383%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 36.705 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.935     8.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.105     8.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.413     8.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.105     8.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.282    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.445    37.150    
                         clock uncertainty           -0.035    37.115    
    SLICE_X66Y120        FDRE (Setup_fdre_C_D)        0.074    37.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 28.268    

Slack (MET) :             28.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.405ns (30.720%)  route 3.169ns (69.280%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.707ns = ( 36.707 - 33.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.391     4.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.348     4.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.176     5.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y121        LUT4 (Prop_lut4_I1_O)        0.256     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4/O
                         net (fo=2, routed)           0.815     6.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
    SLICE_X70Y120        LUT6 (Prop_lut6_I1_O)        0.275     7.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X70Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.062     8.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I0_O)        0.105     8.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.116     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I0_O)        0.105     8.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.284    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.470    37.177    
                         clock uncertainty           -0.035    37.142    
    SLICE_X67Y118        FDRE (Setup_fdre_C_D)        0.030    37.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.172    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                 28.421    

Slack (MET) :             28.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.799ns (21.070%)  route 2.993ns (78.930%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 36.708 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.643     5.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT5 (Prop_lut5_I3_O)        0.105     6.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.784     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X68Y116        LUT4 (Prop_lut4_I1_O)        0.105     6.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.361     7.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X68Y116        LUT5 (Prop_lut5_I4_O)        0.105     7.457 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.514     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X69Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.285    36.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X69Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.429    37.137    
                         clock uncertainty           -0.035    37.102    
    SLICE_X69Y117        FDRE (Setup_fdre_C_R)       -0.352    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.750    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 28.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.866%)  route 0.126ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.126     2.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X64Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X64Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.430     2.092    
    SLICE_X64Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDCE (Prop_fdce_C_Q)         0.141     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.120     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X64Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X64Y113        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.451     2.071    
    SLICE_X64Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.950%)  route 0.120ns (46.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDCE (Prop_fdce_C_Q)         0.141     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.120     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X64Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X64Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.453     2.069    
    SLICE_X64Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y120        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y120        FDSE (Prop_fdse_C_Q)         0.141     2.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.051     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X74Y120        LUT2 (Prop_lut2_I1_O)        0.045     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X74Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.834     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.451     2.059    
    SLICE_X74Y120        FDRE (Hold_fdre_C_D)         0.121     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.141     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.053     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X68Y109        LUT5 (Prop_lut5_I3_O)        0.045     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X68Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.848     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X68Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.454     2.070    
    SLICE_X68Y109        FDCE (Hold_fdce_C_D)         0.121     2.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.055     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.465     2.055    
    SLICE_X63Y117        FDCE (Hold_fdce_C_D)         0.076     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.466     2.054    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.075     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X73Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.848     2.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.467     2.057    
    SLICE_X73Y106        FDCE (Hold_fdce_C_D)         0.075     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDCE (Prop_fdce_C_Q)         0.141     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.118     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X64Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X64Y114        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.453     2.069    
    SLICE_X64Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.264%)  route 0.066ns (31.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.575     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDCE (Prop_fdce_C_Q)         0.141     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.066     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.465     2.055    
    SLICE_X63Y117        FDCE (Hold_fdce_C_D)         0.078     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X70Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X71Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y113  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X64Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v3_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       13.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.484ns (4.730%)  route 9.749ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        9.052     8.633    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.105     8.738 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     9.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    22.575    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.484ns (4.730%)  route 9.749ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        9.052     8.633    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.105     8.738 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     9.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    22.575    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.484ns (4.730%)  route 9.749ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        9.052     8.633    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.105     8.738 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     9.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    22.575    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.141ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 0.484ns (4.730%)  route 9.749ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        9.052     8.633    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/reset
    SLICE_X11Y154        LUT5 (Prop_lut5_I0_O)        0.105     8.738 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/alignment_reg[3]_i_1/O
                         net (fo=4, routed)           0.697     9.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/SR[0]
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X10Y154        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X10Y154        FDRE (Setup_fdre_C_R)       -0.423    22.575    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 13.141    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 0.497ns (5.111%)  route 9.227ns (94.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.532     8.926    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X13Y156        FDRE (Setup_fdre_C_CE)      -0.327    22.671    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.671    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 0.497ns (5.111%)  route 9.227ns (94.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.532     8.926    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X13Y156        FDRE (Setup_fdre_C_CE)      -0.327    22.671    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.671    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 0.497ns (5.111%)  route 9.227ns (94.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.532     8.926    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X13Y156        FDRE (Setup_fdre_C_CE)      -0.327    22.671    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.671    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.853ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 0.497ns (5.168%)  route 9.119ns (94.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.425     8.818    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X13Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X13Y157        FDRE (Setup_fdre_C_CE)      -0.327    22.671    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.671    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 13.853    

Slack (MET) :             13.853ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 0.497ns (5.168%)  route 9.119ns (94.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.425     8.818    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X13Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X13Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X13Y157        FDRE (Setup_fdre_C_CE)      -0.327    22.671    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.671    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                 13.853    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 0.497ns (5.252%)  route 8.965ns (94.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 23.349 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        8.695     8.275    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/reset
    SLICE_X10Y156        LUT2 (Prop_lut2_I0_O)        0.118     8.393 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/dataout_r[7]_i_1__0/O
                         net (fo=8, routed)           0.271     8.664    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[7]_1[0]
    SLICE_X10Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    23.349    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/clk_elink
    SLICE_X10Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    23.349    
                         clock uncertainty           -0.351    22.998    
    SLICE_X10Y157        FDRE (Setup_fdre_C_CE)      -0.295    22.703    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 14.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.091 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -2.603    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.526 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.283    -1.243    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X43Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y161        FDRE (Prop_fdre_C_Q)         0.304    -0.939 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.726    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[6]
    SLICE_X42Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.394    -1.332    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X42Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]/C
                         clock pessimism              0.000    -1.332    
                         clock uncertainty            0.351    -0.981    
    SLICE_X42Y162        FDRE (Hold_fdre_C_D)         0.197    -0.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.347ns (62.138%)  route 0.211ns (37.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.091 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    -2.603    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.526 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.374    -1.152    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X18Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y156        FDRE (Prop_fdre_C_Q)         0.347    -0.805 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           0.211    -0.594    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[0]
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.486    -1.240    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.000    -1.240    
                         clock uncertainty            0.351    -0.889    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.195    -0.694    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.560%)  route 0.132ns (48.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610    -0.692    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X41Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[8]/Q
                         net (fo=4, routed)           0.132    -0.418    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[8]
    SLICE_X41Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.882    -0.953    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X41Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/C
                         clock pessimism              0.000    -0.953    
                         clock uncertainty            0.351    -0.603    
    SLICE_X41Y162        FDRE (Hold_fdre_C_D)         0.075    -0.528    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.620    -0.682    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X21Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.554 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/Q
                         net (fo=1, routed)           0.111    -0.443    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[6]
    SLICE_X21Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.893    -0.941    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X21Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.000    -0.941    
                         clock uncertainty            0.351    -0.591    
    SLICE_X21Y155        FDRE (Hold_fdre_C_D)         0.016    -0.575    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.851%)  route 0.165ns (50.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.619    -0.683    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X20Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.165    -0.354    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[3]
    SLICE_X19Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.895    -0.940    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X19Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.000    -0.940    
                         clock uncertainty            0.351    -0.590    
    SLICE_X19Y158        FDRE (Hold_fdre_C_D)         0.075    -0.515    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.608    -0.694    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X40Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y163        FDRE (Prop_fdre_C_Q)         0.164    -0.530 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.167    -0.363    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[1]
    SLICE_X41Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.881    -0.954    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X41Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty            0.351    -0.604    
    SLICE_X41Y163        FDRE (Hold_fdre_C_D)         0.071    -0.533    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.580    -0.722    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X42Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.148    -0.574 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.464    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[3]
    SLICE_X42Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.850    -0.984    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X42Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.000    -0.984    
                         clock uncertainty            0.351    -0.634    
    SLICE_X42Y162        FDRE (Hold_fdre_C_D)         0.000    -0.634    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.609%)  route 0.173ns (51.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.610    -0.692    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X40Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.528 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.355    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[0]
    SLICE_X41Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.881    -0.954    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X41Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.000    -0.954    
                         clock uncertainty            0.351    -0.604    
    SLICE_X41Y163        FDRE (Hold_fdre_C_D)         0.075    -0.529    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.654%)  route 0.166ns (50.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.620    -0.682    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X20Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.352    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[7]
    SLICE_X20Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.893    -0.941    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X20Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.000    -0.941    
                         clock uncertainty            0.351    -0.591    
    SLICE_X20Y155        FDRE (Hold_fdre_C_D)         0.059    -0.532    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_elink_mopshub_board_v3_clk_wiz_s1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.830%)  route 0.165ns (50.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.620    -0.682    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X20Y156        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.165    -0.353    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[4]
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.896    -0.939    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X18Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000    -0.939    
                         clock uncertainty            0.351    -0.589    
    SLICE_X18Y155        FDRE (Hold_fdre_C_D)         0.053    -0.536    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_board_v3_clk_wiz_s1_0
  To Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       21.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.761ns (21.121%)  route 2.842ns (78.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.466     2.267    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X14Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.372    23.846    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X14Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.000    23.846    
                         clock uncertainty           -0.351    23.495    
    SLICE_X14Y162        FDRE (Setup_fdre_C_CE)      -0.136    23.359    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.359    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.761ns (21.121%)  route 2.842ns (78.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.466     2.267    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X14Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.372    23.846    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X14Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.000    23.846    
                         clock uncertainty           -0.351    23.495    
    SLICE_X14Y162        FDRE (Setup_fdre_C_CE)      -0.136    23.359    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.359    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.761ns (22.754%)  route 2.584ns (77.246%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.207     2.009    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.372    23.846    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.000    23.846    
                         clock uncertainty           -0.351    23.495    
    SLICE_X17Y160        FDRE (Setup_fdre_C_CE)      -0.168    23.327    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.761ns (22.754%)  route 2.584ns (77.246%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.207     2.009    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.372    23.846    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.000    23.846    
                         clock uncertainty           -0.351    23.495    
    SLICE_X17Y160        FDRE (Setup_fdre_C_CE)      -0.168    23.327    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.761ns (22.754%)  route 2.584ns (77.246%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.154ns = ( 23.846 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.207     2.009    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.372    23.846    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y160        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.000    23.846    
                         clock uncertainty           -0.351    23.495    
    SLICE_X17Y160        FDRE (Setup_fdre_C_CE)      -0.168    23.327    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             21.417ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.761ns (23.451%)  route 2.484ns (76.549%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.155ns = ( 23.845 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.108     1.910    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.371    23.845    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/C
                         clock pessimism              0.000    23.845    
                         clock uncertainty           -0.351    23.494    
    SLICE_X17Y161        FDRE (Setup_fdre_C_CE)      -0.168    23.326    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.326    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 21.417    

Slack (MET) :             21.417ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.761ns (23.451%)  route 2.484ns (76.549%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.155ns = ( 23.845 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.108     1.910    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.371    23.845    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000    23.845    
                         clock uncertainty           -0.351    23.494    
    SLICE_X17Y161        FDRE (Setup_fdre_C_CE)      -0.168    23.326    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.326    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 21.417    

Slack (MET) :             21.417ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.761ns (23.451%)  route 2.484ns (76.549%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.155ns = ( 23.845 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.390    -1.336    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X43Y165        FDSE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDSE (Prop_fdse_C_Q)         0.379    -0.957 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/Q
                         net (fo=3, routed)           0.822    -0.135    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/enc10b_out_dbg[8]
    SLICE_X44Y165        LUT4 (Prop_lut4_I3_O)        0.118    -0.017 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1/O
                         net (fo=1, routed)           0.555     0.538    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_3__1_n_0
    SLICE_X42Y165        LUT5 (Prop_lut5_I3_O)        0.264     0.802 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/fifo_core_wrap_tx/send_count_reg[7]_i_1__3/O
                         net (fo=8, routed)           1.108     1.910    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/E[0]
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.371    23.845    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/clk_40
    SLICE_X17Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000    23.845    
                         clock uncertainty           -0.351    23.494    
    SLICE_X17Y161        FDRE (Setup_fdre_C_CE)      -0.168    23.326    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_enc10b_out_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.326    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 21.417    

Slack (MET) :             21.635ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.498ns (18.811%)  route 2.149ns (81.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 23.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.486    -1.240    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X19Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.379    -0.861 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=27, routed)          1.454     0.593    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/rx_fifo_full
    SLICE_X4Y157         LUT5 (Prop_lut5_I0_O)        0.119     0.712 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[20]_i_1__3/O
                         net (fo=6, routed)           0.696     1.408    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[20]_i_1__3_n_0
    SLICE_X5Y156         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.442    23.916    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/clk_40
    SLICE_X5Y156         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[11]/C
                         clock pessimism              0.000    23.916    
                         clock uncertainty           -0.351    23.565    
    SLICE_X5Y156         FDRE (Setup_fdre_C_R)       -0.522    23.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 21.635    

Slack (MET) :             21.635ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.498ns (18.811%)  route 2.149ns (81.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 23.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.942    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.331 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    -2.807    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.726 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.486    -1.240    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X19Y155        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y155        FDRE (Prop_fdre_C_Q)         0.379    -0.861 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wfull_reg/Q
                         net (fo=27, routed)          1.454     0.593    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/rx_fifo_full
    SLICE_X4Y157         LUT5 (Prop_lut5_I0_O)        0.119     0.712 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[20]_i_1__3/O
                         net (fo=6, routed)           0.696     1.408    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer[20]_i_1__3_n_0
    SLICE_X5Y156         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.442    23.916    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/clk_40
    SLICE_X5Y156         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[12]/C
                         clock pessimism              0.000    23.916    
                         clock uncertainty           -0.351    23.565    
    SLICE_X5Y156         FDRE (Setup_fdre_C_R)       -0.522    23.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/top_led_for_synth0/top_led_enable_SM6/csm_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 21.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X14Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X14Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X14Y161        FDRE (Hold_fdre_C_CE)        0.000    -0.365    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X14Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X14Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X14Y161        FDRE (Hold_fdre_C_CE)        0.000    -0.365    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y161        FDRE (Hold_fdre_C_CE)       -0.040    -0.405    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y161        FDRE (Hold_fdre_C_CE)       -0.040    -0.405    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y161        FDRE (Hold_fdre_C_CE)       -0.040    -0.405    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y161        FDRE (Hold_fdre_C_CE)       -0.040    -0.405    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.388ns (27.839%)  route 1.006ns (72.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.644    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X17Y158        LUT5 (Prop_lut5_I1_O)        0.084    -0.620 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/send_count_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.361    -0.259    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/E[0]
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/clk_40
    SLICE_X15Y161        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y161        FDRE (Hold_fdre_C_CE)       -0.040    -0.405    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.515ns (30.947%)  route 1.149ns (69.053%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    -1.651    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X14Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDRE (Prop_fdre_C_Q)         0.347    -1.304 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[1]/Q
                         net (fo=3, routed)           0.870    -0.434    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[1]
    SLICE_X15Y163        LUT6 (Prop_lut6_I0_O)        0.084    -0.350 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[1]_i_3__1/O
                         net (fo=1, routed)           0.279    -0.071    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]_1
    SLICE_X15Y163        LUT6 (Prop_lut6_I2_O)        0.084     0.013 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_1__0_n_0
    SLICE_X15Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.479    -0.717    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X15Y163        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/C
                         clock pessimism              0.000    -0.717    
                         clock uncertainty            0.351    -0.366    
    SLICE_X15Y163        FDRE (Hold_fdre_C_D)         0.220    -0.146    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.472ns (27.462%)  route 1.247ns (72.538%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.376    -1.652    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X15Y158        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_fdre_C_Q)         0.304    -1.348 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=3, routed)           0.804    -0.544    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/Q[4]
    SLICE_X15Y162        LUT6 (Prop_lut6_I0_O)        0.084    -0.460 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[4]_i_3__0/O
                         net (fo=1, routed)           0.442    -0.018    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]_0
    SLICE_X15Y162        LUT6 (Prop_lut6_I2_O)        0.084     0.066 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.066    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[4]_i_1__0_n_0
    SLICE_X15Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X15Y162        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.222    -0.143    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.515ns (29.947%)  route 1.205ns (70.053%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838     0.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.558 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    -3.105    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -3.028 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.377    -1.651    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X12Y157        FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.347    -1.304 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]/Q
                         net (fo=3, routed)           0.762    -0.542    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r_reg[7][1]
    SLICE_X9Y162         LUT6 (Prop_lut6_I0_O)        0.084    -0.458 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/spi_core0/SPI_control_SM/data_out_r[7]_i_3__0/O
                         net (fo=1, routed)           0.442    -0.016    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]_0
    SLICE_X9Y162         LUT6 (Prop_lut6_I3_O)        0.084     0.068 r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.068    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r[7]_i_1__0_n_0
    SLICE_X9Y162         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.480    -0.716    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X9Y162         FDRE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/C
                         clock pessimism              0.000    -0.716    
                         clock uncertainty            0.351    -0.365    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.220    -0.145    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack       32.034ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.619%)  route 0.458ns (51.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.458     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y116        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.790ns  (logic 0.398ns (50.411%)  route 0.392ns (49.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.392     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y115        FDCE (Setup_fdce_C_D)       -0.156    32.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.844    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 32.054    

Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.659%)  route 0.358ns (47.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y115        FDCE (Setup_fdce_C_D)       -0.160    32.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.248%)  route 0.478ns (55.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.478     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y105        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 32.114    

Slack (MET) :             32.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.812ns  (logic 0.433ns (53.297%)  route 0.379ns (46.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.379     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y106        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                 32.155    

Slack (MET) :             32.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.759%)  route 0.358ns (45.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X64Y116        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.358     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y115        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 32.176    

Slack (MET) :             32.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.459%)  route 0.387ns (50.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.387     0.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y105        FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                 32.203    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_board_v3_clk_wiz_s_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.751ns  (logic 0.379ns (50.456%)  route 0.372ns (49.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X71Y105        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.372     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X74Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y105        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 32.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.958ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.879ns  (logic 0.398ns (45.261%)  route 0.481ns (54.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.481     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y105        FDCE (Setup_fdce_C_D)       -0.163    24.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 23.958    

Slack (MET) :             24.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.778ns  (logic 0.398ns (51.170%)  route 0.380ns (48.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y115        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y116        FDCE (Setup_fdce_C_D)       -0.158    24.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 24.064    

Slack (MET) :             24.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.564%)  route 0.374ns (48.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X72Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y105        FDCE (Setup_fdce_C_D)       -0.156    24.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.844    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 24.072    

Slack (MET) :             24.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.184%)  route 0.374ns (51.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y115        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y117        FDCE (Setup_fdce_C_D)       -0.170    24.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 24.108    

Slack (MET) :             24.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.104%)  route 0.461ns (54.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y115        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.461     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y116        FDCE (Setup_fdce_C_D)       -0.033    24.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 24.127    

Slack (MET) :             24.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.817ns  (logic 0.433ns (52.975%)  route 0.384ns (47.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.384     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X70Y105        FDCE (Setup_fdce_C_D)       -0.033    24.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 24.150    

Slack (MET) :             24.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.776ns  (logic 0.433ns (55.769%)  route 0.343ns (44.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y115        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.343     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y117        FDCE (Setup_fdce_C_D)       -0.029    24.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 24.195    

Slack (MET) :             24.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.686ns  (logic 0.433ns (63.101%)  route 0.253ns (36.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y106        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.253     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X73Y106        FDCE (Setup_fdce_C_D)       -0.075    24.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 24.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0

Setup :            0  Failing Endpoints,  Worst Slack        9.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 0.484ns (3.262%)  route 14.354ns (96.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 24.085 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         1.038    14.039    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X0Y208         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.611    24.085    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X0Y208         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.330    24.415    
                         clock uncertainty           -0.087    24.328    
    SLICE_X0Y208         FDCE (Recov_fdce_C_CLR)     -0.331    23.997    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 0.484ns (3.262%)  route 14.354ns (96.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 24.085 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         1.038    14.039    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X0Y208         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.611    24.085    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X0Y208         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                         clock pessimism              0.330    24.415    
                         clock uncertainty           -0.087    24.328    
    SLICE_X0Y208         FDCE (Recov_fdce_C_CLR)     -0.331    23.997    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 0.484ns (3.262%)  route 14.354ns (96.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 24.085 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         1.038    14.039    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X0Y208         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.611    24.085    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X0Y208         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/C
                         clock pessimism              0.330    24.415    
                         clock uncertainty           -0.087    24.328    
    SLICE_X0Y208         FDCE (Recov_fdce_C_CLR)     -0.331    23.997    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.142ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.655ns  (logic 0.484ns (3.303%)  route 14.171ns (96.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 24.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.855    13.856    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X1Y202         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.612    24.086    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X1Y202         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/C
                         clock pessimism              0.330    24.416    
                         clock uncertainty           -0.087    24.329    
    SLICE_X1Y202         FDCE (Recov_fdce_C_CLR)     -0.331    23.998    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 10.142    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.590ns  (logic 0.484ns (3.317%)  route 14.106ns (96.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 24.083 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.791    13.792    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X7Y207         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.609    24.083    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X7Y207         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                         clock pessimism              0.330    24.413    
                         clock uncertainty           -0.087    24.326    
    SLICE_X7Y207         FDCE (Recov_fdce_C_CLR)     -0.331    23.995    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         23.995    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.480ns  (logic 0.484ns (3.343%)  route 13.996ns (96.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 24.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.680    13.682    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X0Y203         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.612    24.086    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X0Y203         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.330    24.416    
                         clock uncertainty           -0.087    24.329    
    SLICE_X0Y203         FDCE (Recov_fdce_C_CLR)     -0.331    23.998    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.480ns  (logic 0.484ns (3.343%)  route 13.996ns (96.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 24.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.680    13.682    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X0Y203         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.612    24.086    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X0Y203         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/C
                         clock pessimism              0.330    24.416    
                         clock uncertainty           -0.087    24.329    
    SLICE_X0Y203         FDCE (Recov_fdce_C_CLR)     -0.331    23.998    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.373ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.423ns  (logic 0.484ns (3.356%)  route 13.939ns (96.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 24.085 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.623    13.625    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X3Y208         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.611    24.085    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X3Y208         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                         clock pessimism              0.330    24.415    
                         clock uncertainty           -0.087    24.328    
    SLICE_X3Y208         FDCE (Recov_fdce_C_CLR)     -0.331    23.997    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                 10.373    

Slack (MET) :             10.378ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.416ns  (logic 0.484ns (3.357%)  route 13.932ns (96.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 24.083 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.616    13.617    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X4Y201         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.609    24.083    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X4Y201         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.330    24.413    
                         clock uncertainty           -0.087    24.326    
    SLICE_X4Y201         FDCE (Recov_fdce_C_CLR)     -0.331    23.995    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.995    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 10.378    

Slack (MET) :             10.380ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 0.484ns (3.340%)  route 14.005ns (96.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 24.086 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)       13.316    12.896    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.105    13.001 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.690    13.691    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X2Y205         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                     25.000    25.000 r  
    K18                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.341    26.341 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.345    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    20.909 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    22.397    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.474 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.612    24.086    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X2Y205         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/C
                         clock pessimism              0.330    24.416    
                         clock uncertainty           -0.087    24.329    
    SLICE_X2Y205         FDCE (Recov_fdce_C_CLR)     -0.258    24.071    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         24.071    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 10.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.414%)  route 0.113ns (44.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.578    -0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X69Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.113    -0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X67Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.849    -0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X67Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.259    -0.708    
    SLICE_X67Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.695%)  route 0.462ns (71.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.651    -0.651    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/clk_40
    SLICE_X7Y198         FDPE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDPE (Prop_fdpe_C_Q)         0.141    -0.510 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/Q
                         net (fo=8, routed)           0.184    -0.326    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_reg_2
    SLICE_X7Y198         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.278    -0.003    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X6Y205         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.016    -0.800    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X6Y205         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X6Y205         FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.695%)  route 0.462ns (71.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.651    -0.651    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/clk_40
    SLICE_X7Y198         FDPE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDPE (Prop_fdpe_C_Q)         0.141    -0.510 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/reset_generator/active_reg/Q
                         net (fo=8, routed)           0.184    -0.326    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_reg_2
    SLICE_X7Y198         LUT6 (Prop_lut6_I5_O)        0.045    -0.281 f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8/O
                         net (fo=125, routed)         0.278    -0.003    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep_13
    SLICE_X6Y205         FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.016    -0.800    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X6Y205         FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/C
                         clock pessimism              0.509    -0.291    
    SLICE_X6Y205         FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.055%)  route 0.185ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.576    -0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDPE (Prop_fdpe_C_Q)         0.164    -0.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X64Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.439 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.845    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.816 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.847    -0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.280    -0.689    
    SLICE_X64Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_board_v3_clk_wiz_s_0
  To Clock:  clk_elink_mopshub_board_v3_clk_wiz_s1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.379ns (6.488%)  route 5.462ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.462     5.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X44Y166        FDCE (Recov_fdce_C_CLR)     -0.292    22.612    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.379ns (6.488%)  route 5.462ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.462     5.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X44Y166        FDCE (Recov_fdce_C_CLR)     -0.292    22.612    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.603ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.379ns (6.488%)  route 5.462ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.462     5.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X44Y166        FDCE (Recov_fdce_C_CLR)     -0.258    22.646    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.646    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 17.603    

Slack (MET) :             17.603ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.379ns (6.488%)  route 5.462ns (93.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.462     5.043    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X44Y166        FDCE (Recov_fdce_C_CLR)     -0.258    22.646    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.646    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                 17.603    

Slack (MET) :             17.789ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X45Y165        FDCE (Recov_fdce_C_CLR)     -0.331    22.573    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.789    

Slack (MET) :             17.789ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X45Y165        FDCE (Recov_fdce_C_CLR)     -0.331    22.573    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.789    

Slack (MET) :             17.789ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X45Y165        FDCE (Recov_fdce_C_CLR)     -0.331    22.573    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.789    

Slack (MET) :             17.789ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X45Y165        FDCE (Recov_fdce_C_CLR)     -0.331    22.573    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.789    

Slack (MET) :             17.789ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X45Y165        FDCE (Recov_fdce_C_CLR)     -0.331    22.573    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.789    

Slack (MET) :             17.862ns  (required time - arrival time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@25.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.379ns (6.789%)  route 5.203ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 23.255 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.472    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.836 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.277    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.196 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       1.398    -0.798    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.379    -0.419 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        5.203     4.784    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000    25.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.838    25.838 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.841    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    20.442 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    21.895    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    21.972 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         1.283    23.255    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    23.255    
                         clock uncertainty           -0.351    22.904    
    SLICE_X44Y165        FDCE (Recov_fdce_C_CLR)     -0.258    22.646    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.646    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X44Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.703    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X44Y165        FDCE (Remov_fdce_C_CLR)     -0.067    -0.703    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.141ns (4.969%)  route 2.696ns (95.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.696     2.109    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X45Y165        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.848    -0.986    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X45Y165        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    -0.986    
                         clock uncertainty            0.351    -0.636    
    SLICE_X45Y165        FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.950ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.141ns (4.740%)  route 2.833ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.833     2.246    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.847    -0.987    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    -0.987    
                         clock uncertainty            0.351    -0.637    
    SLICE_X44Y166        FDCE (Remov_fdce_C_CLR)     -0.067    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.141ns (4.740%)  route 2.833ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.833     2.246    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.847    -0.987    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    -0.987    
                         clock uncertainty            0.351    -0.637    
    SLICE_X44Y166        FDCE (Remov_fdce_C_CLR)     -0.067    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.950ns  (arrival time - required time)
  Source:                 mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_board_v3_clk_wiz_s_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_board_v3_clk_wiz_s1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise@0.000ns - clk_40_mopshub_board_v3_clk_wiz_s_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.141ns (4.740%)  route 2.833ns (95.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.351ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.181ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_board_v3_clk_wiz_s_0 rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mopshub_board_v3_i/clk_wiz_s/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mopshub_board_v3_i/clk_wiz_s/inst/clk_in1_mopshub_board_v3_clk_wiz_s_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.873 r  mopshub_board_v3_i/clk_wiz_s/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.328    mopshub_board_v3_i/clk_wiz_s/inst/clk_40_mopshub_board_v3_clk_wiz_s_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.302 r  mopshub_board_v3_i/clk_wiz_s/inst/clkout1_buf/O
                         net (fo=17757, routed)       0.574    -0.728    mopshub_board_v3_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X93Y130        FDRE                                         r  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.587 f  mopshub_board_v3_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1157, routed)        2.833     2.246    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X44Y166        FDCE                                         f  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_board_v3_clk_wiz_s1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_ext_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.890    mopshub_board_v3_i/clk_wiz_s1/inst/clk_in1_mopshub_board_v3_clk_wiz_s1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.443 r  mopshub_board_v3_i/clk_wiz_s1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.864    mopshub_board_v3_i/clk_wiz_s1/inst/clk_elink_mopshub_board_v3_clk_wiz_s1_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.835 r  mopshub_board_v3_i/clk_wiz_s1/inst/clkout1_buf/O
                         net (fo=170, routed)         0.847    -0.987    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X44Y166        FDCE                                         r  mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    -0.987    
                         clock uncertainty            0.351    -0.637    
    SLICE_X44Y166        FDCE (Remov_fdce_C_CLR)     -0.067    -0.704    mopshub_board_v3_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  2.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.871ns (23.196%)  route 2.884ns (76.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.677     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y116        FDCE (Recov_fdce_C_CLR)     -0.292    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.871ns (23.196%)  route 2.884ns (76.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.677     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y116        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 28.911    

Slack (MET) :             28.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.871ns (23.196%)  route 2.884ns (76.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.677     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y116        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 28.911    

Slack (MET) :             28.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.871ns (23.196%)  route 2.884ns (76.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.677     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y116        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 28.911    

Slack (MET) :             28.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.871ns (23.196%)  route 2.884ns (76.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.677     7.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y116        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 28.911    

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.871ns (24.681%)  route 2.658ns (75.319%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.451     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y115        FDCE (Recov_fdce_C_CLR)     -0.292    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 29.103    

Slack (MET) :             29.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.871ns (24.681%)  route 2.658ns (75.319%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.451     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y115        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 29.137    

Slack (MET) :             29.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.871ns (24.681%)  route 2.658ns (75.319%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.451     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y115        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 29.137    

Slack (MET) :             29.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.871ns (24.681%)  route 2.658ns (75.319%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.451     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y115        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 29.137    

Slack (MET) :             29.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.871ns (24.681%)  route 2.658ns (75.319%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 36.709 - 33.000 ) 
    Source Clock Delay      (SCD):    4.179ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.393     4.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.379     4.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.813     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X68Y118        LUT4 (Prop_lut4_I3_O)        0.119     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.703     6.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X68Y116        LUT1 (Prop_lut1_I0_O)        0.268     7.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.451     7.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.286    36.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.429    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X68Y115        FDCE (Recov_fdce_C_CLR)     -0.258    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 29.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.542%)  route 0.190ns (57.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.574     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X67Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     2.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.190     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X65Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     2.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.430     2.092    
    SLICE_X65Y114        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.217 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X64Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X64Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.451     2.068    
    SLICE_X64Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.217 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X64Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X64Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.451     2.068    
    SLICE_X64Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.659%)  route 0.187ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.573     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.217 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.187     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X64Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X64Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.451     2.068    
    SLICE_X64Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.403    





