// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=24.136000,HLS_SYN_LAT=10818,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=277,HLS_SYN_LUT=1453,HLS_VERSION=2019_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_0_address0,
        conv_1_out_0_ce0,
        conv_1_out_0_q0,
        conv_1_out_0_address1,
        conv_1_out_0_ce1,
        conv_1_out_0_q1,
        conv_1_out_1_address0,
        conv_1_out_1_ce0,
        conv_1_out_1_q0,
        conv_1_out_1_address1,
        conv_1_out_1_ce1,
        conv_1_out_1_q1,
        max_pool_1_out_address0,
        max_pool_1_out_ce0,
        max_pool_1_out_we0,
        max_pool_1_out_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] conv_1_out_0_address0;
output   conv_1_out_0_ce0;
input  [31:0] conv_1_out_0_q0;
output  [13:0] conv_1_out_0_address1;
output   conv_1_out_0_ce1;
input  [31:0] conv_1_out_0_q1;
output  [13:0] conv_1_out_1_address0;
output   conv_1_out_1_ce0;
input  [31:0] conv_1_out_1_q0;
output  [13:0] conv_1_out_1_address1;
output   conv_1_out_1_ce1;
input  [31:0] conv_1_out_1_q1;
output  [12:0] max_pool_1_out_address0;
output   max_pool_1_out_ce0;
output   max_pool_1_out_we0;
output  [31:0] max_pool_1_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] conv_1_out_0_address0;
reg conv_1_out_0_ce0;
reg[13:0] conv_1_out_0_address1;
reg conv_1_out_0_ce1;
reg[13:0] conv_1_out_1_address0;
reg conv_1_out_1_ce0;
reg[13:0] conv_1_out_1_address1;
reg conv_1_out_1_ce1;
reg max_pool_1_out_ce0;
reg max_pool_1_out_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] indvar_flatten23_reg_199;
reg   [5:0] f_0_reg_210;
reg   [7:0] indvar_flatten_reg_221;
reg   [3:0] r_0_reg_232;
reg   [3:0] c_0_reg_243;
wire   [0:0] icmp_ln10_fu_293_p2;
reg   [0:0] icmp_ln10_reg_1020;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln10_fu_299_p2;
reg   [12:0] add_ln10_reg_1024;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln13_fu_311_p2;
reg   [0:0] icmp_ln13_reg_1029;
wire   [5:0] select_ln28_9_fu_325_p3;
reg   [5:0] select_ln28_9_reg_1034;
wire   [0:0] trunc_ln28_fu_333_p1;
reg   [0:0] trunc_ln28_reg_1040;
wire   [4:0] zext_ln28_3_mid2_v_fu_337_p4;
reg   [4:0] zext_ln28_3_mid2_v_reg_1046;
wire   [14:0] zext_ln28_1_fu_347_p1;
reg   [14:0] zext_ln28_1_reg_1051;
wire   [3:0] select_ln13_fu_397_p3;
reg   [3:0] select_ln13_reg_1056;
wire   [3:0] select_ln13_1_fu_413_p3;
reg   [3:0] select_ln13_1_reg_1062;
wire   [4:0] select_ln13_3_fu_445_p3;
reg   [4:0] select_ln13_3_reg_1068;
wire   [9:0] zext_ln28_4_fu_461_p1;
reg   [9:0] zext_ln28_4_reg_1073;
wire   [9:0] zext_ln28_7_fu_519_p1;
reg   [9:0] zext_ln28_7_reg_1088;
wire   [7:0] add_ln13_fu_553_p2;
reg   [7:0] add_ln13_reg_1103;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] select_ln28_1_fu_777_p3;
reg   [31:0] select_ln28_1_reg_1128;
wire   [3:0] c_fu_785_p2;
reg   [3:0] c_reg_1135;
wire   [7:0] select_ln13_4_fu_790_p3;
reg   [7:0] select_ln13_4_reg_1140;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [12:0] ap_phi_mux_indvar_flatten23_phi_fu_203_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_f_0_phi_fu_214_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_225_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_236_p4;
reg   [3:0] ap_phi_mux_c_0_phi_fu_247_p4;
wire   [63:0] zext_ln28_5_fu_507_p1;
wire   [63:0] zext_ln28_9_fu_547_p1;
wire   [63:0] zext_ln28_6_fu_608_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln28_11_fu_687_p1;
wire   [63:0] zext_ln35_3_fu_1006_p1;
wire   [31:0] grp_fu_263_p3;
reg   [31:0] grp_fu_254_p1;
wire   [31:0] grp_fu_271_p3;
reg   [31:0] grp_fu_259_p1;
wire   [31:0] select_ln28_fu_656_p3;
wire   [31:0] select_ln28_2_fu_885_p3;
wire   [4:0] shl_ln_fu_279_p3;
wire   [5:0] f_fu_305_p2;
wire   [4:0] or_ln25_fu_287_p2;
wire   [0:0] icmp_ln16_fu_373_p2;
wire   [0:0] xor_ln28_fu_367_p2;
wire   [3:0] select_ln28_8_fu_317_p3;
wire   [0:0] and_ln28_7_fu_379_p2;
wire   [0:0] or_ln13_fu_391_p2;
wire   [3:0] r_fu_385_p2;
wire   [4:0] shl_ln25_mid1_fu_405_p3;
wire   [4:0] select_ln28_10_fu_351_p3;
wire   [4:0] select_ln13_2_fu_421_p3;
wire   [4:0] mul_ln28_fu_433_p1;
wire   [4:0] or_ln25_1_fu_439_p2;
wire   [4:0] select_ln28_11_fu_359_p3;
wire   [4:0] shl_ln1_fu_453_p3;
wire   [9:0] mul_ln28_fu_433_p2;
wire   [9:0] add_ln28_fu_465_p2;
wire   [0:0] trunc_ln28_1_fu_471_p1;
wire   [4:0] tmp_1_fu_475_p3;
wire   [8:0] tmp_fu_489_p4;
wire   [4:0] or_ln28_7_fu_483_p2;
wire   [13:0] tmp_13_fu_499_p3;
wire   [4:0] or_ln26_fu_513_p2;
wire   [9:0] add_ln28_2_fu_523_p2;
wire   [13:0] tmp_17_fu_529_p3;
wire   [14:0] zext_ln28_8_fu_537_p1;
wire   [14:0] add_ln28_3_fu_541_p2;
wire   [4:0] mul_ln28_1_fu_562_p1;
wire   [9:0] mul_ln28_1_fu_562_p2;
wire   [9:0] add_ln28_1_fu_568_p2;
wire   [0:0] trunc_ln28_2_fu_573_p1;
wire   [4:0] tmp_14_fu_577_p3;
wire   [8:0] tmp_15_fu_590_p4;
wire   [4:0] or_ln28_8_fu_585_p2;
wire   [13:0] tmp_16_fu_600_p3;
wire   [31:0] bitcast_ln28_fu_614_p1;
wire   [7:0] tmp_3_fu_618_p4;
wire   [22:0] trunc_ln28_3_fu_628_p1;
wire   [0:0] icmp_ln28_1_fu_638_p2;
wire   [0:0] icmp_ln28_fu_632_p2;
wire   [0:0] or_ln28_fu_644_p2;
wire   [0:0] grp_fu_254_p2;
wire   [0:0] and_ln28_fu_650_p2;
wire   [9:0] add_ln28_4_fu_665_p2;
wire   [13:0] tmp_18_fu_670_p3;
wire   [14:0] zext_ln28_10_fu_678_p1;
wire   [14:0] add_ln28_5_fu_682_p2;
wire   [31:0] bitcast_ln28_1_fu_693_p1;
wire   [31:0] bitcast_ln28_2_fu_711_p1;
wire   [7:0] tmp_5_fu_697_p4;
wire   [22:0] trunc_ln28_4_fu_707_p1;
wire   [0:0] icmp_ln28_3_fu_735_p2;
wire   [0:0] icmp_ln28_2_fu_729_p2;
wire   [7:0] tmp_6_fu_715_p4;
wire   [22:0] trunc_ln28_5_fu_725_p1;
wire   [0:0] icmp_ln28_5_fu_753_p2;
wire   [0:0] icmp_ln28_4_fu_747_p2;
wire   [0:0] or_ln28_1_fu_741_p2;
wire   [0:0] or_ln28_2_fu_759_p2;
wire   [0:0] and_ln28_1_fu_765_p2;
wire   [0:0] grp_fu_259_p2;
wire   [0:0] and_ln28_2_fu_771_p2;
wire   [31:0] bitcast_ln28_3_fu_802_p1;
wire   [31:0] bitcast_ln28_4_fu_820_p1;
wire   [7:0] tmp_8_fu_806_p4;
wire   [22:0] trunc_ln28_6_fu_816_p1;
wire   [0:0] icmp_ln28_7_fu_843_p2;
wire   [0:0] icmp_ln28_6_fu_837_p2;
wire   [7:0] tmp_9_fu_823_p4;
wire   [22:0] trunc_ln28_7_fu_833_p1;
wire   [0:0] icmp_ln28_9_fu_861_p2;
wire   [0:0] icmp_ln28_8_fu_855_p2;
wire   [0:0] or_ln28_3_fu_849_p2;
wire   [0:0] or_ln28_4_fu_867_p2;
wire   [0:0] and_ln28_3_fu_873_p2;
wire   [0:0] and_ln28_4_fu_879_p2;
wire   [31:0] bitcast_ln28_5_fu_893_p1;
wire   [31:0] bitcast_ln28_6_fu_911_p1;
wire   [7:0] tmp_10_fu_897_p4;
wire   [22:0] trunc_ln28_8_fu_907_p1;
wire   [0:0] icmp_ln28_11_fu_935_p2;
wire   [0:0] icmp_ln28_10_fu_929_p2;
wire   [7:0] tmp_11_fu_915_p4;
wire   [22:0] trunc_ln28_9_fu_925_p1;
wire   [0:0] icmp_ln28_13_fu_953_p2;
wire   [0:0] icmp_ln28_12_fu_947_p2;
wire   [0:0] or_ln28_5_fu_941_p2;
wire   [0:0] or_ln28_6_fu_959_p2;
wire   [0:0] and_ln28_5_fu_965_p2;
wire   [0:0] and_ln28_6_fu_971_p2;
wire   [7:0] grp_fu_1011_p3;
wire   [12:0] tmp_19_fu_989_p3;
wire   [13:0] zext_ln35_2_fu_996_p1;
wire   [13:0] zext_ln28_fu_796_p1;
wire   [13:0] add_ln35_1_fu_1000_p2;
wire   [4:0] grp_fu_1011_p0;
wire   [3:0] grp_fu_1011_p1;
wire   [3:0] grp_fu_1011_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state5;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [7:0] grp_fu_1011_p10;
wire   [7:0] grp_fu_1011_p20;
wire   [9:0] mul_ln28_1_fu_562_p10;
wire   [9:0] mul_ln28_fu_433_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(grp_fu_263_p3),
    .din1(grp_fu_254_p1),
    .opcode(5'd2),
    .dout(grp_fu_254_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U2(
    .din0(grp_fu_271_p3),
    .din1(grp_fu_259_p1),
    .opcode(5'd2),
    .dout(grp_fu_259_p2)
);

max_pool_1_mac_mucud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
max_pool_1_mac_mucud_U3(
    .din0(grp_fu_1011_p0),
    .din1(grp_fu_1011_p1),
    .din2(grp_fu_1011_p2),
    .dout(grp_fu_1011_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        c_0_reg_243 <= c_reg_1135;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_243 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        f_0_reg_210 <= select_ln28_9_reg_1034;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_210 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten23_reg_199 <= add_ln10_reg_1024;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten23_reg_199 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_221 <= select_ln13_4_reg_1140;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_221 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_0_reg_232 <= select_ln13_1_reg_1062;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_232 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln10_reg_1024 <= add_ln10_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln13_reg_1103 <= add_ln13_fu_553_p2;
        icmp_ln13_reg_1029 <= icmp_ln13_fu_311_p2;
        select_ln13_3_reg_1068[4 : 1] <= select_ln13_3_fu_445_p3[4 : 1];
        select_ln13_reg_1056 <= select_ln13_fu_397_p3;
        trunc_ln28_reg_1040 <= trunc_ln28_fu_333_p1;
        zext_ln28_1_reg_1051[4 : 0] <= zext_ln28_1_fu_347_p1[4 : 0];
        zext_ln28_3_mid2_v_reg_1046 <= {{select_ln28_9_fu_325_p3[5:1]}};
        zext_ln28_4_reg_1073[4 : 1] <= zext_ln28_4_fu_461_p1[4 : 1];
        zext_ln28_7_reg_1088[4 : 1] <= zext_ln28_7_fu_519_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        c_reg_1135 <= c_fu_785_p2;
        select_ln13_4_reg_1140 <= select_ln13_4_fu_790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_1020 <= icmp_ln10_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_293_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln13_1_reg_1062 <= select_ln13_1_fu_413_p3;
        select_ln28_9_reg_1034 <= select_ln28_9_fu_325_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln28_1_reg_1128 <= select_ln28_1_fu_777_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_293_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_247_p4 = c_reg_1135;
    end else begin
        ap_phi_mux_c_0_phi_fu_247_p4 = c_0_reg_243;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_214_p4 = select_ln28_9_reg_1034;
    end else begin
        ap_phi_mux_f_0_phi_fu_214_p4 = f_0_reg_210;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten23_phi_fu_203_p4 = add_ln10_reg_1024;
    end else begin
        ap_phi_mux_indvar_flatten23_phi_fu_203_p4 = indvar_flatten23_reg_199;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_225_p4 = select_ln13_4_reg_1140;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_225_p4 = indvar_flatten_reg_221;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_236_p4 = select_ln13_1_reg_1062;
    end else begin
        ap_phi_mux_r_0_phi_fu_236_p4 = r_0_reg_232;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            conv_1_out_0_address0 = zext_ln28_6_fu_608_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            conv_1_out_0_address0 = zext_ln28_5_fu_507_p1;
        end else begin
            conv_1_out_0_address0 = 'bx;
        end
    end else begin
        conv_1_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            conv_1_out_0_address1 = zext_ln28_11_fu_687_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            conv_1_out_0_address1 = zext_ln28_9_fu_547_p1;
        end else begin
            conv_1_out_0_address1 = 'bx;
        end
    end else begin
        conv_1_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_ce0 = 1'b1;
    end else begin
        conv_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_ce1 = 1'b1;
    end else begin
        conv_1_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            conv_1_out_1_address0 = zext_ln28_6_fu_608_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            conv_1_out_1_address0 = zext_ln28_5_fu_507_p1;
        end else begin
            conv_1_out_1_address0 = 'bx;
        end
    end else begin
        conv_1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            conv_1_out_1_address1 = zext_ln28_11_fu_687_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            conv_1_out_1_address1 = zext_ln28_9_fu_547_p1;
        end else begin
            conv_1_out_1_address1 = 'bx;
        end
    end else begin
        conv_1_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_ce0 = 1'b1;
    end else begin
        conv_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_ce1 = 1'b1;
    end else begin
        conv_1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_254_p1 = select_ln28_1_reg_1128;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_254_p1 = 32'd8388608;
    end else begin
        grp_fu_254_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_259_p1 = select_ln28_2_fu_885_p3;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_259_p1 = select_ln28_fu_656_p3;
    end else begin
        grp_fu_259_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_1_out_ce0 = 1'b1;
    end else begin
        max_pool_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1020 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_1_out_we0 = 1'b1;
    end else begin
        max_pool_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln10_fu_293_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln10_fu_293_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_299_p2 = (ap_phi_mux_indvar_flatten23_phi_fu_203_p4 + 13'd1);

assign add_ln13_fu_553_p2 = (8'd1 + ap_phi_mux_indvar_flatten_phi_fu_225_p4);

assign add_ln28_1_fu_568_p2 = (mul_ln28_1_fu_562_p2 + zext_ln28_4_reg_1073);

assign add_ln28_2_fu_523_p2 = (mul_ln28_fu_433_p2 + zext_ln28_7_fu_519_p1);

assign add_ln28_3_fu_541_p2 = (zext_ln28_8_fu_537_p1 + zext_ln28_1_fu_347_p1);

assign add_ln28_4_fu_665_p2 = (mul_ln28_1_fu_562_p2 + zext_ln28_7_reg_1088);

assign add_ln28_5_fu_682_p2 = (zext_ln28_10_fu_678_p1 + zext_ln28_1_reg_1051);

assign add_ln28_fu_465_p2 = (mul_ln28_fu_433_p2 + zext_ln28_4_fu_461_p1);

assign add_ln35_1_fu_1000_p2 = (zext_ln35_2_fu_996_p1 + zext_ln28_fu_796_p1);

assign and_ln28_1_fu_765_p2 = (or_ln28_2_fu_759_p2 & or_ln28_1_fu_741_p2);

assign and_ln28_2_fu_771_p2 = (grp_fu_259_p2 & and_ln28_1_fu_765_p2);

assign and_ln28_3_fu_873_p2 = (or_ln28_4_fu_867_p2 & or_ln28_3_fu_849_p2);

assign and_ln28_4_fu_879_p2 = (grp_fu_254_p2 & and_ln28_3_fu_873_p2);

assign and_ln28_5_fu_965_p2 = (or_ln28_6_fu_959_p2 & or_ln28_5_fu_941_p2);

assign and_ln28_6_fu_971_p2 = (grp_fu_259_p2 & and_ln28_5_fu_965_p2);

assign and_ln28_7_fu_379_p2 = (xor_ln28_fu_367_p2 & icmp_ln16_fu_373_p2);

assign and_ln28_fu_650_p2 = (or_ln28_fu_644_p2 & grp_fu_254_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln28_1_fu_693_p1 = grp_fu_271_p3;

assign bitcast_ln28_2_fu_711_p1 = select_ln28_fu_656_p3;

assign bitcast_ln28_3_fu_802_p1 = grp_fu_263_p3;

assign bitcast_ln28_4_fu_820_p1 = select_ln28_1_reg_1128;

assign bitcast_ln28_5_fu_893_p1 = grp_fu_271_p3;

assign bitcast_ln28_6_fu_911_p1 = select_ln28_2_fu_885_p3;

assign bitcast_ln28_fu_614_p1 = grp_fu_263_p3;

assign c_fu_785_p2 = (4'd1 + select_ln13_reg_1056);

assign f_fu_305_p2 = (6'd1 + ap_phi_mux_f_0_phi_fu_214_p4);

assign grp_fu_1011_p0 = 8'd13;

assign grp_fu_1011_p1 = grp_fu_1011_p10;

assign grp_fu_1011_p10 = select_ln13_1_reg_1062;

assign grp_fu_1011_p2 = grp_fu_1011_p20;

assign grp_fu_1011_p20 = select_ln13_reg_1056;

assign grp_fu_263_p3 = ((trunc_ln28_reg_1040[0:0] === 1'b1) ? conv_1_out_1_q0 : conv_1_out_0_q0);

assign grp_fu_271_p3 = ((trunc_ln28_reg_1040[0:0] === 1'b1) ? conv_1_out_1_q1 : conv_1_out_0_q1);

assign icmp_ln10_fu_293_p2 = ((ap_phi_mux_indvar_flatten23_phi_fu_203_p4 == 13'd5408) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_311_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_225_p4 == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_373_p2 = ((ap_phi_mux_c_0_phi_fu_247_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln28_10_fu_929_p2 = ((tmp_10_fu_897_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_11_fu_935_p2 = ((trunc_ln28_8_fu_907_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_12_fu_947_p2 = ((tmp_11_fu_915_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_13_fu_953_p2 = ((trunc_ln28_9_fu_925_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_638_p2 = ((trunc_ln28_3_fu_628_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_729_p2 = ((tmp_5_fu_697_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_735_p2 = ((trunc_ln28_4_fu_707_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_747_p2 = ((tmp_6_fu_715_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_5_fu_753_p2 = ((trunc_ln28_5_fu_725_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_6_fu_837_p2 = ((tmp_8_fu_806_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_7_fu_843_p2 = ((trunc_ln28_6_fu_816_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_8_fu_855_p2 = ((tmp_9_fu_823_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_9_fu_861_p2 = ((trunc_ln28_7_fu_833_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_632_p2 = ((tmp_3_fu_618_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_1_out_address0 = zext_ln35_3_fu_1006_p1;

assign max_pool_1_out_d0 = ((and_ln28_6_fu_971_p2[0:0] === 1'b1) ? grp_fu_271_p3 : select_ln28_2_fu_885_p3);

assign mul_ln28_1_fu_562_p1 = mul_ln28_1_fu_562_p10;

assign mul_ln28_1_fu_562_p10 = select_ln13_3_reg_1068;

assign mul_ln28_1_fu_562_p2 = (10'd26 * mul_ln28_1_fu_562_p1);

assign mul_ln28_fu_433_p1 = mul_ln28_fu_433_p10;

assign mul_ln28_fu_433_p10 = select_ln13_2_fu_421_p3;

assign mul_ln28_fu_433_p2 = (10'd26 * mul_ln28_fu_433_p1);

assign or_ln13_fu_391_p2 = (icmp_ln13_fu_311_p2 | and_ln28_7_fu_379_p2);

assign or_ln25_1_fu_439_p2 = (shl_ln25_mid1_fu_405_p3 | 5'd1);

assign or_ln25_fu_287_p2 = (shl_ln_fu_279_p3 | 5'd1);

assign or_ln26_fu_513_p2 = (shl_ln1_fu_453_p3 | 5'd1);

assign or_ln28_1_fu_741_p2 = (icmp_ln28_3_fu_735_p2 | icmp_ln28_2_fu_729_p2);

assign or_ln28_2_fu_759_p2 = (icmp_ln28_5_fu_753_p2 | icmp_ln28_4_fu_747_p2);

assign or_ln28_3_fu_849_p2 = (icmp_ln28_7_fu_843_p2 | icmp_ln28_6_fu_837_p2);

assign or_ln28_4_fu_867_p2 = (icmp_ln28_9_fu_861_p2 | icmp_ln28_8_fu_855_p2);

assign or_ln28_5_fu_941_p2 = (icmp_ln28_11_fu_935_p2 | icmp_ln28_10_fu_929_p2);

assign or_ln28_6_fu_959_p2 = (icmp_ln28_13_fu_953_p2 | icmp_ln28_12_fu_947_p2);

assign or_ln28_7_fu_483_p2 = (zext_ln28_3_mid2_v_fu_337_p4 | tmp_1_fu_475_p3);

assign or_ln28_8_fu_585_p2 = (zext_ln28_3_mid2_v_reg_1046 | tmp_14_fu_577_p3);

assign or_ln28_fu_644_p2 = (icmp_ln28_fu_632_p2 | icmp_ln28_1_fu_638_p2);

assign r_fu_385_p2 = (4'd1 + select_ln28_8_fu_317_p3);

assign select_ln13_1_fu_413_p3 = ((and_ln28_7_fu_379_p2[0:0] === 1'b1) ? r_fu_385_p2 : select_ln28_8_fu_317_p3);

assign select_ln13_2_fu_421_p3 = ((and_ln28_7_fu_379_p2[0:0] === 1'b1) ? shl_ln25_mid1_fu_405_p3 : select_ln28_10_fu_351_p3);

assign select_ln13_3_fu_445_p3 = ((and_ln28_7_fu_379_p2[0:0] === 1'b1) ? or_ln25_1_fu_439_p2 : select_ln28_11_fu_359_p3);

assign select_ln13_4_fu_790_p3 = ((icmp_ln13_reg_1029[0:0] === 1'b1) ? 8'd1 : add_ln13_reg_1103);

assign select_ln13_fu_397_p3 = ((or_ln13_fu_391_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_0_phi_fu_247_p4);

assign select_ln28_10_fu_351_p3 = ((icmp_ln13_fu_311_p2[0:0] === 1'b1) ? 5'd0 : shl_ln_fu_279_p3);

assign select_ln28_11_fu_359_p3 = ((icmp_ln13_fu_311_p2[0:0] === 1'b1) ? 5'd1 : or_ln25_fu_287_p2);

assign select_ln28_1_fu_777_p3 = ((and_ln28_2_fu_771_p2[0:0] === 1'b1) ? grp_fu_271_p3 : select_ln28_fu_656_p3);

assign select_ln28_2_fu_885_p3 = ((and_ln28_4_fu_879_p2[0:0] === 1'b1) ? grp_fu_263_p3 : select_ln28_1_reg_1128);

assign select_ln28_8_fu_317_p3 = ((icmp_ln13_fu_311_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_236_p4);

assign select_ln28_9_fu_325_p3 = ((icmp_ln13_fu_311_p2[0:0] === 1'b1) ? f_fu_305_p2 : ap_phi_mux_f_0_phi_fu_214_p4);

assign select_ln28_fu_656_p3 = ((and_ln28_fu_650_p2[0:0] === 1'b1) ? grp_fu_263_p3 : 32'd8388608);

assign shl_ln1_fu_453_p3 = {{select_ln13_fu_397_p3}, {1'd0}};

assign shl_ln25_mid1_fu_405_p3 = {{r_fu_385_p2}, {1'd0}};

assign shl_ln_fu_279_p3 = {{ap_phi_mux_r_0_phi_fu_236_p4}, {1'd0}};

assign tmp_10_fu_897_p4 = {{bitcast_ln28_5_fu_893_p1[30:23]}};

assign tmp_11_fu_915_p4 = {{bitcast_ln28_6_fu_911_p1[30:23]}};

assign tmp_13_fu_499_p3 = {{tmp_fu_489_p4}, {or_ln28_7_fu_483_p2}};

assign tmp_14_fu_577_p3 = {{trunc_ln28_2_fu_573_p1}, {4'd0}};

assign tmp_15_fu_590_p4 = {{add_ln28_1_fu_568_p2[9:1]}};

assign tmp_16_fu_600_p3 = {{tmp_15_fu_590_p4}, {or_ln28_8_fu_585_p2}};

assign tmp_17_fu_529_p3 = {{add_ln28_2_fu_523_p2}, {4'd0}};

assign tmp_18_fu_670_p3 = {{add_ln28_4_fu_665_p2}, {4'd0}};

assign tmp_19_fu_989_p3 = {{grp_fu_1011_p3}, {5'd0}};

assign tmp_1_fu_475_p3 = {{trunc_ln28_1_fu_471_p1}, {4'd0}};

assign tmp_3_fu_618_p4 = {{bitcast_ln28_fu_614_p1[30:23]}};

assign tmp_5_fu_697_p4 = {{bitcast_ln28_1_fu_693_p1[30:23]}};

assign tmp_6_fu_715_p4 = {{bitcast_ln28_2_fu_711_p1[30:23]}};

assign tmp_8_fu_806_p4 = {{bitcast_ln28_3_fu_802_p1[30:23]}};

assign tmp_9_fu_823_p4 = {{bitcast_ln28_4_fu_820_p1[30:23]}};

assign tmp_fu_489_p4 = {{add_ln28_fu_465_p2[9:1]}};

assign trunc_ln28_1_fu_471_p1 = add_ln28_fu_465_p2[0:0];

assign trunc_ln28_2_fu_573_p1 = add_ln28_1_fu_568_p2[0:0];

assign trunc_ln28_3_fu_628_p1 = bitcast_ln28_fu_614_p1[22:0];

assign trunc_ln28_4_fu_707_p1 = bitcast_ln28_1_fu_693_p1[22:0];

assign trunc_ln28_5_fu_725_p1 = bitcast_ln28_2_fu_711_p1[22:0];

assign trunc_ln28_6_fu_816_p1 = bitcast_ln28_3_fu_802_p1[22:0];

assign trunc_ln28_7_fu_833_p1 = bitcast_ln28_4_fu_820_p1[22:0];

assign trunc_ln28_8_fu_907_p1 = bitcast_ln28_5_fu_893_p1[22:0];

assign trunc_ln28_9_fu_925_p1 = bitcast_ln28_6_fu_911_p1[22:0];

assign trunc_ln28_fu_333_p1 = select_ln28_9_fu_325_p3[0:0];

assign xor_ln28_fu_367_p2 = (icmp_ln13_fu_311_p2 ^ 1'd1);

assign zext_ln28_10_fu_678_p1 = tmp_18_fu_670_p3;

assign zext_ln28_11_fu_687_p1 = add_ln28_5_fu_682_p2;

assign zext_ln28_1_fu_347_p1 = zext_ln28_3_mid2_v_fu_337_p4;

assign zext_ln28_3_mid2_v_fu_337_p4 = {{select_ln28_9_fu_325_p3[5:1]}};

assign zext_ln28_4_fu_461_p1 = shl_ln1_fu_453_p3;

assign zext_ln28_5_fu_507_p1 = tmp_13_fu_499_p3;

assign zext_ln28_6_fu_608_p1 = tmp_16_fu_600_p3;

assign zext_ln28_7_fu_519_p1 = or_ln26_fu_513_p2;

assign zext_ln28_8_fu_537_p1 = tmp_17_fu_529_p3;

assign zext_ln28_9_fu_547_p1 = add_ln28_3_fu_541_p2;

assign zext_ln28_fu_796_p1 = select_ln28_9_reg_1034;

assign zext_ln35_2_fu_996_p1 = tmp_19_fu_989_p3;

assign zext_ln35_3_fu_1006_p1 = add_ln35_1_fu_1000_p2;

always @ (posedge ap_clk) begin
    zext_ln28_1_reg_1051[14:5] <= 10'b0000000000;
    select_ln13_3_reg_1068[0] <= 1'b1;
    zext_ln28_4_reg_1073[0] <= 1'b0;
    zext_ln28_4_reg_1073[9:5] <= 5'b00000;
    zext_ln28_7_reg_1088[0] <= 1'b1;
    zext_ln28_7_reg_1088[9:5] <= 5'b00000;
end

endmodule //max_pool_1
