git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/ENVIRONMENTAL-VERIFICATION-EXAMPLES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363466777
git clone --depth 1 --no-tags https://github.com/oafonsoo/SPI-Module-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374208122
git clone --depth 1 --no-tags https://github.com/YingnanWang-Ray/EE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377417503
git clone --depth 1 --no-tags https://github.com/siglabsoss/d-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380623172
git clone --depth 1 --no-tags https://github.com/MikeWakeland/Xoodyak-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362661799
git clone --depth 1 --no-tags https://github.com/SerLippo/Lemmings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391232317
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372635880
git clone --depth 1 --no-tags https://github.com/victormanu/VectorProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372288532
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_dfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373054255
git clone --depth 1 --no-tags https://github.com/asomu/SytemVerilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388693381
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/4X16-decoder-environment-with-coverage-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366937970
git clone --depth 1 --no-tags https://github.com/varunsax12/systolic_array_matrix_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392687042
git clone --depth 1 --no-tags https://github.com/mfkiwl/ArmleoCPU-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380205287
git clone --depth 1 --no-tags https://github.com/cyberfantom2000/fano_decoder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354764711
git clone --depth 1 --no-tags https://github.com/ORKA-HPC/orka-hpc-llp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386590525
git clone --depth 1 --no-tags https://github.com/my-smilence/sthv800_my_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366356066
git clone --depth 1 --no-tags https://github.com/VSHEV92/AXIS_UVM_Agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366789490
git clone --depth 1 --no-tags https://github.com/Geniussh/Bitcoin-Hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368838814
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TeatBench_For_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358781703
git clone --depth 1 --no-tags https://github.com/nonamehi/verification-userexample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363355632
git clone --depth 1 --no-tags https://github.com/AdulisL/ECE_111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357767651
git clone --depth 1 --no-tags https://github.com/Warl3ck/ad9643.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383222212
git clone --depth 1 --no-tags https://github.com/34-Engineering/Virtex-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369357083
git clone --depth 1 --no-tags https://github.com/dh73/YosysHQ_subprj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368627559
git clone --depth 1 --no-tags https://github.com/CaglayanDokme/SystemVerilogExercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366332883
git clone --depth 1 --no-tags https://github.com/masongerace/EE310-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376127002
git clone --depth 1 --no-tags https://github.com/mertakcay/EgeUni_Micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386101982
git clone --depth 1 --no-tags https://github.com/harambe-forever/olmadidcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382790806
git clone --depth 1 --no-tags https://github.com/tblink-rpc/tblink-rpc-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382405945
git clone --depth 1 --no-tags https://github.com/StanfordAHA/Configuration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395437390
git clone --depth 1 --no-tags https://github.com/anish2888/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359644003
git clone --depth 1 --no-tags https://github.com/ShonTaware/TL-V_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356351953
git clone --depth 1 --no-tags https://github.com/Soham-coder/ROCC_based_neurosynapse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361349956
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Parity_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376197267
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_uvm_ahb2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354182381
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358670134
git clone --depth 1 --no-tags https://github.com/ankangd/4bitPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353671340
git clone --depth 1 --no-tags https://github.com/mcellin/kangaroo_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354860142
git clone --depth 1 --no-tags https://github.com/PeterWrighten/ComputerSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374804949
git clone --depth 1 --no-tags https://github.com/WD20160314/sv_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380439356
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/System-Verilog-based-Verification-Of-Dflipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381279718
git clone --depth 1 --no-tags https://github.com/Shihhaolin/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391262263
git clone --depth 1 --no-tags https://github.com/Elia1996/cv32e40p_ft_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353475456
git clone --depth 1 --no-tags https://github.com/loafbrad/libimg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354420352
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_ShIft_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369248293
git clone --depth 1 --no-tags https://github.com/bibistellar/cache_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367442601
git clone --depth 1 --no-tags https://github.com/knyuchen/interconnect_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364366753
git clone --depth 1 --no-tags https://github.com/bhargav253/ultra_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380973838
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_D_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377493250
git clone --depth 1 --no-tags https://github.com/LuisGarcia-S/Procesador-Segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391241431
git clone --depth 1 --no-tags https://github.com/techvinodreddy/Router_1x3_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362730634
git clone --depth 1 --no-tags https://github.com/sathyapriyanka/APB_UVC_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370157430
git clone --depth 1 --no-tags https://github.com/LoialOtter/FPGA-USB-PD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377370340
git clone --depth 1 --no-tags https://github.com/furkanitap/8-Bit-Processor-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393173549
git clone --depth 1 --no-tags https://github.com/Ravinduabey/SERIAL_BUS_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392230967
git clone --depth 1 --no-tags https://github.com/Nameer-Iqbal-Ansari/RV32I-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355635418
git clone --depth 1 --no-tags https://github.com/ayengec/FPGA-Design-with-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365710983
git clone --depth 1 --no-tags https://github.com/kyusuf97/I2C-Subordinate-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375192310
git clone --depth 1 --no-tags https://github.com/gcet231-ciruitos-digitais-ii-2020-2/tutorial-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394716141
git clone --depth 1 --no-tags https://github.com/FilippoCheein/RISCV_CPU_Pipepline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393511298
git clone --depth 1 --no-tags https://github.com/Shihhaolin/mux-4to1-with-assertion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392594392
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_3x8_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373017556
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-2D-3x3-filter-5x5-mapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378754026
git clone --depth 1 --no-tags https://github.com/upaengineering/TD4_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382976305
git clone --depth 1 --no-tags https://github.com/ZhiyiGUO/test_zeroriscy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382776723
git clone --depth 1 --no-tags https://github.com/Shihhaolin/register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391575666
git clone --depth 1 --no-tags https://github.com/dajoariando/WMPMRI_PCBv11_HDLv1_2021_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373960035
git clone --depth 1 --no-tags https://github.com/bhargav-s-271100/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374294093
git clone --depth 1 --no-tags https://github.com/Grapefruite/SHA256_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358530627
git clone --depth 1 --no-tags https://github.com/fcoccimi/Flatsat-UHF-transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355724704
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/UVM_Simple_testbech_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367539582
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Ring_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378350124
git clone --depth 1 --no-tags https://github.com/elirazd/Verifcation-APB-transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394357640
git clone --depth 1 --no-tags https://github.com/knyuchen/fifo_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363472214
git clone --depth 1 --no-tags https://github.com/Aric5301/Space-Invaders-Maabada1A-Technion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365825820
git clone --depth 1 --no-tags https://github.com/j-sungyeong/esca_samsung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357782905
git clone --depth 1 --no-tags https://github.com/MinatsuT/TangNano_GamingLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374124989
git clone --depth 1 --no-tags https://github.com/mario-yankov-todorov/Verilog_examples_from_EDA_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360418336
git clone --depth 1 --no-tags https://github.com/Elia1996/Travulog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361533469
git clone --depth 1 --no-tags https://github.com/Radiophantom/dma_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395372426
git clone --depth 1 --no-tags https://github.com/FilippoCheein/RISCV_SUPERSCALAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393529245
git clone --depth 1 --no-tags https://github.com/Jayshil-Patel/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358849069
git clone --depth 1 --no-tags https://github.com/U-Ar/Kotsu3Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361449621
git clone --depth 1 --no-tags https://github.com/nvitya/hps_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370006928
git clone --depth 1 --no-tags https://github.com/peterzhong2001/JTAG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359665614
git clone --depth 1 --no-tags https://github.com/Tyler1T/HSCA_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363774767
git clone --depth 1 --no-tags https://github.com/tylergithub/8b_10b_Encoder_Verification_EE273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359265174
git clone --depth 1 --no-tags https://github.com/DarthZhu/MIPS_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373902194
git clone --depth 1 --no-tags https://github.com/jiru1997/NOC-Convolutional-Neural-Network-implementation-with-two-CONV-layers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378756873
git clone --depth 1 --no-tags https://github.com/sri-srujan08/AHB_APB_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381380839
git clone --depth 1 --no-tags https://github.com/m-hariszafar/apb_uvm_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390295559
git clone --depth 1 --no-tags https://github.com/ShashankVM/overlapping-sequence-detector-1011-mealy-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386664289
git clone --depth 1 --no-tags https://github.com/Zchunhua521/Hello-word.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386543580
git clone --depth 1 --no-tags https://github.com/lwflwf1/uvm-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364773997
git clone --depth 1 --no-tags https://github.com/KuangjuX-Archived/Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353908401
git clone --depth 1 --no-tags https://github.com/menotti/lightriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368338787
git clone --depth 1 --no-tags https://github.com/PratikNarkhede20/ECE571-FinalProject-DMA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367753967
git clone --depth 1 --no-tags https://github.com/charkster/adc_block_ram_spi_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386533668
git clone --depth 1 --no-tags https://github.com/kevinscorzu/Diseno-e-Implementacion-de-un-ASIP-vectorial-para-composicion-alfa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363562417
git clone --depth 1 --no-tags https://github.com/7FM/Usb20DeviceController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375699155
