Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at INGI2315_lab2_sopc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Botassium.sv(119): object "clock" differs only in case from object "CLOCK" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 119
Info (10281): Verilog HDL Declaration information at uartDynamixel.sv(16): object "TXD" differs only in case from object "txd" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 16
Info (10281): Verilog HDL Declaration information at uartDynamixel.sv(15): object "RXD" differs only in case from object "rxd" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 15
