{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636346174918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  7 22:36:14 2021 " "Processing started: Sun Nov  7 22:36:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636346174919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636346174919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636346174919 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636346174951 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd " "Source file: /home/ethanp1/ethanp1/GitProj1/src/controlUnit.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1636346176089 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Timing Analyzer" 0 -1 1636346176089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636346176227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636346176228 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636346176254 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636346176255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1636346178875 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636346180692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[1\] " "Node: controlUnit:control\|ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|branchSelect controlUnit:control\|ALUOP\[1\] " "Latch ALUcontrol:ALUcont\|branchSelect is being clocked by controlUnit:control\|ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636346181226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636346181226 "|MIPS_Processor|controlUnit:control|ALUOP[1]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636346181784 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636346181824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636346543098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636346543098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.850 " "Worst-case setup slack is -23.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346543103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346543103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.850         -487357.377 iCLK  " "  -23.850         -487357.377 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346543103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636346543103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.948 " "Worst-case hold slack is 0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 iCLK  " "    0.948               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636346597187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636346597215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636346597234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.585 " "Worst-case minimum pulse width slack is 9.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585               0.000 iCLK  " "    9.585               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346597294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636346597294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.850 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.850" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636346787170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -23.850 (VIOLATED) " "Path #1: Setup slack is -23.850 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[9\] " "From Node    : PCReg:g_PC\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      2.965  R        clock network delay " "     2.965      2.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.232     uTco  PCReg:g_PC\|s_Q\[9\] " "     3.197      0.232     uTco  PCReg:g_PC\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.000 FF  CELL  g_PC\|s_Q\[9\]\|q " "     3.197      0.000 FF  CELL  g_PC\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.567      0.370 FF    IC  s_IMemAddr\[9\]~2\|datad " "     3.567      0.370 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.692      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     3.692      0.125 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.080      2.388 FF    IC  IMem\|ram~35635\|dataa " "     6.080      2.388 FF    IC  IMem\|ram~35635\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.504      0.424 FF  CELL  IMem\|ram~35635\|combout " "     6.504      0.424 FF  CELL  IMem\|ram~35635\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      0.269 FF    IC  IMem\|ram~35636\|datab " "     6.773      0.269 FF    IC  IMem\|ram~35636\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.425 FF  CELL  IMem\|ram~35636\|combout " "     7.198      0.425 FF  CELL  IMem\|ram~35636\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.943      0.745 FF    IC  IMem\|ram~35639\|datab " "     7.943      0.745 FF    IC  IMem\|ram~35639\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.368      0.425 FF  CELL  IMem\|ram~35639\|combout " "     8.368      0.425 FF  CELL  IMem\|ram~35639\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.115      0.747 FF    IC  IMem\|ram~35642\|datab " "     9.115      0.747 FF    IC  IMem\|ram~35642\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.519      0.404 FF  CELL  IMem\|ram~35642\|combout " "     9.519      0.404 FF  CELL  IMem\|ram~35642\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.746      0.227 FF    IC  IMem\|ram~35653\|datad " "     9.746      0.227 FF    IC  IMem\|ram~35653\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.871      0.125 FF  CELL  IMem\|ram~35653\|combout " "     9.871      0.125 FF  CELL  IMem\|ram~35653\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.098      0.227 FF    IC  IMem\|ram~35664\|datad " "    10.098      0.227 FF    IC  IMem\|ram~35664\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.248      0.150 FR  CELL  IMem\|ram~35664\|combout " "    10.248      0.150 FR  CELL  IMem\|ram~35664\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.373      3.125 RR    IC  IMem\|ram~35665\|datac " "    13.373      3.125 RR    IC  IMem\|ram~35665\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.660      0.287 RR  CELL  IMem\|ram~35665\|combout " "    13.660      0.287 RR  CELL  IMem\|ram~35665\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.863      0.203 RR    IC  IMem\|ram~35708\|datac " "    13.863      0.203 RR    IC  IMem\|ram~35708\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.133      0.270 RF  CELL  IMem\|ram~35708\|combout " "    14.133      0.270 RF  CELL  IMem\|ram~35708\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.409      0.276 FF    IC  IMem\|ram~36220\|dataa " "    14.409      0.276 FF    IC  IMem\|ram~36220\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.833      0.424 FF  CELL  IMem\|ram~36220\|combout " "    14.833      0.424 FF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.078      1.245 FF    IC  RegFile\|Mux2\|Mux25~12\|datac " "    16.078      1.245 FF    IC  RegFile\|Mux2\|Mux25~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.359      0.281 FF  CELL  RegFile\|Mux2\|Mux25~12\|combout " "    16.359      0.281 FF  CELL  RegFile\|Mux2\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.587      0.228 FF    IC  RegFile\|Mux2\|Mux25~13\|datad " "    16.587      0.228 FF    IC  RegFile\|Mux2\|Mux25~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.737      0.150 FR  CELL  RegFile\|Mux2\|Mux25~13\|combout " "    16.737      0.150 FR  CELL  RegFile\|Mux2\|Mux25~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.333      0.596 RR    IC  RegFile\|Mux2\|Mux25~14\|datad " "    17.333      0.596 RR    IC  RegFile\|Mux2\|Mux25~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.488      0.155 RR  CELL  RegFile\|Mux2\|Mux25~14\|combout " "    17.488      0.155 RR  CELL  RegFile\|Mux2\|Mux25~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.865      0.377 RR    IC  RegFile\|Mux2\|Mux25~15\|datad " "    17.865      0.377 RR    IC  RegFile\|Mux2\|Mux25~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.020      0.155 RR  CELL  RegFile\|Mux2\|Mux25~15\|combout " "    18.020      0.155 RR  CELL  RegFile\|Mux2\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.708      5.688 RR    IC  RegFile\|Mux2\|Mux25~16\|datad " "    23.708      5.688 RR    IC  RegFile\|Mux2\|Mux25~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.863      0.155 RR  CELL  RegFile\|Mux2\|Mux25~16\|combout " "    23.863      0.155 RR  CELL  RegFile\|Mux2\|Mux25~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.068      0.205 RR    IC  RegFile\|Mux2\|Mux25~19\|datad " "    24.068      0.205 RR    IC  RegFile\|Mux2\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.207      0.139 RF  CELL  RegFile\|Mux2\|Mux25~19\|combout " "    24.207      0.139 RF  CELL  RegFile\|Mux2\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.632      0.425 FF    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac " "    24.632      0.425 FF    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.913      0.281 FF  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout " "    24.913      0.281 FF  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.679      0.766 FF    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad " "    25.679      0.766 FF    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.804      0.125 FF  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout " "    25.804      0.125 FF  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.051      0.247 FF    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac " "    26.051      0.247 FF    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.332      0.281 FF  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout " "    26.332      0.281 FF  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.586      0.254 FF    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac " "    26.586      0.254 FF    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.867      0.281 FF  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout " "    26.867      0.281 FF  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.807      0.940 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad " "    27.807      0.940 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.932      0.125 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout " "    27.932      0.125 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.167      0.235 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac " "    28.167      0.235 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.448      0.281 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout " "    28.448      0.281 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.679      0.231 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac " "    28.679      0.231 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.960      0.281 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout " "    28.960      0.281 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.209      0.249 FF    IC  MainALU\|mux_control\|Mux29~5\|datad " "    29.209      0.249 FF    IC  MainALU\|mux_control\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.334      0.125 FF  CELL  MainALU\|mux_control\|Mux29~5\|combout " "    29.334      0.125 FF  CELL  MainALU\|mux_control\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.562      0.228 FF    IC  MainALU\|mux_control\|Mux29~6\|datad " "    29.562      0.228 FF    IC  MainALU\|mux_control\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.687      0.125 FF  CELL  MainALU\|mux_control\|Mux29~6\|combout " "    29.687      0.125 FF  CELL  MainALU\|mux_control\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.437      2.750 FF    IC  DMem\|ram~39819\|datab " "    32.437      2.750 FF    IC  DMem\|ram~39819\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.862      0.425 FF  CELL  DMem\|ram~39819\|combout " "    32.862      0.425 FF  CELL  DMem\|ram~39819\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.269      0.407 FF    IC  DMem\|ram~39820\|datad " "    33.269      0.407 FF    IC  DMem\|ram~39820\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.419      0.150 FR  CELL  DMem\|ram~39820\|combout " "    33.419      0.150 FR  CELL  DMem\|ram~39820\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.135      0.716 RR    IC  DMem\|ram~39821\|datac " "    34.135      0.716 RR    IC  DMem\|ram~39821\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.422      0.287 RR  CELL  DMem\|ram~39821\|combout " "    34.422      0.287 RR  CELL  DMem\|ram~39821\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.625      0.203 RR    IC  DMem\|ram~39824\|datad " "    34.625      0.203 RR    IC  DMem\|ram~39824\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.764      0.139 RF  CELL  DMem\|ram~39824\|combout " "    34.764      0.139 RF  CELL  DMem\|ram~39824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.997      0.233 FF    IC  DMem\|ram~39835\|datac " "    34.997      0.233 FF    IC  DMem\|ram~39835\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.278      0.281 FF  CELL  DMem\|ram~39835\|combout " "    35.278      0.281 FF  CELL  DMem\|ram~39835\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.546      0.268 FF    IC  DMem\|ram~39846\|datab " "    35.546      0.268 FF    IC  DMem\|ram~39846\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.969      0.423 FR  CELL  DMem\|ram~39846\|combout " "    35.969      0.423 FR  CELL  DMem\|ram~39846\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.458      7.489 RR    IC  DMem\|ram~39974\|dataa " "    43.458      7.489 RR    IC  DMem\|ram~39974\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.855      0.397 RR  CELL  DMem\|ram~39974\|combout " "    43.855      0.397 RR  CELL  DMem\|ram~39974\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.061      0.206 RR    IC  DMem\|ram~40145\|datad " "    44.061      0.206 RR    IC  DMem\|ram~40145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.216      0.155 RR  CELL  DMem\|ram~40145\|combout " "    44.216      0.155 RR  CELL  DMem\|ram~40145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.419      0.203 RR    IC  DMem\|ram~40316\|datad " "    44.419      0.203 RR    IC  DMem\|ram~40316\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.558      0.139 RF  CELL  DMem\|ram~40316\|combout " "    44.558      0.139 RF  CELL  DMem\|ram~40316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.785      0.227 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad " "    44.785      0.227 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.910      0.125 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout " "    44.910      0.125 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.136      0.226 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad " "    45.136      0.226 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.261      0.125 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout " "    45.261      0.125 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.918      1.657 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac " "    46.918      1.657 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.199      0.281 FF  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout " "    47.199      0.281 FF  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.199      0.000 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d " "    47.199      0.000 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.303      0.104 FF  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    47.303      0.104 FF  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.455      3.455  R        clock network delay " "    23.455      3.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.435     -0.020           clock uncertainty " "    23.435     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.453      0.018     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    23.453      0.018     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.303 " "Data Arrival Time  :    47.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.453 " "Data Required Time :    23.453" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -23.850 (VIOLATED) " "Slack              :   -23.850 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346787178 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636346787178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.948 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.948" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636346837514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.948  " "Path #1: Hold slack is 0.948 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[2\] " "From Node    : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PCReg:g_PC\|s_Q\[2\] " "To Node      : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.232     uTco  PCReg:g_PC\|s_Q\[2\] " "     3.327      0.232     uTco  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q " "     3.327      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.603      0.276 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad " "     3.603      0.276 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.752      0.149 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout " "     3.752      0.149 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.195 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac " "     3.947      0.195 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.204      0.257 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout " "     4.204      0.257 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.204      0.000 FF    IC  g_PC\|s_Q\[2\]\|d " "     4.204      0.000 FF    IC  g_PC\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.280      0.076 FF  CELL  PCReg:g_PC\|s_Q\[2\] " "     4.280      0.076 FF  CELL  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      3.214  R        clock network delay " "     3.214      3.214  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.146     -0.068           clock pessimism removed " "     3.146     -0.068           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.146      0.000           clock uncertainty " "     3.146      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.186      uTh  PCReg:g_PC\|s_Q\[2\] " "     3.332      0.186      uTh  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.280 " "Data Arrival Time  :     4.280" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.332 " "Data Required Time :     3.332" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.948  " "Slack              :     0.948 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636346837514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636346837514 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636346837523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636346837645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636346844557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[1\] " "Node: controlUnit:control\|ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|branchSelect controlUnit:control\|ALUOP\[1\] " "Latch ALUcontrol:ALUcont\|branchSelect is being clocked by controlUnit:control\|ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636346847520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636346847520 "|MIPS_Processor|controlUnit:control|ALUOP[1]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636346994111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636346994111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.462 " "Worst-case setup slack is -20.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346994117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346994117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.462         -398134.958 iCLK  " "  -20.462         -398134.958 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636346994117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636346994117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.866 " "Worst-case hold slack is 0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 iCLK  " "    0.866               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636347051462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636347051468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636347051474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.521 " "Worst-case minimum pulse width slack is 9.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.521               0.000 iCLK  " "    9.521               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347051526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636347051526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.462 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.462" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347253182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -20.462 (VIOLATED) " "Path #1: Setup slack is -20.462 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[8\] " "From Node    : PCReg:g_PC\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      2.989  R        clock network delay " "     2.989      2.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.213     uTco  PCReg:g_PC\|s_Q\[8\] " "     3.202      0.213     uTco  PCReg:g_PC\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.000 FF  CELL  g_PC\|s_Q\[8\]\|q " "     3.202      0.000 FF  CELL  g_PC\|s_Q\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.536      0.334 FF    IC  s_IMemAddr\[8\]~3\|datad " "     3.536      0.334 FF    IC  s_IMemAddr\[8\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.110 FF  CELL  s_IMemAddr\[8\]~3\|combout " "     3.646      0.110 FF  CELL  s_IMemAddr\[8\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.776      2.130 FF    IC  IMem\|ram~35635\|datad " "     5.776      2.130 FF    IC  IMem\|ram~35635\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.910      0.134 FR  CELL  IMem\|ram~35635\|combout " "     5.910      0.134 FR  CELL  IMem\|ram~35635\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.217 RR    IC  IMem\|ram~35636\|datab " "     6.127      0.217 RR    IC  IMem\|ram~35636\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.508      0.381 RR  CELL  IMem\|ram~35636\|combout " "     6.508      0.381 RR  CELL  IMem\|ram~35636\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.710 RR    IC  IMem\|ram~35639\|datab " "     7.218      0.710 RR    IC  IMem\|ram~35639\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.582      0.364 RR  CELL  IMem\|ram~35639\|combout " "     7.582      0.364 RR  CELL  IMem\|ram~35639\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.288      0.706 RR    IC  IMem\|ram~35642\|datab " "     8.288      0.706 RR    IC  IMem\|ram~35642\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.669      0.381 RR  CELL  IMem\|ram~35642\|combout " "     8.669      0.381 RR  CELL  IMem\|ram~35642\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.188 RR    IC  IMem\|ram~35653\|datad " "     8.857      0.188 RR    IC  IMem\|ram~35653\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.001      0.144 RR  CELL  IMem\|ram~35653\|combout " "     9.001      0.144 RR  CELL  IMem\|ram~35653\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.189      0.188 RR    IC  IMem\|ram~35664\|datad " "     9.189      0.188 RR    IC  IMem\|ram~35664\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.333      0.144 RR  CELL  IMem\|ram~35664\|combout " "     9.333      0.144 RR  CELL  IMem\|ram~35664\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.239      2.906 RR    IC  IMem\|ram~35665\|datac " "    12.239      2.906 RR    IC  IMem\|ram~35665\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.265 RR  CELL  IMem\|ram~35665\|combout " "    12.504      0.265 RR  CELL  IMem\|ram~35665\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.690      0.186 RR    IC  IMem\|ram~35708\|datac " "    12.690      0.186 RR    IC  IMem\|ram~35708\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.935      0.245 RF  CELL  IMem\|ram~35708\|combout " "    12.935      0.245 RF  CELL  IMem\|ram~35708\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.184      0.249 FF    IC  IMem\|ram~36220\|dataa " "    13.184      0.249 FF    IC  IMem\|ram~36220\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.561      0.377 FF  CELL  IMem\|ram~36220\|combout " "    13.561      0.377 FF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.684      1.123 FF    IC  RegFile\|Mux2\|Mux25~12\|datac " "    14.684      1.123 FF    IC  RegFile\|Mux2\|Mux25~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.936      0.252 FF  CELL  RegFile\|Mux2\|Mux25~12\|combout " "    14.936      0.252 FF  CELL  RegFile\|Mux2\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.207 FF    IC  RegFile\|Mux2\|Mux25~13\|datad " "    15.143      0.207 FF    IC  RegFile\|Mux2\|Mux25~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.277      0.134 FR  CELL  RegFile\|Mux2\|Mux25~13\|combout " "    15.277      0.134 FR  CELL  RegFile\|Mux2\|Mux25~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.840      0.563 RR    IC  RegFile\|Mux2\|Mux25~14\|datad " "    15.840      0.563 RR    IC  RegFile\|Mux2\|Mux25~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.984      0.144 RR  CELL  RegFile\|Mux2\|Mux25~14\|combout " "    15.984      0.144 RR  CELL  RegFile\|Mux2\|Mux25~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.343      0.359 RR    IC  RegFile\|Mux2\|Mux25~15\|datad " "    16.343      0.359 RR    IC  RegFile\|Mux2\|Mux25~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.487      0.144 RR  CELL  RegFile\|Mux2\|Mux25~15\|combout " "    16.487      0.144 RR  CELL  RegFile\|Mux2\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.821      5.334 RR    IC  RegFile\|Mux2\|Mux25~16\|datad " "    21.821      5.334 RR    IC  RegFile\|Mux2\|Mux25~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.965      0.144 RR  CELL  RegFile\|Mux2\|Mux25~16\|combout " "    21.965      0.144 RR  CELL  RegFile\|Mux2\|Mux25~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.154      0.189 RR    IC  RegFile\|Mux2\|Mux25~19\|datad " "    22.154      0.189 RR    IC  RegFile\|Mux2\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.298      0.144 RR  CELL  RegFile\|Mux2\|Mux25~19\|combout " "    22.298      0.144 RR  CELL  RegFile\|Mux2\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.686      0.388 RR    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac " "    22.686      0.388 RR    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.951      0.265 RR  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout " "    22.951      0.265 RR  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.660      0.709 RR    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad " "    23.660      0.709 RR    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      0.144 RR  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout " "    23.804      0.144 RR  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.997      0.193 RR    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac " "    23.997      0.193 RR    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.262      0.265 RR  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout " "    24.262      0.265 RR  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.467      0.205 RR    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac " "    24.467      0.205 RR    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.732      0.265 RR  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout " "    24.732      0.265 RR  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.635      0.903 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad " "    25.635      0.903 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.779      0.144 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout " "    25.779      0.144 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.965      0.186 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac " "    25.965      0.186 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.230      0.265 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout " "    26.230      0.265 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.413      0.183 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac " "    26.413      0.183 RR    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.678      0.265 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout " "    26.678      0.265 RR  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.886      0.208 RR    IC  MainALU\|mux_control\|Mux29~5\|datad " "    26.886      0.208 RR    IC  MainALU\|mux_control\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.030      0.144 RR  CELL  MainALU\|mux_control\|Mux29~5\|combout " "    27.030      0.144 RR  CELL  MainALU\|mux_control\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.218      0.188 RR    IC  MainALU\|mux_control\|Mux29~6\|datad " "    27.218      0.188 RR    IC  MainALU\|mux_control\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.362      0.144 RR  CELL  MainALU\|mux_control\|Mux29~6\|combout " "    27.362      0.144 RR  CELL  MainALU\|mux_control\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.589      2.227 RR    IC  DMem\|ram~39838\|dataa " "    29.589      2.227 RR    IC  DMem\|ram~39838\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.978      0.389 RF  CELL  DMem\|ram~39838\|combout " "    29.978      0.389 RF  CELL  DMem\|ram~39838\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.306      0.328 FF    IC  DMem\|ram~39839\|datad " "    30.306      0.328 FF    IC  DMem\|ram~39839\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.440      0.134 FR  CELL  DMem\|ram~39839\|combout " "    30.440      0.134 FR  CELL  DMem\|ram~39839\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.014      1.574 RR    IC  DMem\|ram~39842\|datac " "    32.014      1.574 RR    IC  DMem\|ram~39842\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.279      0.265 RR  CELL  DMem\|ram~39842\|combout " "    32.279      0.265 RR  CELL  DMem\|ram~39842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.463      0.184 RR    IC  DMem\|ram~39845\|datac " "    32.463      0.184 RR    IC  DMem\|ram~39845\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.728      0.265 RR  CELL  DMem\|ram~39845\|combout " "    32.728      0.265 RR  CELL  DMem\|ram~39845\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.915      0.187 RR    IC  DMem\|ram~39846\|datad " "    32.915      0.187 RR    IC  DMem\|ram~39846\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.059      0.144 RR  CELL  DMem\|ram~39846\|combout " "    33.059      0.144 RR  CELL  DMem\|ram~39846\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.065      7.006 RR    IC  DMem\|ram~39974\|dataa " "    40.065      7.006 RR    IC  DMem\|ram~39974\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.423      0.358 RR  CELL  DMem\|ram~39974\|combout " "    40.423      0.358 RR  CELL  DMem\|ram~39974\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.613      0.190 RR    IC  DMem\|ram~40145\|datad " "    40.613      0.190 RR    IC  DMem\|ram~40145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.757      0.144 RR  CELL  DMem\|ram~40145\|combout " "    40.757      0.144 RR  CELL  DMem\|ram~40145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.944      0.187 RR    IC  DMem\|ram~40316\|datad " "    40.944      0.187 RR    IC  DMem\|ram~40316\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.088      0.144 RR  CELL  DMem\|ram~40316\|combout " "    41.088      0.144 RR  CELL  DMem\|ram~40316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.276      0.188 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad " "    41.276      0.188 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.420      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout " "    41.420      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.607      0.187 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad " "    41.607      0.187 RR    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.751      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout " "    41.751      0.144 RR  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.257      1.506 RR    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac " "    43.257      1.506 RR    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.522      0.265 RR  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout " "    43.522      0.265 RR  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.522      0.000 RR    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d " "    43.522      0.000 RR    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.602      0.080 RR  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    43.602      0.080 RR  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.141      3.141  R        clock network delay " "    23.141      3.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.121     -0.020           clock uncertainty " "    23.121     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.140      0.019     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    23.140      0.019     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.602 " "Data Arrival Time  :    43.602" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.140 " "Data Required Time :    23.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -20.462 (VIOLATED) " "Slack              :   -20.462 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347253183 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347253183 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.866 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.866" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300189 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300189 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347300189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.866  " "Path #1: Hold slack is 0.866 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[2\] " "From Node    : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PCReg:g_PC\|s_Q\[2\] " "To Node      : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.838      2.838  R        clock network delay " "     2.838      2.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.051      0.213     uTco  PCReg:g_PC\|s_Q\[2\] " "     3.051      0.213     uTco  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.051      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q " "     3.051      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.253 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad " "     3.304      0.253 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.443      0.139 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout " "     3.443      0.139 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.179 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac " "     3.622      0.179 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.856      0.234 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout " "     3.856      0.234 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.856      0.000 FF    IC  g_PC\|s_Q\[2\]\|d " "     3.856      0.000 FF    IC  g_PC\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.921      0.065 FF  CELL  PCReg:g_PC\|s_Q\[2\] " "     3.921      0.065 FF  CELL  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      2.944  R        clock network delay " "     2.944      2.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884     -0.060           clock pessimism removed " "     2.884     -0.060           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.000           clock uncertainty " "     2.884      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.055      0.171      uTh  PCReg:g_PC\|s_Q\[2\] " "     3.055      0.171      uTh  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.921 " "Data Arrival Time  :     3.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.055 " "Data Required Time :     3.055" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.866  " "Slack              :     0.866 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347300190 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347300190 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636347300191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[1\] " "Node: controlUnit:control\|ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|branchSelect controlUnit:control\|ALUOP\[1\] " "Latch ALUcontrol:ALUcont\|branchSelect is being clocked by controlUnit:control\|ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636347301791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636347301791 "|MIPS_Processor|controlUnit:control|ALUOP[1]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636347357646 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636347357646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.199 " "Worst-case setup slack is -3.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347357652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347357652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.199           -1234.737 iCLK  " "   -3.199           -1234.737 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347357652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636347357652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 iCLK  " "    0.431               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636347411554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636347411561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636347411569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636347411623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636347411623 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.199 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.199" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347611288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.199 (VIOLATED) " "Path #1: Setup slack is -3.199 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[9\] " "From Node    : PCReg:g_PC\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "To Node      : RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      1.588  R        clock network delay " "     1.588      1.588  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.105     uTco  PCReg:g_PC\|s_Q\[9\] " "     1.693      0.105     uTco  PCReg:g_PC\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000 FF  CELL  g_PC\|s_Q\[9\]\|q " "     1.693      0.000 FF  CELL  g_PC\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.869      0.176 FF    IC  s_IMemAddr\[9\]~2\|datad " "     1.869      0.176 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.932      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     1.932      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.281      1.349 FF    IC  IMem\|ram~35635\|dataa " "     3.281      1.349 FF    IC  IMem\|ram~35635\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.485      0.204 FF  CELL  IMem\|ram~35635\|combout " "     3.485      0.204 FF  CELL  IMem\|ram~35635\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.616      0.131 FF    IC  IMem\|ram~35636\|datab " "     3.616      0.131 FF    IC  IMem\|ram~35636\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      0.207 FF  CELL  IMem\|ram~35636\|combout " "     3.823      0.207 FF  CELL  IMem\|ram~35636\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.208      0.385 FF    IC  IMem\|ram~35639\|datab " "     4.208      0.385 FF    IC  IMem\|ram~35639\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      0.207 FF  CELL  IMem\|ram~35639\|combout " "     4.415      0.207 FF  CELL  IMem\|ram~35639\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.816      0.401 FF    IC  IMem\|ram~35642\|datab " "     4.816      0.401 FF    IC  IMem\|ram~35642\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.009      0.193 FF  CELL  IMem\|ram~35642\|combout " "     5.009      0.193 FF  CELL  IMem\|ram~35642\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.117      0.108 FF    IC  IMem\|ram~35653\|datad " "     5.117      0.108 FF    IC  IMem\|ram~35653\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.180      0.063 FF  CELL  IMem\|ram~35653\|combout " "     5.180      0.063 FF  CELL  IMem\|ram~35653\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.287      0.107 FF    IC  IMem\|ram~35664\|datad " "     5.287      0.107 FF    IC  IMem\|ram~35664\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.350      0.063 FF  CELL  IMem\|ram~35664\|combout " "     5.350      0.063 FF  CELL  IMem\|ram~35664\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.025      1.675 FF    IC  IMem\|ram~35665\|datac " "     7.025      1.675 FF    IC  IMem\|ram~35665\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.158      0.133 FF  CELL  IMem\|ram~35665\|combout " "     7.158      0.133 FF  CELL  IMem\|ram~35665\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.270      0.112 FF    IC  IMem\|ram~35708\|datac " "     7.270      0.112 FF    IC  IMem\|ram~35708\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.403      0.133 FF  CELL  IMem\|ram~35708\|combout " "     7.403      0.133 FF  CELL  IMem\|ram~35708\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.538      0.135 FF    IC  IMem\|ram~36220\|dataa " "     7.538      0.135 FF    IC  IMem\|ram~36220\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.742      0.204 FF  CELL  IMem\|ram~36220\|combout " "     7.742      0.204 FF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.292      0.550 FF    IC  RegFile\|Mux2\|Mux6~3\|datac " "     8.292      0.550 FF    IC  RegFile\|Mux2\|Mux6~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.425      0.133 FF  CELL  RegFile\|Mux2\|Mux6~3\|combout " "     8.425      0.133 FF  CELL  RegFile\|Mux2\|Mux6~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.922      0.497 FF    IC  RegFile\|Mux2\|Mux25~14\|datab " "     8.922      0.497 FF    IC  RegFile\|Mux2\|Mux25~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.141      0.219 FR  CELL  RegFile\|Mux2\|Mux25~14\|combout " "     9.141      0.219 FR  CELL  RegFile\|Mux2\|Mux25~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.304      0.163 RR    IC  RegFile\|Mux2\|Mux25~15\|datad " "     9.304      0.163 RR    IC  RegFile\|Mux2\|Mux25~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.370      0.066 RF  CELL  RegFile\|Mux2\|Mux25~15\|combout " "     9.370      0.066 RF  CELL  RegFile\|Mux2\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.571      3.201 FF    IC  RegFile\|Mux2\|Mux25~16\|datad " "    12.571      3.201 FF    IC  RegFile\|Mux2\|Mux25~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.634      0.063 FF  CELL  RegFile\|Mux2\|Mux25~16\|combout " "    12.634      0.063 FF  CELL  RegFile\|Mux2\|Mux25~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.744      0.110 FF    IC  RegFile\|Mux2\|Mux25~19\|datad " "    12.744      0.110 FF    IC  RegFile\|Mux2\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.807      0.063 FF  CELL  RegFile\|Mux2\|Mux25~19\|combout " "    12.807      0.063 FF  CELL  RegFile\|Mux2\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.021      0.214 FF    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac " "    13.021      0.214 FF    IC  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.154      0.133 FF  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout " "    13.154      0.133 FF  CELL  ALUmux\|\\G_NBit_MUX:6:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.567      0.413 FF    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad " "    13.567      0.413 FF    IC  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.630      0.063 FF  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout " "    13.630      0.063 FF  CELL  MainALU\|shift\|\\shift1:5:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.750      0.120 FF    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac " "    13.750      0.120 FF    IC  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.883      0.133 FF  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout " "    13.883      0.133 FF  CELL  MainALU\|shift\|\\shift1:6:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.121 FF    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac " "    14.004      0.121 FF    IC  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.137      0.133 FF  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout " "    14.137      0.133 FF  CELL  MainALU\|shift\|\\shift2:6:barrelShifter\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.644      0.507 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad " "    14.644      0.507 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.707      0.063 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout " "    14.707      0.063 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.113 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac " "    14.820      0.113 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.953      0.133 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout " "    14.953      0.133 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.062      0.109 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac " "    15.062      0.109 FF    IC  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.195      0.133 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout " "    15.195      0.133 FF  CELL  MainALU\|shift\|\\shift16:2:barrelShifter\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.314      0.119 FF    IC  MainALU\|mux_control\|Mux29~5\|datad " "    15.314      0.119 FF    IC  MainALU\|mux_control\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.377      0.063 FF  CELL  MainALU\|mux_control\|Mux29~5\|combout " "    15.377      0.063 FF  CELL  MainALU\|mux_control\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.485      0.108 FF    IC  MainALU\|mux_control\|Mux29~6\|datad " "    15.485      0.108 FF    IC  MainALU\|mux_control\|Mux29~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.548      0.063 FF  CELL  MainALU\|mux_control\|Mux29~6\|combout " "    15.548      0.063 FF  CELL  MainALU\|mux_control\|Mux29~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.956      1.408 FF    IC  DMem\|ram~39838\|dataa " "    16.956      1.408 FF    IC  DMem\|ram~39838\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.161      0.205 FR  CELL  DMem\|ram~39838\|combout " "    17.161      0.205 FR  CELL  DMem\|ram~39838\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.320      0.159 RR    IC  DMem\|ram~39839\|datad " "    17.320      0.159 RR    IC  DMem\|ram~39839\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.386      0.066 RF  CELL  DMem\|ram~39839\|combout " "    17.386      0.066 RF  CELL  DMem\|ram~39839\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.315      0.929 FF    IC  DMem\|ram~39842\|datac " "    18.315      0.929 FF    IC  DMem\|ram~39842\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.448      0.133 FF  CELL  DMem\|ram~39842\|combout " "    18.448      0.133 FF  CELL  DMem\|ram~39842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.557      0.109 FF    IC  DMem\|ram~39845\|datac " "    18.557      0.109 FF    IC  DMem\|ram~39845\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.690      0.133 FF  CELL  DMem\|ram~39845\|combout " "    18.690      0.133 FF  CELL  DMem\|ram~39845\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.797      0.107 FF    IC  DMem\|ram~39846\|datad " "    18.797      0.107 FF    IC  DMem\|ram~39846\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.860      0.063 FF  CELL  DMem\|ram~39846\|combout " "    18.860      0.063 FF  CELL  DMem\|ram~39846\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.015      4.155 FF    IC  DMem\|ram~39974\|dataa " "    23.015      4.155 FF    IC  DMem\|ram~39974\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.219      0.204 FF  CELL  DMem\|ram~39974\|combout " "    23.219      0.204 FF  CELL  DMem\|ram~39974\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.329      0.110 FF    IC  DMem\|ram~40145\|datad " "    23.329      0.110 FF    IC  DMem\|ram~40145\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392      0.063 FF  CELL  DMem\|ram~40145\|combout " "    23.392      0.063 FF  CELL  DMem\|ram~40145\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.500      0.108 FF    IC  DMem\|ram~40316\|datad " "    23.500      0.108 FF    IC  DMem\|ram~40316\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.563      0.063 FF  CELL  DMem\|ram~40316\|combout " "    23.563      0.063 FF  CELL  DMem\|ram~40316\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.671      0.108 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad " "    23.671      0.108 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.734      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout " "    23.734      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.840      0.106 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad " "    23.840      0.106 FF    IC  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.903      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout " "    23.903      0.063 FF  CELL  JalWrite\|\\G_NBit_MUX:1:MUXI\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.832      0.929 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac " "    24.832      0.929 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.965      0.133 FF  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout " "    24.965      0.133 FF  CELL  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.965      0.000 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d " "    24.965      0.000 FF    IC  RegFile\|\\G_NBit_dffg:26:dffgI\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.015      0.050 FF  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    25.015      0.050 FF  CELL  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.829      1.829  R        clock network delay " "    21.829      1.829  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.809     -0.020           clock uncertainty " "    21.809     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.816      0.007     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\] " "    21.816      0.007     uTsu  RegisterFile:RegFile\|dffg_NBit:\\G_NBit_dffg:26:dffgI\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.015 " "Data Arrival Time  :    25.015" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.816 " "Data Required Time :    21.816" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.199 (VIOLATED) " "Slack              :    -3.199 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347611291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347611291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.431 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.431" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347665180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.431  " "Path #1: Hold slack is 0.431 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PCReg:g_PC\|s_Q\[2\] " "From Node    : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PCReg:g_PC\|s_Q\[2\] " "To Node      : PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      1.658  R        clock network delay " "     1.658      1.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      0.105     uTco  PCReg:g_PC\|s_Q\[2\] " "     1.763      0.105     uTco  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q " "     1.763      0.000 RR  CELL  g_PC\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.130 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad " "     1.893      0.130 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.065 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout " "     1.958      0.065 RR  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.087 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac " "     2.045      0.087 RR    IC  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      0.119 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout " "     2.164      0.119 RF  CELL  JrMux\|\\G_NBit_MUX:2:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      0.000 FF    IC  g_PC\|s_Q\[2\]\|d " "     2.164      0.000 FF    IC  g_PC\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      0.036 FF  CELL  PCReg:g_PC\|s_Q\[2\] " "     2.200      0.036 FF  CELL  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      1.722  R        clock network delay " "     1.722      1.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685     -0.037           clock pessimism removed " "     1.685     -0.037           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000           clock uncertainty " "     1.685      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      0.084      uTh  PCReg:g_PC\|s_Q\[2\] " "     1.769      0.084      uTh  PCReg:g_PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.200 " "Data Arrival Time  :     2.200" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.769 " "Data Required Time :     1.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.431  " "Slack              :     0.431 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636347665180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636347665180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636347696084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636347726398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "11395 " "Peak virtual memory: 11395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636347727999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  7 23:02:07 2021 " "Processing ended: Sun Nov  7 23:02:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636347727999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:25:53 " "Elapsed time: 00:25:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636347727999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:29:37 " "Total CPU time (on all processors): 01:29:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636347727999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636347727999 ""}
