INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject2_extraCred/MiniProject2_extraCred.srcs/sources_1/new/cla_24bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_24bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject2_extraCred/MiniProject2_extraCred.srcs/sim_1/new/cla_24bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_24bit_tb
WARNING: [VRFC 10-8497] literal value 'hAAAAAAAA truncated to fit in 24 bits [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject2_extraCred/MiniProject2_extraCred.srcs/sim_1/new/cla_24bits_tb.v:93]
