{
    "bp": "../../",
    "cva6": "../../cascade-designs/cascade-cva6/cascade",
    "cva6-c1": "../../cascade-designs/cascade-cva6-c1/cascade",
    "cva6-y1": "../../cascade-designs/cascade-cva6-y1/cascade",
    "rocket": "../../cascade-designs/cascade-chipyard/cascade-rocket",
    "boom": "../../cascade-designs/cascade-chipyard/cascade-boom",
    "boom-b1": "../../cascade-designs/cascade-chipyard-b1/cascade-boom",
    "picorv32": "../../cascade-designs/cascade-picorv32/cascade",
    "picorv32-p5": "../../cascade-designs/cascade-picorv32-p5/cascade",
    "kronos": "../../cascade-designs/cascade-kronos/cascade",
    "kronos-k1": "../../cascade-designs/cascade-kronos-k1/cascade",
    "kronos-k2": "../../cascade-designs/cascade-kronos-k2/cascade",
    "vexriscv": "../../cascade-designs/cascade-vexriscv/cascade",
    "vexriscv-v1-7": "../../cascade-designs/cascade-vexriscv-v1-7/cascade",
    "vexriscv-v8-9-v15": "../../cascade-designs/cascade-vexriscv-v8-9-v15/cascade",
    "vexriscv-v10-11": "../../cascade-designs/cascade-vexriscv-v10-11/cascade",
    "vexriscv-v12": "../../cascade-designs/cascade-vexriscv-v12/cascade",
    "vexriscv-v13": "../../cascade-designs/cascade-vexriscv-v13/cascade"
}
