// Seed: 2075876554
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2
    , id_12,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input wire id_8,
    output wire id_9,
    input tri id_10
);
  wire [1 : 1] id_13;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd15
) (
    output uwire id_0,
    output logic id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire _id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10
);
  always @(negedge -1 == -1) id_1 = id_10 && id_6;
  wire [-1 'b0 : id_5] id_12;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_9,
      id_7,
      id_6,
      id_10,
      id_8,
      id_10,
      id_0,
      id_10
  );
endmodule
