OpenROAD v2.0-24548-g4fa65c3a24 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells
[INFO ODB-0127] Reading DEF file: /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/layout/eight_bit_CLA_cts.def
[INFO ODB-0128] Design: eb_adder_top
[INFO ODB-0130]     Created 28 pins.
[INFO ODB-0131]     Created 1684 components and 3904 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 3824 connections.
[INFO ODB-0133]     Created 41 nets and 80 connections.
[INFO ODB-0134] Finished DEF file: /home/arumukamganesmoorthe/ME/digital_design/eight_bit_CLA/layout/eight_bit_CLA_cts.def
[WARNING STA-0366] port 'clk' not found.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      37410         27930          25.34%
met2       Vertical        28036         26892          4.08%
met3       Horizontal      18705         18109          3.19%
met4       Vertical        11309         10759          4.86%
met5       Horizontal       3741          3654          2.33%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 180
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 256
[INFO GRT-0112] Final usage 3D: 876

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             27930            27            0.10%             0 /  0 /  0
met2             26892            54            0.20%             0 /  0 /  0
met3             18109            22            0.12%             0 /  0 /  0
met4             10759             5            0.05%             0 /  0 /  0
met5              3654             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            87344           108            0.12%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1262 um
[INFO GRT-0014] Routed nets: 41
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   eb_adder_top
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1684
Number of terminals:      28
Number of snets:          2
Number of nets:           41

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 12.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7712.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3625.
[INFO DRT-0033] via shape region query size = 770.
[INFO DRT-0033] met2 shape region query size = 462.
[INFO DRT-0033] via2 shape region query size = 616.
[INFO DRT-0033] met3 shape region query size = 464.
[INFO DRT-0033] via3 shape region query size = 616.
[INFO DRT-0033] met4 shape region query size = 183.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 65 pins.
[INFO DRT-0081]   Complete 12 unique inst patterns.
[INFO DRT-0084]   Complete 15 groups.
#scanned instances     = 1684
#unique  instances     = 12
#stdCellGenAp          = 117
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 90
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 80
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 166.86 (MB), peak = 172.59 (MB)

[INFO DRT-0157] Number of guides:     271

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 66.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 58.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 40.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 26.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 26.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 166.99 (MB), peak = 172.59 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 132 vertical wires in 1 frboxes and 84 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 13 vertical wires in 1 frboxes and 14 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.99 (MB), peak = 172.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 168.99 (MB), peak = 172.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 173.99 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 177.91 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 177.91 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 177.91 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 177.91 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 531.03 (MB), peak = 531.03 (MB)
Total wire length = 816 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 178 um.
Total wire length on LAYER met2 = 298 um.
Total wire length on LAYER met3 = 189 um.
Total wire length on LAYER met4 = 148 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 202.
Up-via summary (total 202):

----------------------
 FR_MASTERSLICE      0
            li1     81
           met1     69
           met2     26
           met3     26
           met4      0
----------------------
               202


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 531.03 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.03 (MB), peak = 531.03 (MB)
Total wire length = 811 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 181 um.
Total wire length on LAYER met2 = 285 um.
Total wire length on LAYER met3 = 187 um.
Total wire length on LAYER met4 = 156 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 201.
Up-via summary (total 201):

----------------------
 FR_MASTERSLICE      0
            li1     81
           met1     68
           met2     26
           met3     26
           met4      0
----------------------
               201


[WARNING DRT-0290] Warning: no DRC report specified, skipped writing DRC report
[INFO DRT-0198] Complete detail routing.
Total wire length = 811 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 181 um.
Total wire length on LAYER met2 = 285 um.
Total wire length on LAYER met3 = 187 um.
Total wire length on LAYER met4 = 156 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 201.
Up-via summary (total 201):

----------------------
 FR_MASTERSLICE      0
            li1     81
           met1     68
           met2     26
           met3     26
           met4      0
----------------------
               201


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 531.16 (MB), peak = 531.16 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Startpoint: Cin (input port clocked by clk)
Endpoint: Y[7] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 v input external delay
   0.00    2.00 v Cin (in)
   0.39    2.39 v UUT/C1/_08_/X (sky130_fd_sc_hd__maj3_1)
   0.39    2.79 v UUT/C1/_10_/X (sky130_fd_sc_hd__maj3_1)
   0.39    3.18 v UUT/C1/_12_/X (sky130_fd_sc_hd__maj3_1)
   0.39    3.57 v UUT/C1/_14_/X (sky130_fd_sc_hd__maj3_1)
   0.39    3.96 v UUT/C2/_08_/X (sky130_fd_sc_hd__maj3_1)
   0.39    4.35 v UUT/C2/_10_/X (sky130_fd_sc_hd__maj3_1)
   0.39    4.75 v UUT/C2/_12_/X (sky130_fd_sc_hd__maj3_1)
   0.87    5.61 ^ UUT/C2/_18_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00    5.61 ^ Y[7] (out)
           5.61   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
  -2.00    8.00   output external delay
           8.00   data required time
---------------------------------------------------------
           8.00   data required time
          -5.61   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Design area 220 u^2 0% utilization.
invalid command name "check_routes"
